#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Sep 20 10:37:29 2022
# Process ID: 5520
# Current directory: C:/Users/ma4444sl-s/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13156 C:\Users\ma4444sl-s\project_2\project_2.xpr
# Log file: C:/Users/ma4444sl-s/project_2/vivado.log
# Journal file: C:/Users/ma4444sl-s/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ma4444sl-s/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 798.848 ; gain = 131.832
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_keyboard_behav -key {Behavioral:sim_1:Functional:tb_keyboard} -tclbatch {tb_keyboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source tb_keyboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_keyboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_keyboard_behav -key {Behavioral:sim_1:Functional:tb_keyboard} -tclbatch {tb_keyboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source tb_keyboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_keyboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 834.102 ; gain = 0.000
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-1412] syntax error near elsif [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:47]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-1412] syntax error near if [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:54]
ERROR: [VRFC 10-1412] syntax error near if [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:56]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-1466] type unsigned does not match with the integer literal [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:46]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-486] character '0' is not in type unsigned [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:46]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_keyboard_behav -key {Behavioral:sim_1:Functional:tb_keyboard} -tclbatch {tb_keyboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source tb_keyboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 891.996 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_keyboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 891.996 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:65]
ERROR: [VRFC 10-1471] type error near next_counter ; current type std_logic_vector; expected type unsigned [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:69]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-1471] type error near next_counter ; current type std_logic_vector; expected type unsigned [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:69]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-1471] type error near next_counter ; current type signed; expected type unsigned [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:69]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-1412] syntax error near case [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:103]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-1412] syntax error near if [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:105]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 59500 ns  Iteration: 10000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_keyboard_behav -key {Behavioral:sim_1:Functional:tb_keyboard} -tclbatch {tb_keyboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source tb_keyboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 901.961 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_keyboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 901.961 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 901.961 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 901.961 ; gain = 0.000
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_keyboard_behav -key {Behavioral:sim_1:Functional:tb_keyboard} -tclbatch {tb_keyboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source tb_keyboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 901.961 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_keyboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 901.961 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-486] character '0' is not in type unsigned [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:66]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
ERROR: [VRFC 10-1412] syntax error near ) [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:79]
ERROR: [VRFC 10-1504] unit keyboard_ctrl_arch ignored due to previous errors [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:29]
INFO: [VRFC 10-240] VHDL file //puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 7 elements ; expected 8 [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:92]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_keyboard in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_keyboard_behav -key {Behavioral:sim_1:Functional:tb_keyboard} -tclbatch {tb_keyboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source tb_keyboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_keyboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 901.961 ; gain = 0.000
run 10 ms
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 911.680 ; gain = 0.000
run 10 ms
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd:1]
[Tue Sep 20 14:37:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/ma4444sl-s/project_2/project_2.runs/synth_1/runme.log
launch_runs impl_1
[Tue Sep 20 14:37:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/ma4444sl-s/project_2/project_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Sep 20 14:38:53 2022] Launched impl_1...
Run output will be captured here: C:/Users/ma4444sl-s/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.1
  **** Build date : Apr  8 2016-16:12:32
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274674769A
set_property PROGRAM.FILE {C:/Users/ma4444sl-s/project_2/project_2.runs/impl_1/keyboard_top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ma4444sl-s/project_2/project_2.runs/impl_1/keyboard_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210274674769A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210274674769A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210274674769A
set_property PROGRAM.FILE {C:/Users/ma4444sl-s/project_2/project_2.runs/impl_1/keyboard_top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ma4444sl-s/project_2/project_2.runs/impl_1/keyboard_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ma4444sl-s/project_2/project_2.runs/impl_1/keyboard_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/ma4444sl-s/project_2/project_2.runs/impl_1/keyboard_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_keyboard_behav -key {Behavioral:sim_1:Functional:tb_keyboard} -tclbatch {tb_keyboard.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.1
Time resolution is 1 ps
source tb_keyboard.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 1105.777 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_keyboard_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 1105.777 ; gain = 0.000
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210274674769A
run 10 ms
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_keyboard' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav/input.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_keyboard_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/binary_to_sg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity binary_to_sg
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_to_binary.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_to_binary
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_ctrl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_ctrl
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/sync_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sync_keyboard
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/convert_scancode.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity convert_scancode
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/keyboard_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity keyboard_top
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd" into library xil_defaultlib
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:46]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:42]
WARNING: [VRFC 10-393] cannot access 'ramfile' from inside pure function 'getcodefromfile'. [//puma.student.lth.se/ma4444sl-s/Windows/Desktop/Lab 2/tb_pkg.vhd:51]
INFO: [VRFC 10-163] Analyzing VHDL file "//puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_keyboard
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ma4444sl-s/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 7d42f00fe84a41448182d7f1b1b83400 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_keyboard_behav xil_defaultlib.tb_keyboard -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.tb_pkg
Compiling architecture sync_keyboard_arch of entity xil_defaultlib.sync_keyboard [sync_keyboard_default]
Compiling architecture edge_detector_arch of entity xil_defaultlib.edge_detector [edge_detector_default]
Compiling architecture convert_scancode_arch of entity xil_defaultlib.convert_scancode [convert_scancode_default]
Compiling architecture keyboard_ctrl_arch of entity xil_defaultlib.keyboard_ctrl [keyboard_ctrl_default]
Compiling architecture convert_to_binary_arch of entity xil_defaultlib.convert_to_binary [convert_to_binary_default]
Compiling architecture binary_to_sg_arch of entity xil_defaultlib.binary_to_sg [binary_to_sg_default]
Compiling architecture keyboard_top_arch of entity xil_defaultlib.keyboard_top [keyboard_top_default]
Compiling architecture tb_keyboard_arch of entity xil_defaultlib.tb_keyboard
Built simulation snapshot tb_keyboard_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.1
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
run 10 ms
Note: ********Reset released, STARTING TESTBENCH ***********
Time: 0 ps  Iteration: 0  Process: /tb_keyboard/line__169  File: //puma.student.lth.se/ma4444sl-s/Downloads/tb_keyboard.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1105.777 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 20 14:55:59 2022...
