---
structs:
  usic0_ch0:
    description: Universal Serial Interface Controller 0
    instances:
      - name: USIC0_CH0
        address: '0x40030000'
      - name: USIC0_CH1
        address: '0x40030200'
      - name: USIC1_CH0
        address: '0x48020000'
      - name: USIC1_CH1
        address: '0x48020200'
      - name: USIC2_CH0
        address: '0x48024000'
      - name: USIC2_CH1
        address: '0x48024200'
    fields:
      - name: CCFG
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        const: true
        description: (read-only) Channel Configuration Register
        fields:
          - name: TB
            description: Transmit FIFO Buffer Available
            index: 7
            width: 1
            read: true
            write: false
          - name: RB
            description: Receive FIFO Buffer Available
            index: 6
            width: 1
            read: true
            write: false
          - name: IIS
            description: IIS Protocol Available
            index: 3
            width: 1
            read: true
            write: false
          - name: IIC
            description: IIC Protocol Available
            index: 2
            width: 1
            read: true
            write: false
          - name: ASC
            description: ASC Protocol Available
            index: 1
            width: 1
            read: true
            write: false
          - name: SSC
            description: SSC Protocol Available
            index: 0
            width: 1
            read: true
            write: false
      - name: KSCFG
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) Kernel State Configuration Register
        fields:
          - name: BPSUM
            description: Bit Protection for SUMCFG
            index: 11
            width: 1
            read: false
            write: true
          - name: SUMCFG
            description: Suspend Mode Configuration
            index: 8
            width: 2
            read: true
            write: true
          - name: BPNOM
            description: Bit Protection for NOMCFG
            index: 7
            width: 1
            read: false
            write: true
          - name: NOMCFG
            description: Normal Operation Mode Configuration
            index: 4
            width: 2
            read: true
            write: true
            type: USIC0_CH0_KSCFG_NOMCFG
          - name: BPMODEN
            description: Bit Protection for MODEN
            index: 1
            width: 1
            read: false
            write: true
          - name: MODEN
            description: Module Enable
            index: 0
            width: 1
            read: true
            write: true
      - name: FDR
        type: uint32_t
        expected_size: 4
        expected_offset: 16
        description: (read-write) Fractional Divider Register
        fields:
          - name: RESULT
            description: Result Value
            index: 16
            width: 10
            read: true
            write: false
          - name: DM
            description: Divider Mode
            index: 14
            width: 2
            read: true
            write: true
            type: USIC0_CH0_FDR_DM
          - name: STEP
            description: Step Value
            index: 0
            width: 10
            read: true
            write: true
      - name: BRG
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) Baud Rate Generator Register
        fields:
          - name: SCLKCFG
            description: Shift Clock Output Configuration
            index: 30
            width: 2
            read: true
            write: true
            type: USIC0_CH0_BRG_SCLKCFG
          - name: MCLKCFG
            description: Master Clock Configuration
            index: 29
            width: 1
            read: true
            write: true
          - name: SCLKOSEL
            description: Shift Clock Output Select
            index: 28
            width: 1
            read: true
            write: true
          - name: PDIV
            description: 'Divider Mode: Divider Factor to Generate fPDIV'
            index: 16
            width: 10
            read: true
            write: true
          - name: DCTQ
            description: Denominator for Time Quanta Counter
            index: 10
            width: 5
            read: true
            write: true
          - name: PCTQ
            description: Pre-Divider for Time Quanta Counter
            index: 8
            width: 2
            read: true
            write: true
          - name: CTQSEL
            description: Input Selection for CTQ
            index: 6
            width: 2
            read: true
            write: true
            type: USIC0_CH0_BRG_CTQSEL
          - name: PPPEN
            description: Enable 2:1 Divider for fPPP
            index: 4
            width: 1
            read: true
            write: true
          - name: TMEN
            description: Timing Measurement Enable
            index: 3
            width: 1
            read: true
            write: true
          - name: CLKSEL
            description: Clock Selection
            index: 0
            width: 2
            read: true
            write: true
            type: USIC0_CH0_BRG_CLKSEL
      - name: INPR
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        description: (read-write) Interrupt Node Pointer Register
        fields:
          - name: PINP
            description: Transmit Shift Interrupt Node Pointer
            index: 16
            width: 3
            read: true
            write: true
          - name: AINP
            description: Alternative Receive Interrupt Node Pointer
            index: 12
            width: 3
            read: true
            write: true
          - name: RINP
            description: Receive Interrupt Node Pointer
            index: 8
            width: 3
            read: true
            write: true
          - name: TBINP
            description: Transmit Buffer Interrupt Node Pointer
            index: 4
            width: 3
            read: true
            write: true
          - name: TSINP
            description: Transmit Shift Interrupt Node Pointer
            index: 0
            width: 3
            read: true
            write: true
            type: USIC0_CH0_INPR_TSINP
      - name: DX0CR
        type: uint32_t
        expected_size: 4
        expected_offset: 28
        description: (read-write) Input Control Register 0
        fields:
          - name: DXS
            description: Synchronized Data Value
            index: 15
            width: 1
            read: true
            write: false
          - name: CM
            description: Combination Mode
            index: 10
            width: 2
            read: true
            write: true
            type: USIC0_CH0_DX0CR_CM
          - name: SFSEL
            description: Sampling Frequency Selection
            index: 9
            width: 1
            read: true
            write: true
          - name: DPOL
            description: Data Polarity for DXn
            index: 8
            width: 1
            read: true
            write: true
          - name: DSEN
            description: Data Synchronization Enable
            index: 6
            width: 1
            read: true
            write: true
          - name: DFEN
            description: Digital Filter Enable
            index: 5
            width: 1
            read: true
            write: true
          - name: INSW
            description: Input Switch
            index: 4
            width: 1
            read: true
            write: true
          - name: DSEL
            description: Data Selection for Input Signal
            index: 0
            width: 3
            read: true
            write: true
            type: USIC0_CH0_DX0CR_DSEL
      - name: DX1CR
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) Input Control Register 1
        fields:
          - name: DXS
            description: Synchronized Data Value
            index: 15
            width: 1
            read: true
            write: false
          - name: CM
            description: Combination Mode
            index: 10
            width: 2
            read: true
            write: true
            type: USIC0_CH0_DX1CR_CM
          - name: SFSEL
            description: Sampling Frequency Selection
            index: 9
            width: 1
            read: true
            write: true
          - name: DPOL
            description: Data Polarity for DXn
            index: 8
            width: 1
            read: true
            write: true
          - name: DSEN
            description: Data Synchronization Enable
            index: 6
            width: 1
            read: true
            write: true
          - name: DFEN
            description: Digital Filter Enable
            index: 5
            width: 1
            read: true
            write: true
          - name: INSW
            description: Input Switch
            index: 4
            width: 1
            read: true
            write: true
          - name: DCEN
            description: Delay Compensation Enable
            index: 3
            width: 1
            read: true
            write: true
          - name: DSEL
            description: Data Selection for Input Signal
            index: 0
            width: 3
            read: true
            write: true
            type: USIC0_CH0_DX1CR_DSEL
      - name: DX2CR
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) Input Control Register 2
        fields:
          - name: DXS
            description: Synchronized Data Value
            index: 15
            width: 1
            read: true
            write: false
          - name: CM
            description: Combination Mode
            index: 10
            width: 2
            read: true
            write: true
            type: USIC0_CH0_DX0CR_CM
          - name: SFSEL
            description: Sampling Frequency Selection
            index: 9
            width: 1
            read: true
            write: true
          - name: DPOL
            description: Data Polarity for DXn
            index: 8
            width: 1
            read: true
            write: true
          - name: DSEN
            description: Data Synchronization Enable
            index: 6
            width: 1
            read: true
            write: true
          - name: DFEN
            description: Digital Filter Enable
            index: 5
            width: 1
            read: true
            write: true
          - name: INSW
            description: Input Switch
            index: 4
            width: 1
            read: true
            write: true
          - name: DSEL
            description: Data Selection for Input Signal
            index: 0
            width: 3
            read: true
            write: true
            type: USIC0_CH0_DX0CR_DSEL
      - name: DX3CR
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        description: (read-write) Input Control Register 3
        fields:
          - name: DXS
            description: Synchronized Data Value
            index: 15
            width: 1
            read: true
            write: false
          - name: CM
            description: Combination Mode
            index: 10
            width: 2
            read: true
            write: true
            type: USIC0_CH0_DX0CR_CM
          - name: SFSEL
            description: Sampling Frequency Selection
            index: 9
            width: 1
            read: true
            write: true
          - name: DPOL
            description: Data Polarity for DXn
            index: 8
            width: 1
            read: true
            write: true
          - name: DSEN
            description: Data Synchronization Enable
            index: 6
            width: 1
            read: true
            write: true
          - name: DFEN
            description: Digital Filter Enable
            index: 5
            width: 1
            read: true
            write: true
          - name: INSW
            description: Input Switch
            index: 4
            width: 1
            read: true
            write: true
          - name: DSEL
            description: Data Selection for Input Signal
            index: 0
            width: 3
            read: true
            write: true
            type: USIC0_CH0_DX0CR_DSEL
      - name: DX4CR
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) Input Control Register 4
        fields:
          - name: DXS
            description: Synchronized Data Value
            index: 15
            width: 1
            read: true
            write: false
          - name: CM
            description: Combination Mode
            index: 10
            width: 2
            read: true
            write: true
            type: USIC0_CH0_DX0CR_CM
          - name: SFSEL
            description: Sampling Frequency Selection
            index: 9
            width: 1
            read: true
            write: true
          - name: DPOL
            description: Data Polarity for DXn
            index: 8
            width: 1
            read: true
            write: true
          - name: DSEN
            description: Data Synchronization Enable
            index: 6
            width: 1
            read: true
            write: true
          - name: DFEN
            description: Digital Filter Enable
            index: 5
            width: 1
            read: true
            write: true
          - name: INSW
            description: Input Switch
            index: 4
            width: 1
            read: true
            write: true
          - name: DSEL
            description: Data Selection for Input Signal
            index: 0
            width: 3
            read: true
            write: true
            type: USIC0_CH0_DX0CR_DSEL
      - name: DX5CR
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        description: (read-write) Input Control Register 5
        fields:
          - name: DXS
            description: Synchronized Data Value
            index: 15
            width: 1
            read: true
            write: false
          - name: CM
            description: Combination Mode
            index: 10
            width: 2
            read: true
            write: true
            type: USIC0_CH0_DX0CR_CM
          - name: SFSEL
            description: Sampling Frequency Selection
            index: 9
            width: 1
            read: true
            write: true
          - name: DPOL
            description: Data Polarity for DXn
            index: 8
            width: 1
            read: true
            write: true
          - name: DSEN
            description: Data Synchronization Enable
            index: 6
            width: 1
            read: true
            write: true
          - name: DFEN
            description: Digital Filter Enable
            index: 5
            width: 1
            read: true
            write: true
          - name: INSW
            description: Input Switch
            index: 4
            width: 1
            read: true
            write: true
          - name: DSEL
            description: Data Selection for Input Signal
            index: 0
            width: 3
            read: true
            write: true
            type: USIC0_CH0_DX0CR_DSEL
      - name: SCTR
        type: uint32_t
        expected_size: 4
        expected_offset: 52
        description: (read-write) Shift Control Register
        fields:
          - name: WLE
            description: Word Length
            index: 24
            width: 4
            read: true
            write: true
            type: USIC0_CH0_SCTR_WLE
          - name: FLE
            description: Frame Length
            index: 16
            width: 6
            read: true
            write: true
          - name: TRM
            description: Transmission Mode
            index: 8
            width: 2
            read: true
            write: true
            type: USIC0_CH0_SCTR_TRM
          - name: DOCFG
            description: Data Output Configuration
            index: 6
            width: 2
            read: true
            write: true
            type: USIC0_CH0_SCTR_DOCFG
          - name: HPCDIR
            description: Port Control Direction
            index: 4
            width: 1
            read: true
            write: true
          - name: DSM
            description: Data Shift Mode
            index: 2
            width: 2
            read: true
            write: true
            type: USIC0_CH0_SCTR_DSM
          - name: PDL
            description: Passive Data Level
            index: 1
            width: 1
            read: true
            write: true
          - name: SDIR
            description: Shift Direction
            index: 0
            width: 1
            read: true
            write: true
      - name: TCSR
        type: uint32_t
        expected_size: 4
        expected_offset: 56
        description: (read-write) Transmit Control/Status Register
        fields:
          - name: TE
            description: Trigger Event
            index: 28
            width: 1
            read: true
            write: false
          - name: TVC
            description: Transmission Valid Cumulated
            index: 27
            width: 1
            read: true
            write: false
          - name: TV
            description: Transmission Valid
            index: 26
            width: 1
            read: true
            write: false
          - name: TSOF
            description: Transmitted Start Of Frame
            index: 24
            width: 1
            read: true
            write: false
          - name: WA
            description: Word Address
            index: 13
            width: 1
            read: true
            write: true
          - name: TDVTR
            description: TBUF Data Valid Trigger
            index: 12
            width: 1
            read: true
            write: true
          - name: TDEN
            description: TBUF Data Enable
            index: 10
            width: 2
            read: true
            write: true
            type: USIC0_CH0_TCSR_TDEN
          - name: TDSSM
            description: TBUF Data Single Shot Mode
            index: 8
            width: 1
            read: true
            write: true
          - name: TDV
            description: Transmit Data Valid
            index: 7
            width: 1
            read: true
            write: false
          - name: EOF
            description: End Of Frame
            index: 6
            width: 1
            read: true
            write: true
          - name: SOF
            description: Start Of Frame
            index: 5
            width: 1
            read: true
            write: true
          - name: HPCMD
            description: Hardware Port Control Mode
            index: 4
            width: 1
            read: true
            write: true
          - name: WAMD
            description: WA Mode
            index: 3
            width: 1
            read: true
            write: true
          - name: FLEMD
            description: FLE Mode
            index: 2
            width: 1
            read: true
            write: true
          - name: SELMD
            description: Select Mode
            index: 1
            width: 1
            read: true
            write: true
          - name: WLEMD
            description: WLE Mode
            index: 0
            width: 1
            read: true
            write: true
      - name: PCR
        type: uint32_t
        expected_size: 4
        expected_offset: 60
        description: (read-write) Protocol Control Register
        fields:
          - name: CTR31
            description: Protocol Control Bit 31
            index: 31
            width: 1
            read: true
            write: true
          - name: CTR30
            description: Protocol Control Bit 30
            index: 30
            width: 1
            read: true
            write: true
          - name: CTR29
            description: Protocol Control Bit 29
            index: 29
            width: 1
            read: true
            write: true
          - name: CTR28
            description: Protocol Control Bit 28
            index: 28
            width: 1
            read: true
            write: true
          - name: CTR27
            description: Protocol Control Bit 27
            index: 27
            width: 1
            read: true
            write: true
          - name: CTR26
            description: Protocol Control Bit 26
            index: 26
            width: 1
            read: true
            write: true
          - name: CTR25
            description: Protocol Control Bit 25
            index: 25
            width: 1
            read: true
            write: true
          - name: CTR24
            description: Protocol Control Bit 24
            index: 24
            width: 1
            read: true
            write: true
          - name: CTR23
            description: Protocol Control Bit 23
            index: 23
            width: 1
            read: true
            write: true
          - name: CTR22
            description: Protocol Control Bit 22
            index: 22
            width: 1
            read: true
            write: true
          - name: CTR21
            description: Protocol Control Bit 21
            index: 21
            width: 1
            read: true
            write: true
          - name: CTR20
            description: Protocol Control Bit 20
            index: 20
            width: 1
            read: true
            write: true
          - name: CTR19
            description: Protocol Control Bit 19
            index: 19
            width: 1
            read: true
            write: true
          - name: CTR18
            description: Protocol Control Bit 18
            index: 18
            width: 1
            read: true
            write: true
          - name: CTR17
            description: Protocol Control Bit 17
            index: 17
            width: 1
            read: true
            write: true
          - name: CTR16
            description: Protocol Control Bit 16
            index: 16
            width: 1
            read: true
            write: true
          - name: CTR15
            description: Protocol Control Bit 15
            index: 15
            width: 1
            read: true
            write: true
          - name: CTR14
            description: Protocol Control Bit 14
            index: 14
            width: 1
            read: true
            write: true
          - name: CTR13
            description: Protocol Control Bit 13
            index: 13
            width: 1
            read: true
            write: true
          - name: CTR12
            description: Protocol Control Bit 12
            index: 12
            width: 1
            read: true
            write: true
          - name: CTR11
            description: Protocol Control Bit 11
            index: 11
            width: 1
            read: true
            write: true
          - name: CTR10
            description: Protocol Control Bit 10
            index: 10
            width: 1
            read: true
            write: true
          - name: CTR9
            description: Protocol Control Bit 9
            index: 9
            width: 1
            read: true
            write: true
          - name: CTR8
            description: Protocol Control Bit 8
            index: 8
            width: 1
            read: true
            write: true
          - name: CTR7
            description: Protocol Control Bit 7
            index: 7
            width: 1
            read: true
            write: true
          - name: CTR6
            description: Protocol Control Bit 6
            index: 6
            width: 1
            read: true
            write: true
          - name: CTR5
            description: Protocol Control Bit 5
            index: 5
            width: 1
            read: true
            write: true
          - name: CTR4
            description: Protocol Control Bit 4
            index: 4
            width: 1
            read: true
            write: true
          - name: CTR3
            description: Protocol Control Bit 3
            index: 3
            width: 1
            read: true
            write: true
          - name: CTR2
            description: Protocol Control Bit 2
            index: 2
            width: 1
            read: true
            write: true
          - name: CTR1
            description: Protocol Control Bit 1
            index: 1
            width: 1
            read: true
            write: true
          - name: CTR0
            description: Protocol Control Bit 0
            index: 0
            width: 1
            read: true
            write: true
        alternates:
          - name: PCR_ASCMode
            description: (read-write) Protocol Control Register [ASC Mode]
            fields:
              - name: MCLK
                description: Master Clock Enable
                index: 31
                width: 1
                read: true
                write: true
              - name: TSTEN
                description: Transmitter Status Enable
                index: 17
                width: 1
                read: true
                write: true
              - name: RSTEN
                description: Receiver Status Enable
                index: 16
                width: 1
                read: true
                write: true
              - name: PL
                description: Pulse Length
                index: 13
                width: 3
                read: true
                write: true
                type: USIC0_CH0_PCR_ASCMode_PL
              - name: SP
                description: Sample Point
                index: 8
                width: 5
                read: true
                write: true
              - name: FFIEN
                description: Frame Finished Interrupt Enable
                index: 7
                width: 1
                read: true
                write: true
              - name: FEIEN
                description: Format Error Interrupt Enable
                index: 6
                width: 1
                read: true
                write: true
              - name: RNIEN
                description: Receiver Noise Detection Interrupt Enable
                index: 5
                width: 1
                read: true
                write: true
              - name: CDEN
                description: Collision Detection Enable
                index: 4
                width: 1
                read: true
                write: true
              - name: SBIEN
                description: Synchronization Break Interrupt Enable
                index: 3
                width: 1
                read: true
                write: true
              - name: IDM
                description: Idle Detection Mode
                index: 2
                width: 1
                read: true
                write: true
              - name: STPB
                description: Stop Bits
                index: 1
                width: 1
                read: true
                write: true
              - name: SMD
                description: Sample Mode
                index: 0
                width: 1
                read: true
                write: true
          - name: PCR_SSCMode
            description: (read-write) Protocol Control Register [SSC Mode]
            fields:
              - name: MCLK
                description: Master Clock Enable
                index: 31
                width: 1
                read: true
                write: true
              - name: SLPHSEL
                description: Slave Mode Clock Phase Select
                index: 25
                width: 1
                read: true
                write: true
              - name: TIWEN
                description: Enable Inter-Word Delay Tiw
                index: 24
                width: 1
                read: true
                write: true
              - name: SELO
                description: Select Output
                index: 16
                width: 8
                read: true
                write: true
                type: USIC0_CH0_PCR_SSCMode_SELO
              - name: DX2TIEN
                description: DX2T Interrupt Enable
                index: 15
                width: 1
                read: true
                write: true
              - name: MSLSIEN
                description: MSLS Interrupt Enable
                index: 14
                width: 1
                read: true
                write: true
              - name: PARIEN
                description: Parity Error Interrupt Enable
                index: 13
                width: 1
                read: true
                write: true
              - name: DCTQ1
                description: Divider Factor DCTQ1 for Tiw and Tnf
                index: 8
                width: 5
                read: true
                write: true
              - name: PCTQ1
                description: Divider Factor PCTQ1 for Tiw and Tnf
                index: 6
                width: 2
                read: true
                write: true
              - name: CTQSEL1
                description: Input Frequency Selection
                index: 4
                width: 2
                read: true
                write: true
                type: USIC0_CH0_BRG_CTQSEL
              - name: FEM
                description: Frame End Mode
                index: 3
                width: 1
                read: true
                write: true
              - name: SELINV
                description: Select Inversion
                index: 2
                width: 1
                read: true
                write: true
              - name: SELCTR
                description: Select Control
                index: 1
                width: 1
                read: true
                write: true
              - name: MSLSEN
                description: MSLS Enable
                index: 0
                width: 1
                read: true
                write: true
          - name: PCR_IICMode
            description: (read-write) Protocol Control Register [IIC Mode]
            fields:
              - name: MCLK
                description: Master Clock Enable
                index: 31
                width: 1
                read: true
                write: true
              - name: ACKIEN
                description: Acknowledge Interrupt Enable
                index: 30
                width: 1
                read: true
                write: true
              - name: HDEL
                description: Hardware Delay
                index: 26
                width: 4
                read: true
                write: true
              - name: SACKDIS
                description: Slave Acknowledge Disable
                index: 25
                width: 1
                read: true
                write: true
              - name: ERRIEN
                description: Error Interrupt Enable
                index: 24
                width: 1
                read: true
                write: true
              - name: SRRIEN
                description: Slave Read Request Interrupt Enable
                index: 23
                width: 1
                read: true
                write: true
              - name: ARLIEN
                description: Arbitration Lost Interrupt Enable
                index: 22
                width: 1
                read: true
                write: true
              - name: NACKIEN
                description: Non-Acknowledge Interrupt Enable
                index: 21
                width: 1
                read: true
                write: true
              - name: PCRIEN
                description: Stop Condition Received Interrupt Enable
                index: 20
                width: 1
                read: true
                write: true
              - name: RSCRIEN
                description: Repeated Start Condition Received Interrupt Enable
                index: 19
                width: 1
                read: true
                write: true
              - name: SCRIEN
                description: Start Condition Received Interrupt Enable
                index: 18
                width: 1
                read: true
                write: true
              - name: STIM
                description: Symbol Timing
                index: 17
                width: 1
                read: true
                write: true
              - name: ACK00
                description: Acknowledge 00H
                index: 16
                width: 1
                read: true
                write: true
              - name: SLAD
                description: Slave Address
                index: 0
                width: 16
                read: true
                write: true
          - name: PCR_IISMode
            description: (read-write) Protocol Control Register [IIS Mode]
            fields:
              - name: MCLK
                description: Master Clock Enable
                index: 31
                width: 1
                read: true
                write: true
              - name: TDEL
                description: Transfer Delay
                index: 16
                width: 6
                read: true
                write: true
              - name: DX2TIEN
                description: DX2T Interrupt Enable
                index: 15
                width: 1
                read: true
                write: true
              - name: ENDIEN
                description: END Interrupt Enable
                index: 6
                width: 1
                read: true
                write: true
              - name: WAREIEN
                description: WA Rising Edge Interrupt Enable
                index: 5
                width: 1
                read: true
                write: true
              - name: WAFEIEN
                description: WA Falling Edge Interrupt Enable
                index: 4
                width: 1
                read: true
                write: true
              - name: SELINV
                description: Select Inversion
                index: 2
                width: 1
                read: true
                write: true
              - name: DTEN
                description: Data Transfers Enable
                index: 1
                width: 1
                read: true
                write: true
              - name: WAGEN
                description: WA Generation Enable
                index: 0
                width: 1
                read: true
                write: true
      - name: CCR
        type: uint32_t
        expected_size: 4
        expected_offset: 64
        description: (read-write) Channel Control Register
        fields:
          - name: BRGIEN
            description: Baud Rate Generator Interrupt Enable
            index: 16
            width: 1
            read: true
            write: true
          - name: AIEN
            description: Alternative Receive Interrupt Enable
            index: 15
            width: 1
            read: true
            write: true
          - name: RIEN
            description: Receive Interrupt Enable
            index: 14
            width: 1
            read: true
            write: true
          - name: TBIEN
            description: Transmit Buffer Interrupt Enable
            index: 13
            width: 1
            read: true
            write: true
          - name: TSIEN
            description: Transmit Shift Interrupt Enable
            index: 12
            width: 1
            read: true
            write: true
          - name: DLIEN
            description: Data Lost Interrupt Enable
            index: 11
            width: 1
            read: true
            write: true
          - name: RSIEN
            description: Receiver Start Interrupt Enable
            index: 10
            width: 1
            read: true
            write: true
          - name: PM
            description: Parity Mode
            index: 8
            width: 2
            read: true
            write: true
            type: USIC0_CH0_CCR_PM
          - name: HPCEN
            description: Hardware Port Control Enable
            index: 6
            width: 2
            read: true
            write: true
            type: USIC0_CH0_CCR_HPCEN
          - name: MODE
            description: Operating Mode
            index: 0
            width: 4
            read: true
            write: true
            type: USIC0_CH0_CCR_MODE
      - name: CMTR
        type: uint32_t
        expected_size: 4
        expected_offset: 68
        description: (read-write) Capture Mode Timer Register
        fields:
          - name: CTV
            description: Captured Timer Value
            index: 0
            width: 10
            read: true
            write: true
      - name: PSR
        type: uint32_t
        expected_size: 4
        expected_offset: 72
        description: (read-write) Protocol Status Register
        fields:
          - name: BRGIF
            description: Baud Rate Generator Indication Flag
            index: 16
            width: 1
            read: true
            write: true
          - name: AIF
            description: Alternative Receive Indication Flag
            index: 15
            width: 1
            read: true
            write: true
          - name: RIF
            description: Receive Indication Flag
            index: 14
            width: 1
            read: true
            write: true
          - name: TBIF
            description: Transmit Buffer Indication Flag
            index: 13
            width: 1
            read: true
            write: true
          - name: TSIF
            description: Transmit Shift Indication Flag
            index: 12
            width: 1
            read: true
            write: true
          - name: DLIF
            description: Data Lost Indication Flag
            index: 11
            width: 1
            read: true
            write: true
          - name: RSIF
            description: Receiver Start Indication Flag
            index: 10
            width: 1
            read: true
            write: true
          - name: ST9
            description: Protocol Status Flag 9
            index: 9
            width: 1
            read: true
            write: true
          - name: ST8
            description: Protocol Status Flag 8
            index: 8
            width: 1
            read: true
            write: true
          - name: ST7
            description: Protocol Status Flag 7
            index: 7
            width: 1
            read: true
            write: true
          - name: ST6
            description: Protocol Status Flag 6
            index: 6
            width: 1
            read: true
            write: true
          - name: ST5
            description: Protocol Status Flag 5
            index: 5
            width: 1
            read: true
            write: true
          - name: ST4
            description: Protocol Status Flag 4
            index: 4
            width: 1
            read: true
            write: true
          - name: ST3
            description: Protocol Status Flag 3
            index: 3
            width: 1
            read: true
            write: true
          - name: ST2
            description: Protocol Status Flag 2
            index: 2
            width: 1
            read: true
            write: true
          - name: ST1
            description: Protocol Status Flag 1
            index: 1
            width: 1
            read: true
            write: true
          - name: ST0
            description: Protocol Status Flag 0
            index: 0
            width: 1
            read: true
            write: true
        alternates:
          - name: PSR_ASCMode
            description: (read-write) Protocol Status Register [ASC Mode]
            fields:
              - name: BRGIF
                description: Baud Rate Generator Indication Flag
                index: 16
                width: 1
                read: true
                write: true
              - name: AIF
                description: Alternative Receive Indication Flag
                index: 15
                width: 1
                read: true
                write: true
              - name: RIF
                description: Receive Indication Flag
                index: 14
                width: 1
                read: true
                write: true
              - name: TBIF
                description: Transmit Buffer Indication Flag
                index: 13
                width: 1
                read: true
                write: true
              - name: TSIF
                description: Transmit Shift Indication Flag
                index: 12
                width: 1
                read: true
                write: true
              - name: DLIF
                description: Data Lost Indication Flag
                index: 11
                width: 1
                read: true
                write: true
              - name: RSIF
                description: Receiver Start Indication Flag
                index: 10
                width: 1
                read: true
                write: true
              - name: BUSY
                description: Transfer Status BUSY
                index: 9
                width: 1
                read: true
                write: false
              - name: TFF
                description: Transmitter Frame Finished
                index: 8
                width: 1
                read: true
                write: true
              - name: RFF
                description: Receive Frame Finished
                index: 7
                width: 1
                read: true
                write: true
              - name: FER1
                description: Format Error in Stop Bit 1
                index: 6
                width: 1
                read: true
                write: true
              - name: FER0
                description: Format Error in Stop Bit 0
                index: 5
                width: 1
                read: true
                write: true
              - name: RNS
                description: Receiver Noise Detected
                index: 4
                width: 1
                read: true
                write: true
              - name: COL
                description: Collision Detected
                index: 3
                width: 1
                read: true
                write: true
              - name: SBD
                description: Synchronization Break Detected
                index: 2
                width: 1
                read: true
                write: true
              - name: RXIDLE
                description: Reception Idle
                index: 1
                width: 1
                read: true
                write: true
              - name: TXIDLE
                description: Transmission Idle
                index: 0
                width: 1
                read: true
                write: true
          - name: PSR_SSCMode
            description: (read-write) Protocol Status Register [SSC Mode]
            fields:
              - name: BRGIF
                description: Baud Rate Generator Indication Flag
                index: 16
                width: 1
                read: true
                write: true
              - name: AIF
                description: Alternative Receive Indication Flag
                index: 15
                width: 1
                read: true
                write: true
              - name: RIF
                description: Receive Indication Flag
                index: 14
                width: 1
                read: true
                write: true
              - name: TBIF
                description: Transmit Buffer Indication Flag
                index: 13
                width: 1
                read: true
                write: true
              - name: TSIF
                description: Transmit Shift Indication Flag
                index: 12
                width: 1
                read: true
                write: true
              - name: DLIF
                description: Data Lost Indication Flag
                index: 11
                width: 1
                read: true
                write: true
              - name: RSIF
                description: Receiver Start Indication Flag
                index: 10
                width: 1
                read: true
                write: true
              - name: PARERR
                description: Parity Error Event Detected
                index: 4
                width: 1
                read: true
                write: true
              - name: DX2TEV
                description: DX2T Event Detected
                index: 3
                width: 1
                read: true
                write: true
              - name: MSLSEV
                description: MSLS Event Detected
                index: 2
                width: 1
                read: true
                write: true
              - name: DX2S
                description: DX2S Status
                index: 1
                width: 1
                read: true
                write: true
              - name: MSLS
                description: MSLS Status
                index: 0
                width: 1
                read: true
                write: true
          - name: PSR_IICMode
            description: (read-write) Protocol Status Register [IIC Mode]
            fields:
              - name: BRGIF
                description: Baud Rate Generator Indication Flag
                index: 16
                width: 1
                read: true
                write: true
              - name: AIF
                description: Alternative Receive Indication Flag
                index: 15
                width: 1
                read: true
                write: true
              - name: RIF
                description: Receive Indication Flag
                index: 14
                width: 1
                read: true
                write: true
              - name: TBIF
                description: Transmit Buffer Indication Flag
                index: 13
                width: 1
                read: true
                write: true
              - name: TSIF
                description: Transmit Shift Indication Flag
                index: 12
                width: 1
                read: true
                write: true
              - name: DLIF
                description: Data Lost Indication Flag
                index: 11
                width: 1
                read: true
                write: true
              - name: RSIF
                description: Receiver Start Indication Flag
                index: 10
                width: 1
                read: true
                write: true
              - name: ACK
                description: Acknowledge Received
                index: 9
                width: 1
                read: true
                write: true
              - name: ERR
                description: Error
                index: 8
                width: 1
                read: true
                write: true
              - name: SRR
                description: Slave Read Request
                index: 7
                width: 1
                read: true
                write: true
              - name: ARL
                description: Arbitration Lost
                index: 6
                width: 1
                read: true
                write: true
              - name: NACK
                description: Non-Acknowledge Received
                index: 5
                width: 1
                read: true
                write: true
              - name: PCR
                description: Stop Condition Received
                index: 4
                width: 1
                read: true
                write: true
              - name: RSCR
                description: Repeated Start Condition Received
                index: 3
                width: 1
                read: true
                write: true
              - name: SCR
                description: Start Condition Received
                index: 2
                width: 1
                read: true
                write: true
              - name: WTDF
                description: Wrong TDF Code Found
                index: 1
                width: 1
                read: true
                write: true
              - name: SLSEL
                description: Slave Select
                index: 0
                width: 1
                read: true
                write: true
          - name: PSR_IISMode
            description: (read-write) Protocol Status Register [IIS Mode]
            fields:
              - name: BRGIF
                description: Baud Rate Generator Indication Flag
                index: 16
                width: 1
                read: true
                write: true
              - name: AIF
                description: Alternative Receive Indication Flag
                index: 15
                width: 1
                read: true
                write: true
              - name: RIF
                description: Receive Indication Flag
                index: 14
                width: 1
                read: true
                write: true
              - name: TBIF
                description: Transmit Buffer Indication Flag
                index: 13
                width: 1
                read: true
                write: true
              - name: TSIF
                description: Transmit Shift Indication Flag
                index: 12
                width: 1
                read: true
                write: true
              - name: DLIF
                description: Data Lost Indication Flag
                index: 11
                width: 1
                read: true
                write: true
              - name: RSIF
                description: Receiver Start Indication Flag
                index: 10
                width: 1
                read: true
                write: true
              - name: END
                description: WA Generation End
                index: 6
                width: 1
                read: true
                write: true
              - name: WARE
                description: WA Rising Edge Event
                index: 5
                width: 1
                read: true
                write: true
              - name: WAFE
                description: WA Falling Edge Event
                index: 4
                width: 1
                read: true
                write: true
              - name: DX2TEV
                description: DX2T Event Detected
                index: 3
                width: 1
                read: true
                write: true
              - name: DX2S
                description: DX2S Status
                index: 1
                width: 1
                read: true
                write: true
              - name: WA
                description: Word Address
                index: 0
                width: 1
                read: true
                write: true
      - name: PSCR
        type: uint32_t
        expected_size: 4
        expected_offset: 76
        description: (write-only) Protocol Status Clear Register
        fields:
          - name: CBRGIF
            description: Clear Baud Rate Generator Indication Flag
            index: 16
            width: 1
            read: false
            write: true
          - name: CAIF
            description: Clear Alternative Receive Indication Flag
            index: 15
            width: 1
            read: false
            write: true
          - name: CRIF
            description: Clear Receive Indication Flag
            index: 14
            width: 1
            read: false
            write: true
          - name: CTBIF
            description: Clear Transmit Buffer Indication Flag
            index: 13
            width: 1
            read: false
            write: true
          - name: CTSIF
            description: Clear Transmit Shift Indication Flag
            index: 12
            width: 1
            read: false
            write: true
          - name: CDLIF
            description: Clear Data Lost Indication Flag
            index: 11
            width: 1
            read: false
            write: true
          - name: CRSIF
            description: Clear Receiver Start Indication Flag
            index: 10
            width: 1
            read: false
            write: true
          - name: CST9
            description: Clear Status Flag 9 in PSR
            index: 9
            width: 1
            read: false
            write: true
          - name: CST8
            description: Clear Status Flag 8 in PSR
            index: 8
            width: 1
            read: false
            write: true
          - name: CST7
            description: Clear Status Flag 7 in PSR
            index: 7
            width: 1
            read: false
            write: true
          - name: CST6
            description: Clear Status Flag 6 in PSR
            index: 6
            width: 1
            read: false
            write: true
          - name: CST5
            description: Clear Status Flag 5 in PSR
            index: 5
            width: 1
            read: false
            write: true
          - name: CST4
            description: Clear Status Flag 4 in PSR
            index: 4
            width: 1
            read: false
            write: true
          - name: CST3
            description: Clear Status Flag 3 in PSR
            index: 3
            width: 1
            read: false
            write: true
          - name: CST2
            description: Clear Status Flag 2 in PSR
            index: 2
            width: 1
            read: false
            write: true
          - name: CST1
            description: Clear Status Flag 1 in PSR
            index: 1
            width: 1
            read: false
            write: true
          - name: CST0
            description: Clear Status Flag 0 in PSR
            index: 0
            width: 1
            read: false
            write: true
      - name: RBUFSR
        type: uint32_t
        expected_size: 4
        expected_offset: 80
        const: true
        description: (read-only) Receiver Buffer Status Register
        fields:
          - name: DS
            description: Data Source of RBUF or RBUFD
            index: 15
            width: 1
            read: true
            write: false
          - name: RDV1
            description: Receive Data Valid in RBUF or RBUFD
            index: 14
            width: 1
            read: true
            write: false
          - name: RDV0
            description: Receive Data Valid in RBUF or RBUFD
            index: 13
            width: 1
            read: true
            write: false
          - name: PERR
            description: Protocol-related Error in RBUF or RBUFD
            index: 9
            width: 1
            read: true
            write: false
          - name: PAR
            description: Protocol-Related Argument in RBUF or RBUFD
            index: 8
            width: 1
            read: true
            write: false
          - name: SOF
            description: Start of Frame in RBUF or RBUFD
            index: 6
            width: 1
            read: true
            write: false
          - name: WLEN
            description: Received Data Word Length in RBUF or RBUFD
            index: 0
            width: 4
            read: true
            write: false
      - name: RBUF
        type: uint32_t
        expected_size: 4
        expected_offset: 84
        const: true
        description: (read-only) Receiver Buffer Register
        fields:
          - name: DSR
            description: Received Data
            index: 0
            width: 16
            read: true
            write: false
      - name: RBUFD
        type: uint32_t
        expected_size: 4
        expected_offset: 88
        const: true
        description: (read-only) Receiver Buffer Register for Debugger
        fields:
          - name: DSR
            description: Data from Shift Register
            index: 0
            width: 16
            read: true
            write: false
      - name: RBUF0
        type: uint32_t
        expected_size: 4
        expected_offset: 92
        const: true
        description: (read-only) Receiver Buffer Register 0
        fields:
          - name: DSR0
            description: Data of Shift Registers 0[3:0]
            index: 0
            width: 16
            read: true
            write: false
      - name: RBUF1
        type: uint32_t
        expected_size: 4
        expected_offset: 96
        const: true
        description: (read-only) Receiver Buffer Register 1
        fields:
          - name: DSR1
            description: Data of Shift Registers 1[3:0]
            index: 0
            width: 16
            read: true
            write: false
      - name: RBUF01SR
        type: uint32_t
        expected_size: 4
        expected_offset: 100
        const: true
        description: (read-only) Receiver Buffer 01 Status Register
        fields:
          - name: DS1
            description: Data Source
            index: 31
            width: 1
            read: true
            write: false
          - name: RDV11
            description: Receive Data Valid in RBUF1
            index: 30
            width: 1
            read: true
            write: false
          - name: RDV10
            description: Receive Data Valid in RBUF0
            index: 29
            width: 1
            read: true
            write: false
          - name: PERR1
            description: Protocol-related Error in RBUF1
            index: 25
            width: 1
            read: true
            write: false
          - name: PAR1
            description: Protocol-Related Argument in RBUF1
            index: 24
            width: 1
            read: true
            write: false
          - name: SOF1
            description: Start of Frame in RBUF1
            index: 22
            width: 1
            read: true
            write: false
          - name: WLEN1
            description: Received Data Word Length in RBUF1
            index: 16
            width: 4
            read: true
            write: false
            type: USIC0_CH0_RBUF01SR_WLEN1
          - name: DS0
            description: Data Source
            index: 15
            width: 1
            read: true
            write: false
          - name: RDV01
            description: Receive Data Valid in RBUF1
            index: 14
            width: 1
            read: true
            write: false
          - name: RDV00
            description: Receive Data Valid in RBUF0
            index: 13
            width: 1
            read: true
            write: false
          - name: PERR0
            description: Protocol-related Error in RBUF0
            index: 9
            width: 1
            read: true
            write: false
          - name: PAR0
            description: Protocol-Related Argument in RBUF0
            index: 8
            width: 1
            read: true
            write: false
          - name: SOF0
            description: Start of Frame in RBUF0
            index: 6
            width: 1
            read: true
            write: false
          - name: WLEN0
            description: Received Data Word Length in RBUF0
            index: 0
            width: 4
            read: true
            write: false
      - name: FMR
        type: uint32_t
        expected_size: 4
        expected_offset: 104
        description: (write-only) Flag Modification Register
        fields:
          - name: SIO5
            description: Set Interrupt Output SRx
            index: 21
            width: 1
            read: false
            write: true
          - name: SIO4
            description: Set Interrupt Output SRx
            index: 20
            width: 1
            read: false
            write: true
          - name: SIO3
            description: Set Interrupt Output SRx
            index: 19
            width: 1
            read: false
            write: true
          - name: SIO2
            description: Set Interrupt Output SRx
            index: 18
            width: 1
            read: false
            write: true
          - name: SIO1
            description: Set Interrupt Output SRx
            index: 17
            width: 1
            read: false
            write: true
          - name: SIO0
            description: Set Interrupt Output SRx
            index: 16
            width: 1
            read: false
            write: true
          - name: CRDV1
            description: Clear Bit RDV for RBUF1
            index: 15
            width: 1
            read: false
            write: true
          - name: CRDV0
            description: Clear Bits RDV for RBUF0
            index: 14
            width: 1
            read: false
            write: true
          - name: ATVC
            description: Activate Bit TVC
            index: 4
            width: 1
            read: false
            write: true
          - name: MTDV
            description: Modify Transmit Data Valid
            index: 0
            width: 2
            read: false
            write: true
            type: USIC0_CH0_FMR_MTDV
      - name: TBUF
        type: uint32_t
        expected_size: 128
        expected_offset: 128
        array_length: 32
        description: (read-write) Transmit Buffer
        fields:
          - name: TDATA
            description: Transmit Data
            index: 0
            width: 16
            read: true
            write: true
      - name: BYP
        type: uint32_t
        expected_size: 4
        expected_offset: 256
        description: (read-write) Bypass Data Register
        fields:
          - name: BDATA
            description: Bypass Data
            index: 0
            width: 16
            read: true
            write: true
      - name: BYPCR
        type: uint32_t
        expected_size: 4
        expected_offset: 260
        description: (read-write) Bypass Control Register
        fields:
          - name: BHPC
            description: Bypass Hardware Port Control
            index: 21
            width: 3
            read: true
            write: true
          - name: BSELO
            description: Bypass Select Outputs
            index: 16
            width: 5
            read: true
            write: true
          - name: BDV
            description: Bypass Data Valid
            index: 15
            width: 1
            read: true
            write: false
          - name: BPRIO
            description: Bypass Priority
            index: 13
            width: 1
            read: true
            write: true
          - name: BDVTR
            description: Bypass Data Valid Trigger
            index: 12
            width: 1
            read: true
            write: true
          - name: BDEN
            description: Bypass Data Enable
            index: 10
            width: 2
            read: true
            write: true
            type: USIC0_CH0_BYPCR_BDEN
          - name: BDSSM
            description: Bypass Data Single Shot Mode
            index: 8
            width: 1
            read: true
            write: true
          - name: BWLE
            description: Bypass Word Length
            index: 0
            width: 4
            read: true
            write: true
      - name: TBCTR
        type: uint32_t
        expected_size: 4
        expected_offset: 264
        description: (read-write) Transmitter Buffer Control Register
        fields:
          - name: TBERIEN
            description: Transmit Buffer Error Interrupt Enable
            index: 31
            width: 1
            read: true
            write: true
          - name: STBIEN
            description: Standard Transmit Buffer Interrupt Enable
            index: 30
            width: 1
            read: true
            write: true
          - name: LOF
            description: Buffer Event on Limit Overflow
            index: 28
            width: 1
            read: true
            write: true
          - name: SIZE
            description: Buffer Size
            index: 24
            width: 3
            read: true
            write: true
            type: USIC0_CH0_TBCTR_SIZE
          - name: ATBINP
            description: Alternative Transmit Buffer Interrupt Node Pointer
            index: 19
            width: 3
            read: true
            write: true
            type: USIC0_CH0_INPR_TSINP
          - name: STBINP
            description: Standard Transmit Buffer Interrupt Node Pointer
            index: 16
            width: 3
            read: true
            write: true
            type: USIC0_CH0_INPR_TSINP
          - name: STBTEN
            description: Standard Transmit Buffer Trigger Enable
            index: 15
            width: 1
            read: true
            write: true
          - name: STBTM
            description: Standard Transmit Buffer Trigger Mode
            index: 14
            width: 1
            read: true
            write: true
          - name: LIMIT
            description: Limit For Interrupt Generation
            index: 8
            width: 6
            read: true
            write: true
          - name: DPTR
            description: Data Pointer
            index: 0
            width: 6
            read: false
            write: true
      - name: RBCTR
        type: uint32_t
        expected_size: 4
        expected_offset: 268
        description: (read-write) Receiver Buffer Control Register
        fields:
          - name: RBERIEN
            description: Receive Buffer Error Interrupt Enable
            index: 31
            width: 1
            read: true
            write: true
          - name: SRBIEN
            description: Standard Receive Buffer Interrupt Enable
            index: 30
            width: 1
            read: true
            write: true
          - name: ARBIEN
            description: Alternative Receive Buffer Interrupt Enable
            index: 29
            width: 1
            read: true
            write: true
          - name: LOF
            description: Buffer Event on Limit Overflow
            index: 28
            width: 1
            read: true
            write: true
          - name: RNM
            description: Receiver Notification Mode
            index: 27
            width: 1
            read: true
            write: true
          - name: SIZE
            description: Buffer Size
            index: 24
            width: 3
            read: true
            write: true
            type: USIC0_CH0_TBCTR_SIZE
          - name: RCIM
            description: Receiver Control Information Mode
            index: 22
            width: 2
            read: true
            write: true
            type: USIC0_CH0_RBCTR_RCIM
          - name: ARBINP
            description: Alternative Receive Buffer Interrupt Node Pointer
            index: 19
            width: 3
            read: true
            write: true
            type: USIC0_CH0_INPR_TSINP
          - name: SRBINP
            description: Standard Receive Buffer Interrupt Node Pointer
            index: 16
            width: 3
            read: true
            write: true
            type: USIC0_CH0_INPR_TSINP
          - name: SRBTEN
            description: Standard Receive Buffer Trigger Enable
            index: 15
            width: 1
            read: true
            write: true
          - name: SRBTM
            description: Standard Receive Buffer Trigger Mode
            index: 14
            width: 1
            read: true
            write: true
          - name: LIMIT
            description: Limit For Interrupt Generation
            index: 8
            width: 6
            read: true
            write: true
          - name: DPTR
            description: Data Pointer
            index: 0
            width: 6
            read: false
            write: true
      - name: TRBPTR
        type: uint32_t
        expected_size: 4
        expected_offset: 272
        const: true
        description: (read-only) Transmit/Receive Buffer Pointer Register
        fields:
          - name: RDOPTR
            description: Receiver Data Output Pointer
            index: 24
            width: 6
            read: true
            write: false
          - name: RDIPTR
            description: Receiver Data Input Pointer
            index: 16
            width: 6
            read: true
            write: false
          - name: TDOPTR
            description: Transmitter Data Output Pointer
            index: 8
            width: 6
            read: true
            write: false
          - name: TDIPTR
            description: Transmitter Data Input Pointer
            index: 0
            width: 6
            read: true
            write: false
      - name: TRBSR
        type: uint32_t
        expected_size: 4
        expected_offset: 276
        description: (read-write) Transmit/Receive Buffer Status Register
        fields:
          - name: TBFLVL
            description: Transmit Buffer Filling Level
            index: 24
            width: 7
            read: true
            write: false
          - name: RBFLVL
            description: Receive Buffer Filling Level
            index: 16
            width: 7
            read: true
            write: false
          - name: STBT
            description: Standard Transmit Buffer Event Trigger
            index: 14
            width: 1
            read: true
            write: false
          - name: TBUS
            description: Transmit Buffer Busy
            index: 13
            width: 1
            read: true
            write: false
          - name: TFULL
            description: Transmit Buffer Full
            index: 12
            width: 1
            read: true
            write: false
          - name: TEMPTY
            description: Transmit Buffer Empty
            index: 11
            width: 1
            read: true
            write: false
          - name: TBERI
            description: Transmit Buffer Error Event
            index: 9
            width: 1
            read: true
            write: true
          - name: STBI
            description: Standard Transmit Buffer Event
            index: 8
            width: 1
            read: true
            write: true
          - name: SRBT
            description: Standard Receive Buffer Event Trigger
            index: 6
            width: 1
            read: true
            write: false
          - name: RBUS
            description: Receive Buffer Busy
            index: 5
            width: 1
            read: true
            write: false
          - name: RFULL
            description: Receive Buffer Full
            index: 4
            width: 1
            read: true
            write: false
          - name: REMPTY
            description: Receive Buffer Empty
            index: 3
            width: 1
            read: true
            write: false
          - name: ARBI
            description: Alternative Receive Buffer Event
            index: 2
            width: 1
            read: true
            write: true
          - name: RBERI
            description: Receive Buffer Error Event
            index: 1
            width: 1
            read: true
            write: true
          - name: SRBI
            description: Standard Receive Buffer Event
            index: 0
            width: 1
            read: true
            write: true
      - name: TRBSCR
        type: uint32_t
        expected_size: 4
        expected_offset: 280
        description: (write-only) Transmit/Receive Buffer Status Clear Register
        fields:
          - name: FLUSHTB
            description: Flush Transmit Buffer
            index: 15
            width: 1
            read: false
            write: true
          - name: FLUSHRB
            description: Flush Receive Buffer
            index: 14
            width: 1
            read: false
            write: true
          - name: CBDV
            description: Clear Bypass Data Valid
            index: 10
            width: 1
            read: false
            write: true
          - name: CTBERI
            description: Clear Transmit Buffer Error Event
            index: 9
            width: 1
            read: false
            write: true
          - name: CSTBI
            description: Clear Standard Transmit Buffer Event
            index: 8
            width: 1
            read: false
            write: true
          - name: CARBI
            description: Clear Alternative Receive Buffer Event
            index: 2
            width: 1
            read: false
            write: true
          - name: CRBERI
            description: Clear Receive Buffer Error Event
            index: 1
            width: 1
            read: false
            write: true
          - name: CSRBI
            description: Clear Standard Receive Buffer Event
            index: 0
            width: 1
            read: false
            write: true
      - name: OUTR
        type: uint32_t
        expected_size: 4
        expected_offset: 284
        const: true
        description: (read-only) Receiver Buffer Output Register
        fields:
          - name: RCI
            description: Receiver Control Information
            index: 16
            width: 5
            read: true
            write: false
          - name: DSR
            description: Received Data
            index: 0
            width: 16
            read: true
            write: false
      - name: OUTDR
        type: uint32_t
        expected_size: 4
        expected_offset: 288
        const: true
        description: (read-only) Receiver Buffer Output Register L for Debugger
        fields:
          - name: RCI
            description: Receive Control Information from Shift Register
            index: 16
            width: 5
            read: true
            write: false
          - name: DSR
            description: Data from Shift Register
            index: 0
            width: 16
            read: true
            write: false
      - name: IN
        type: uint32_t
        expected_size: 128
        expected_offset: 384
        array_length: 32
        description: (write-only) Transmit FIFO Buffer
        fields:
          - name: TDATA
            description: Transmit Data
            index: 0
            width: 16
            read: false
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  USIC0_CH0_KSCFG_NOMCFG:
    enum:
      run_mode_0_selected:
        description: Run mode 0 is selected.
        value: 0
      run_mode_1_selected:
        description: Run mode 1 is selected.
        value: 1
      stop_mode_0_selected:
        description: Stop mode 0 is selected.
        value: 2
      stop_mode_1_selected:
        description: Stop mode 1 is selected.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_FDR_DM:
    enum:
      divider_switched_off_ffd_0:
        description: The divider is switched off, fFD = 0.
        value: 0
      normal_divider_mode_selected:
        description: Normal divider mode selected.
        value: 1
      fractional_divider_mode_selected:
        description: Fractional divider mode selected.
        value: 2
      divider_switched_off_ffd_0_x:
        description: The divider is switched off, fFD = 0.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_BRG_SCLKCFG:
    enum:
      _0_delay_disabled:
        description: The passive level is 0 and the delay is disabled.
        value: 0
      _1_delay_disabled:
        description: The passive level is 1 and the delay is disabled.
        value: 1
      _0_delay_enabled:
        description: The passive level is 0 and the delay is enabled.
        value: 2
      _1_delay_enabled:
        description: The passive level is 1 and the delay is enabled.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_BRG_CTQSEL:
    enum:
      pdiv:
        description: fCTQIN = fPDIV
        value: 0
      ppp:
        description: fCTQIN = fPPP
        value: 1
      sclk:
        description: fCTQIN = fSCLK
        value: 2
      mclk:
        description: fCTQIN = fMCLK
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_BRG_CLKSEL:
    enum:
      fractional_divider_frequency_ffd_selected:
        description: The fractional divider frequency fFD is selected.
        value: 0
      trigger_signal_dx1t_defines_fpin_signal_mclk__cont:
        description: The trigger signal DX1T defines fPIN. Signal MCLK toggles with
          fPIN.
        value: 2
      signal_mclk_corresponds_dx1s_signal_frequency_cont:
        description: Signal MCLK corresponds to the DX1S signal and the frequency
          fPIN is derived from the rising edges of DX1S.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_INPR_TSINP:
    enum:
      _0_becomes_activated:
        description: Output SR0 becomes activated.
        value: 0
      _1_becomes_activated:
        description: Output SR1 becomes activated.
        value: 1
      _2_becomes_activated:
        description: Output SR2 becomes activated.
        value: 2
      _3_becomes_activated:
        description: Output SR3 becomes activated.
        value: 3
      _4_becomes_activated:
        description: Output SR4 becomes activated.
        value: 4
      _5_becomes_activated:
        description: Output SR5 becomes activated.
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_DX0CR_CM:
    enum:
      trigger_activation_disabled:
        description: The trigger activation is disabled.
        value: 0
      rising_edge_activates_dxnt:
        description: A rising edge activates DXnT.
        value: 1
      falling_edge_activates_dxnt:
        description: A falling edge activates DXnT.
        value: 2
      both_edges_activate_dxnt:
        description: Both edges activate DXnT.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_DX0CR_DSEL:
    enum:
      dxna_selected:
        description: The data input DXnA is selected.
        value: 0
      dxnb_selected:
        description: The data input DXnB is selected.
        value: 1
      dxnc_selected:
        description: The data input DXnC is selected.
        value: 2
      dxnd_selected:
        description: The data input DXnD is selected.
        value: 3
      dxne_selected:
        description: The data input DXnE is selected.
        value: 4
      dxnf_selected:
        description: The data input DXnF is selected.
        value: 5
      dxng_selected:
        description: The data input DXnG is selected.
        value: 6
      always_1:
        description: The data input is always 1.
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_DX1CR_CM:
    enum:
      trigger_activation_disabled:
        description: The trigger activation is disabled.
        value: 0
      rising_edge_activates_dx1t:
        description: A rising edge activates DX1T.
        value: 1
      falling_edge_activates_dx1t:
        description: A falling edge activates DX1T.
        value: 2
      both_edges_activate_dx1t:
        description: Both edges activate DX1T.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_DX1CR_DSEL:
    enum:
      dx1a_selected:
        description: The data input DX1A is selected.
        value: 0
      dx1b_selected:
        description: The data input DX1B is selected.
        value: 1
      dx1c_selected:
        description: The data input DX1C is selected.
        value: 2
      dx1d_selected:
        description: The data input DX1D is selected.
        value: 3
      dx1e_selected:
        description: The data input DX1E is selected.
        value: 4
      dx1f_selected:
        description: The data input DX1F is selected.
        value: 5
      dx1g_selected:
        description: The data input DX1G is selected.
        value: 6
      always_1:
        description: The data input is always 1.
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_SCTR_WLE:
    enum:
      _1_data_bit_located_at_bit_position_0:
        description: The data word contains 1 data bit located at bit position 0.
        value: 0
      _2_data_bits_located_at_bit_positions_10:
        description: The data word contains 2 data bits located at bit positions [1:0].
        value: 1
      _15_data_bits_located_at_bit_positions_140:
        description: The data word contains 15 data bits located at bit positions
          [14:0].
        value: 14
      _16_data_bits_located_at_bit_positions_150:
        description: The data word contains 16 data bits located at bit positions
          [15:0].
        value: 15
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_SCTR_TRM:
    enum:
      inactive_data_frame_transfers_not_possible:
        description: The shift control signal is considered as inactive and data frame
          transfers are not possible.
        value: 0
      active_if_at_1_level_this_setting_be_programm_cont:
        description: The shift control signal is considered active if it is at 1-level.
          This is the setting to be programmed to allow data transfers.
        value: 1
      active_if_at_0_level_recommended_avoid_this_s_cont:
        description: The shift control signal is considered active if it is at 0-level.
          It is recommended to avoid this setting and to use the inversion in the
          DX2 stage in case of a low-active signal.
        value: 2
      active_without_referring_actual_signal_level__cont:
        description: The shift control signal is considered active without referring
          to the actual signal level. Data frame transfer is possible after each edge
          of the signal.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_SCTR_DOCFG:
    enum:
      shift_data_value:
        description: DOUTx = shift data value
        value: 0
      inverted_shift_data_value:
        description: DOUTx = inverted shift data value
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_SCTR_DSM:
    enum:
      one_bit_at_time_through_dx0_dout0:
        description: Receive and transmit data is shifted in and out one bit at a
          time through DX0 and DOUT0.
        value: 0
      two_bits_at_time_through_two_input_stages_dx0_cont:
        description: Receive and transmit data is shifted in and out two bits at a
          time through two input stages (DX0 and DX3) and DOUT[1:0] respectively.
        value: 2
      four_bits_at_time_through_four_input_stages_d_cont:
        description: Receive and transmit data is shifted in and out four bits at
          a time through four input stages (DX0, DX[5:3]) and DOUT[3:0] respectively.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_TCSR_TDEN:
    enum:
      start_data_word_tbuf_disabled_if_transmission_cont:
        description: A transmission start of the data word in TBUF is disabled. If
          a transmission is started, the passive data level is sent out.
        value: 0
      data_word_tbuf_can_be_started_if_tdv_1:
        description: A transmission of the data word in TBUF can be started if TDV
          = 1.
        value: 1
      data_word_tbuf_can_be_started_if_tdv_1_while__cont:
        description: A transmission of the data word in TBUF can be started if TDV
          = 1 while DX2S = 0.
        value: 2
      data_word_tbuf_can_be_started_if_tdv_1_while__cont_x:
        description: A transmission of the data word in TBUF can be started if TDV
          = 1 while DX2S = 1.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_PCR_ASCMode_PL:
    enum:
      equal_bit_length_no_shortened_0:
        description: The pulse length is equal to the bit length (no shortened 0).
        value: 0
      _0_bit_2_time_quanta:
        description: The pulse length of a 0 bit is 2 time quanta.
        value: 1
      _0_bit_3_time_quanta:
        description: The pulse length of a 0 bit is 3 time quanta.
        value: 2
      _0_bit_8_time_quanta:
        description: The pulse length of a 0 bit is 8 time quanta.
        value: 7
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_PCR_SSCMode_SELO:
    enum:
      not_be_activated:
        description: The corresponding SELOx line cannot be activated.
        value: 0
      _be_activated_according_mode_selected_by_selctr:
        description: The corresponding SELOx line can be activated (according to the
          mode selected by SELCTR).
        value: 1
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_CCR_PM:
    enum:
      parity_generation_disabled:
        description: The parity generation is disabled.
        value: 0
      even_parity_selected_parity_bit_1_odd_number__cont:
        description: Even parity is selected (parity bit = 1 on odd number of 1s in
          data, parity bit = 0 on even number of 1s in data).
        value: 2
      odd_parity_selected_parity_bit_0_odd_number_1_cont:
        description: Odd parity is selected (parity bit = 0 on odd number of 1s in
          data, parity bit = 1 on even number of 1s in data).
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_CCR_HPCEN:
    enum:
      disabled:
        description: The hardware port control is disabled.
        value: 0
      enabled_dx0_dout0:
        description: The hardware port control is enabled for DX0 and DOUT0.
        value: 1
      enabled_dx3_dx0_dout10:
        description: The hardware port control is enabled for DX3, DX0 and DOUT[1:0].
        value: 2
      enabled_dx0_dx53_dout30:
        description: The hardware port control is enabled for DX0, DX[5:3] and DOUT[3:0].
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_CCR_MODE:
    enum:
      usic_channel_disabled_all_protocol_related_st_cont:
        description: The USIC channel is disabled. All protocol-related state machines
          are set to an idle state.
        value: 0
      ssc_spi_protocol_selected:
        description: The SSC (SPI) protocol is selected.
        value: 1
      asc_sci_uart_protocol_selected:
        description: The ASC (SCI, UART) protocol is selected.
        value: 2
      iis_protocol_selected:
        description: The IIS protocol is selected.
        value: 3
      iic_protocol_selected:
        description: The IIC protocol is selected.
        value: 4
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_RBUF01SR_WLEN1:
    enum:
      one_bit_has_been_received:
        description: One bit has been received.
        value: 0
      sixteen_bits_have_been_received:
        description: Sixteen bits have been received.
        value: 15
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_FMR_MTDV:
    enum:
      no_action:
        description: No action.
        value: 0
      bit_tdv_set_te_unchanged:
        description: Bit TDV is set, TE is unchanged.
        value: 1
      bits_tdv_te_cleared:
        description: Bits TDV and TE are cleared.
        value: 2
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_BYPCR_BDEN:
    enum:
      transfer_bypass_data_disabled:
        description: The transfer of bypass data is disabled.
        value: 0
      transfer_bypass_data_tbuf_possible_bypass_dat_cont:
        description: The transfer of bypass data to TBUF is possible. Bypass data
          will be transferred to TBUF according to its priority if BDV = 1.
        value: 1
      gated_bypass_data_transfer_enabled_bypass_dat_cont:
        description: Gated bypass data transfer is enabled. Bypass data will be transferred
          to TBUF according to its priority if BDV = 1 and while DX2S = 0.
        value: 2
      gated_bypass_data_transfer_enabled_bypass_dat_cont_x:
        description: Gated bypass data transfer is enabled. Bypass data will be transferred
          to TBUF according to its priority if BDV = 1 and while DX2S = 1.
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_TBCTR_SIZE:
    enum:
      mechanism_disabled_buffer_does_not_accept_any_cont:
        description: The FIFO mechanism is disabled. The buffer does not accept any
          request for data.
        value: 0
      buffer_contains_2_entries:
        description: The FIFO buffer contains 2 entries.
        value: 1
      buffer_contains_4_entries:
        description: The FIFO buffer contains 4 entries.
        value: 2
      buffer_contains_8_entries:
        description: The FIFO buffer contains 8 entries.
        value: 3
      buffer_contains_16_entries:
        description: The FIFO buffer contains 16 entries.
        value: 4
      buffer_contains_32_entries:
        description: The FIFO buffer contains 32 entries.
        value: 5
      buffer_contains_64_entries:
        description: The FIFO buffer contains 64 entries.
        value: 6
    unit_test: false
    json: false
    use_map: false
    identifier: false
  USIC0_CH0_RBCTR_RCIM:
    enum:
      perr_rci30_wlen:
        description: RCI[4] = PERR, RCI[3:0] = WLEN
        value: 0
      sof_rci30_wlen:
        description: RCI[4] = SOF, RCI[3:0] = WLEN
        value: 1
      _0_rci30_wlen:
        description: RCI[4] = 0, RCI[3:0] = WLEN
        value: 2
      perr_rci3_par_rci21_00b_rci0_sof:
        description: RCI[4] = PERR, RCI[3] = PAR, RCI[2:1] = 00B, RCI[0] = SOF
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
