#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 30 22:23:18 2022
# Process ID: 6400
# Current directory: D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/potapov/AXIS2VGA_Potapov'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado_Labs/potapov/DOG2AXIS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 757.629 ; gain = 177.402
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
INFO: [Synth 8-3491] module 'design_1' declared at 'D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:573' bound to instance 'design_1_i' of component 'design_1' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:77]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:608]
INFO: [Synth 8-3491] module 'design_1_AXIS2VGA_IP_0_0' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_AXIS2VGA_IP_0_0/synth/design_1_AXIS2VGA_IP_0_0.vhd:56' bound to instance 'AXIS2VGA_IP_0' of component 'design_1_AXIS2VGA_IP_0_0' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1052]
INFO: [Synth 8-638] synthesizing module 'design_1_AXIS2VGA_IP_0_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_AXIS2VGA_IP_0_0/synth/design_1_AXIS2VGA_IP_0_0.vhd:73]
	Parameter HAV bound to: 640 - type: integer 
	Parameter HFP bound to: 16 - type: integer 
	Parameter HSP bound to: 96 - type: integer 
	Parameter HBP bound to: 48 - type: integer 
	Parameter VAV bound to: 480 - type: integer 
	Parameter VFP bound to: 10 - type: integer 
	Parameter VSP bound to: 2 - type: integer 
	Parameter VBP bound to: 33 - type: integer 
	Parameter HPL bound to: 1'b0 
	Parameter VPL bound to: 1'b0 
	Parameter INT_REQ bound to: 2048 - type: integer 
INFO: [Synth 8-3491] module 'AXIS2VGA_IP' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/797c/AXIS2VGA_Potapov.srcs/sources_1/new/AXIS2VGA_IP.vhd:4' bound to instance 'U0' of component 'AXIS2VGA_IP' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_AXIS2VGA_IP_0_0/synth/design_1_AXIS2VGA_IP_0_0.vhd:124]
INFO: [Synth 8-638] synthesizing module 'AXIS2VGA_IP' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/797c/AXIS2VGA_Potapov.srcs/sources_1/new/AXIS2VGA_IP.vhd:51]
	Parameter HAV bound to: 640 - type: integer 
	Parameter HFP bound to: 16 - type: integer 
	Parameter HSP bound to: 96 - type: integer 
	Parameter HBP bound to: 48 - type: integer 
	Parameter VAV bound to: 480 - type: integer 
	Parameter VFP bound to: 10 - type: integer 
	Parameter VSP bound to: 2 - type: integer 
	Parameter VBP bound to: 33 - type: integer 
	Parameter HPL bound to: 1'b0 
	Parameter VPL bound to: 1'b0 
	Parameter INT_REQ bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AXIS2VGA_IP' (1#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/797c/AXIS2VGA_Potapov.srcs/sources_1/new/AXIS2VGA_IP.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXIS2VGA_IP_0_0' (2#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_AXIS2VGA_IP_0_0/synth/design_1_AXIS2VGA_IP_0_0.vhd:73]
INFO: [Synth 8-3491] module 'design_1_DOG2AXIS_0_0' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_DOG2AXIS_0_0/synth/design_1_DOG2AXIS_0_0.vhd:56' bound to instance 'DOG2AXIS_0' of component 'design_1_DOG2AXIS_0_0' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1067]
INFO: [Synth 8-638] synthesizing module 'design_1_DOG2AXIS_0_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_DOG2AXIS_0_0/synth/design_1_DOG2AXIS_0_0.vhd:71]
	Parameter HAV bound to: 640 - type: integer 
	Parameter VAV bound to: 480 - type: integer 
	Parameter BSZ_P2 bound to: 4 - type: integer 
	Parameter INT_REQ bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'DOG2AXIS' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/519a/DOG2AXIS.srcs/sources_1/new/DOG2AXIS.vhd:5' bound to instance 'U0' of component 'DOG2AXIS' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_DOG2AXIS_0_0/synth/design_1_DOG2AXIS_0_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'DOG2AXIS' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/519a/DOG2AXIS.srcs/sources_1/new/DOG2AXIS.vhd:34]
	Parameter HAV bound to: 640 - type: integer 
	Parameter VAV bound to: 480 - type: integer 
	Parameter BSZ_P2 bound to: 4 - type: integer 
	Parameter INT_REQ bound to: 40 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DOG2AXIS' (3#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/519a/DOG2AXIS.srcs/sources_1/new/DOG2AXIS.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'design_1_DOG2AXIS_0_0' (4#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_DOG2AXIS_0_0/synth/design_1_DOG2AXIS_0_0.vhd:71]
WARNING: [Synth 8-5640] Port 'axi_dma_tstvec' is missing in component declaration [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:609]
INFO: [Synth 8-3491] module 'design_1_axi_dma_0_0' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:59' bound to instance 'axi_dma_0' of component 'design_1_axi_dma_0_0' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1080]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_dma_0_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:104]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:320]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_INSTANCE bound to: axi_dma - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_S2MM_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_SG_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1576]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_AXI_PRMRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_AXI_SCNDRY_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:565]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:575]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (6#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (7#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8628]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
	Parameter C_NUM_CE bound to: 23 - type: integer 
	Parameter C_AXI_LITE_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.awready_i_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rdy1_reg' into 'GEN_SYNC_WRITE.wready_i_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.arvalid_re_d1_reg' into 'arready_i_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (8#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
	Parameter C_NUM_REGISTERS bound to: 12 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3995]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (9#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (10#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_DESC_QUEUE bound to: 1 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDPTR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_UPDSTS_TDATA_WIDTH bound to: 33 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 23 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (11#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_QUEUE bound to: 1 - type: integer 
	Parameter C_EXTRA bound to: 1 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (12#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (13#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15095]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (14#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (15#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 23 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 72 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 256 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 23 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_MM2S_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11111 - type: string 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 71 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 1 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
	Parameter C_STS_WIDTH bound to: 8 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
	Parameter C_IS_MM2S bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 16 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_CMD_WIDTH bound to: 71 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 23 - type: integer 
	Parameter C_SUPPORT_INDET_BTT bound to: 0 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
	Parameter C_OP_MODE bound to: 1 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 0 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10077]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10083]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
	Parameter C_SF_FIFO_DEPTH bound to: 2048 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 256 - type: integer 
	Parameter C_DRE_IS_USED bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 16 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 1 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
	Parameter C_DWIDTH bound to: 39 - type: integer 
	Parameter C_DEPTH bound to: 2048 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 12 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 12 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_READ_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_XPM_FIFO bound to: 1 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at 'D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter EN_ADV_FEATURE_SYNC bound to: 16'b0001111100011111 
	Parameter P_FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_READ_MODE bound to: 1 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 2048 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 12 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 2 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 2048 - type: integer 
	Parameter FIFO_SIZE bound to: 79872 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 6 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 11 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 8 - type: integer 
	Parameter PF_THRESH_MIN bound to: 5 - type: integer 
	Parameter PF_THRESH_MAX bound to: 2043 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 2043 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 12 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001111100011111 
	Parameter EN_OF bound to: 1'b1 
	Parameter EN_PF bound to: 1'b1 
	Parameter EN_WDC bound to: 1'b1 
	Parameter EN_AF bound to: 1'b1 
	Parameter EN_WACK bound to: 1'b1 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b1 
	Parameter EN_PE bound to: 1'b1 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b1 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 79872 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 2 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 39 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 39 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 11 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: block - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 39 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 2048 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 39 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 39 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 11 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: no - type: string 
	Parameter rsta_loop_iter bound to: 40 - type: integer 
	Parameter rstb_loop_iter bound to: 40 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 39 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
	Parameter RST_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1788]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 1 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 12 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 11 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:951]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1833]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4dac/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
	Parameter C_WDATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19522]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19523]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19525]
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19526]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49604]
	Parameter C_INCLUDE_S2MM bound to: 0 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_MCDMA bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (40#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:49604]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (41#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:55436]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22023]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22049]
WARNING: [Synth 8-3848] Net s_axis_s2mm_sts_tready in module/entity axi_dma does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22158]
WARNING: [Synth 8-3848] Net tdest_out_int in module/entity axi_dma does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22706]
WARNING: [Synth 8-3848] Net same_tdest in module/entity axi_dma does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22707]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22732]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (42#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_dma_0_0' (43#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/synth/design_1_axi_dma_0_0.vhd:104]
INFO: [Synth 8-3491] module 'design_1_axi_smc_1' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/synth/design_1_axi_smc_1.v:57' bound to instance 'axi_smc' of component 'design_1_axi_smc_1' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1122]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/synth/design_1_axi_smc_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_19UC7HI' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:367]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_one_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/synth/bd_6f02_one_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (44#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_one_0' (45#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/synth/bd_6f02_one_0.v:57]
INFO: [Synth 8-638] synthesizing module 'bd_6f02_psr_aclk_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (46#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (46#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (47#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (48#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (49#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (50#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_6f02_psr_aclk_0' (51#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/synth/bd_6f02_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_6f02_psr_aclk_0' has 10 connections declared, but only 6 given [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:402]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_19UC7HI does not have driver. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:383]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_19UC7HI' (52#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:367]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_PYUQT9' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:411]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00e_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/synth/bd_6f02_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00e_0' (62#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/synth/bd_6f02_m00e_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_PYUQT9' (63#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:411]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_m00s2a_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/synth/bd_6f02_m00s2a_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_m00s2a_0' (65#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/synth/bd_6f02_m00s2a_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00a2s_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/synth/bd_6f02_s00a2s_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00a2s_0' (67#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/synth/bd_6f02_s00a2s_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1PSXOAM' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:587]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00mmu_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/synth/bd_6f02_s00mmu_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00mmu_0' (71#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/synth/bd_6f02_s00mmu_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00sic_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/synth/bd_6f02_s00sic_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00sic_0' (74#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/synth/bd_6f02_s00sic_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_s00tr_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/synth/bd_6f02_s00tr_0.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_s00tr_0' (77#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/synth/bd_6f02_s00tr_0.sv:58]
WARNING: [Synth 8-7023] instance 's00_transaction_regulator' of module 'bd_6f02_s00tr_0' has 38 connections declared, but only 37 given [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:834]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1PSXOAM' (78#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:587]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1KC0NQC' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:874]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_sarn_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/synth/bd_6f02_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 4992 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 156 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 156 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 156 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 156 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 156 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 156 - type: integer 
	Parameter rstb_loop_iter bound to: 156 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 156 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (82#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (83#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_sarn_0' (92#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/synth/bd_6f02_sarn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'bd_6f02_srn_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/synth/bd_6f02_srn_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 2208 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 1 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 69 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 69 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 5 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 1 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: distributed - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 69 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 32 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 69 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 69 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 5 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 72 - type: integer 
	Parameter rstb_loop_iter bound to: 72 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 69 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (92#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (92#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8320]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02_srn_0' (93#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/synth/bd_6f02_srn_0.sv:58]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1KC0NQC' (94#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:874]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'bd_6f02' (95#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/synth/bd_6f02.v:10]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_1' (96#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/synth/design_1_axi_smc_1.v:57]
INFO: [Synth 8-3491] module 'design_1_axis_data_fifo_0_0' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:58' bound to instance 'axis_data_fifo_0' of component 'design_1_axis_data_fifo_0_0' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1157]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_data_fifo_0_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_v2_0_1_top' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e1b1/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 32'b00000000000000000000000000011011 
	Parameter C_FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter C_FIFO_MODE bound to: 1 - type: integer 
	Parameter C_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_ACLKEN_CONV_MODE bound to: 0 - type: integer 
	Parameter C_ECC_MODE bound to: 0 - type: integer 
	Parameter C_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter C_USE_ADV_FEATURES bound to: 825503792 - type: integer 
	Parameter C_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter LP_CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter LP_CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter LP_ECC_MODE bound to: no_ecc - type: string 
	Parameter LP_FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter LP_FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter LP_PACKET_FIFO bound to: false - type: string 
	Parameter LP_PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter LP_PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter LP_RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter LP_RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter LP_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter LP_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter LP_TID_WIDTH bound to: 1 - type: integer 
	Parameter LP_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter LP_USE_ADV_FEATURES bound to: 825503792 - type: integer 
	Parameter LP_WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter LP_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter LP_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter C_S_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter C_M_ACLKEN_CAN_TOGGLE bound to: 0 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 24 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 16 - type: integer 
	Parameter P_TKEEP_INDX bound to: 18 - type: integer 
	Parameter P_TLAST_INDX bound to: 20 - type: integer 
	Parameter P_TID_INDX bound to: 21 - type: integer 
	Parameter P_TDEST_INDX bound to: 22 - type: integer 
	Parameter P_TUSER_INDX bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (97#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 24 - type: integer 
	Parameter C_SIGNAL_SET bound to: 255 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 16 - type: integer 
	Parameter P_TKEEP_INDX bound to: 18 - type: integer 
	Parameter P_TLAST_INDX bound to: 20 - type: integer 
	Parameter P_TID_INDX bound to: 21 - type: integer 
	Parameter P_TDEST_INDX bound to: 22 - type: integer 
	Parameter P_TUSER_INDX bound to: 23 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (98#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (99#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:600]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_axis' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
	Parameter CLOCKING_MODE bound to: independent_clock - type: string 
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter PACKET_FIFO bound to: false - type: string 
	Parameter FIFO_DEPTH bound to: 16384 - type: integer 
	Parameter TDATA_WIDTH bound to: 16 - type: integer 
	Parameter TID_WIDTH bound to: 1 - type: integer 
	Parameter TDEST_WIDTH bound to: 1 - type: integer 
	Parameter TUSER_WIDTH bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825503792 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter CDC_SYNC_STAGES bound to: 2 - type: integer 
	Parameter EN_ADV_FEATURE_AXIS bound to: 16'b0001010000000000 
	Parameter EN_ALMOST_FULL_INT bound to: 1'b0 
	Parameter EN_ALMOST_EMPTY_INT bound to: 1'b0 
	Parameter EN_DATA_VALID_INT bound to: 1'b1 
	Parameter EN_ADV_FEATURE_AXIS_INT bound to: 16'b0001010000000000 
	Parameter USE_ADV_FEATURES_INT bound to: 825503792 - type: integer 
	Parameter PKT_SIZE_LT8 bound to: 1'b0 
	Parameter LOG_DEPTH_AXIS bound to: 14 - type: integer 
	Parameter TDATA_OFFSET bound to: 16 - type: integer 
	Parameter TSTRB_OFFSET bound to: 18 - type: integer 
	Parameter TKEEP_OFFSET bound to: 20 - type: integer 
	Parameter TID_OFFSET bound to: 21 - type: integer 
	Parameter TDEST_OFFSET bound to: 22 - type: integer 
	Parameter TUSER_OFFSET bound to: 23 - type: integer 
	Parameter AXIS_DATA_WIDTH bound to: 24 - type: integer 
	Parameter P_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter P_FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_PKT_MODE bound to: 0 - type: integer 
	Parameter AXIS_FINAL_DATA_WIDTH bound to: 24 - type: integer 
	Parameter TUSER_MAX_WIDTH bound to: 4073 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_sync_rst' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1111]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_sync_rst' (100#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1059]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter RELATED_CLOCKS bound to: 0 - type: integer 
	Parameter FIFO_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16384 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 24 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 11 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 825503792 - type: integer 
	Parameter READ_MODE bound to: 1 - type: integer 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 24 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 15 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 5 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: (null) - type: string 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter REMOVE_WR_RD_PROT_LOGIC bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter invalid bound to: 0 - type: integer 
	Parameter stage1_valid bound to: 2 - type: integer 
	Parameter stage2_valid bound to: 1 - type: integer 
	Parameter both_stages_valid bound to: 3 - type: integer 
	Parameter FIFO_MEM_TYPE bound to: 0 - type: integer 
	Parameter RD_MODE bound to: 1 - type: integer 
	Parameter ENABLE_ECC bound to: 0 - type: integer 
	Parameter FIFO_READ_DEPTH bound to: 16384 - type: integer 
	Parameter FIFO_SIZE bound to: 393216 - type: integer 
	Parameter WR_WIDTH_LOG bound to: 5 - type: integer 
	Parameter WR_DEPTH_LOG bound to: 14 - type: integer 
	Parameter WR_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter RD_PNTR_WIDTH bound to: 14 - type: integer 
	Parameter FULL_RST_VAL bound to: 1'b1 
	Parameter WR_RD_RATIO bound to: 0 - type: integer 
	Parameter PF_THRESH_ADJ bound to: 9 - type: integer 
	Parameter PE_THRESH_ADJ bound to: 3 - type: integer 
	Parameter PF_THRESH_MIN bound to: 7 - type: integer 
	Parameter PF_THRESH_MAX bound to: 16379 - type: integer 
	Parameter PE_THRESH_MIN bound to: 5 - type: integer 
	Parameter PE_THRESH_MAX bound to: 16379 - type: integer 
	Parameter WR_DC_WIDTH_EXT bound to: 15 - type: integer 
	Parameter RD_DC_WIDTH_EXT bound to: 15 - type: integer 
	Parameter RD_LATENCY bound to: 2 - type: integer 
	Parameter WIDTH_RATIO bound to: 1 - type: integer 
	Parameter EN_ADV_FEATURE bound to: 16'b0001010000000000 
	Parameter EN_OF bound to: 1'b0 
	Parameter EN_PF bound to: 1'b0 
	Parameter EN_WDC bound to: 1'b0 
	Parameter EN_AF bound to: 1'b0 
	Parameter EN_WACK bound to: 1'b0 
	Parameter FG_EQ_ASYM_DOUT bound to: 1'b0 
	Parameter EN_UF bound to: 1'b0 
	Parameter EN_PE bound to: 1'b0 
	Parameter EN_RDC bound to: 1'b1 
	Parameter EN_AE bound to: 1'b0 
	Parameter EN_DVLD bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 393216 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 1 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 24 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 24 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 14 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: (null) - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 24 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 16384 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 24 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 24 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 14 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 24 - type: integer 
	Parameter rstb_loop_iter bound to: 24 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 24 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:486]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2882]
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (100#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray' (101#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized0' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_vec__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
	Parameter REG_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_vec__parameterized0' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1766]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_gray__parameterized1' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter REG_OUTPUT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SIM_LOSSLESS_GRAY_CHK bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 15 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element dest_out_bin_ff_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:417]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_gray__parameterized1' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:284]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1187]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1233]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1244]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst__parameterized0' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
	Parameter COMMON_CLOCK bound to: 0 - type: integer 
	Parameter CDC_DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1572]
INFO: [Synth 8-5534] Detected attribute (* fsm_safe_state = "default_state" *) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1578]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst__parameterized0' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1504]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 15 - type: integer 
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 14 - type: integer 
	Parameter RESET_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
	Parameter COUNTER_WIDTH bound to: 14 - type: integer 
	Parameter RESET_VALUE bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1740]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:523]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-4471] merging register 'gen_fwft.empty_fwft_fb_reg' into 'gen_fwft.empty_fwft_i_reg' [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1292]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (102#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_axis' (103#1) [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:2219]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_v2_0_1_top' (104#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e1b1/hdl/axis_data_fifo_v2_0_vl_rfs.v:54]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_data_fifo_0_0' (105#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v:58]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_1' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:60' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_1' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1174]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (106#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (107#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (108#1) [D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (109#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:460]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_1' (110#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/synth/design_1_processing_system7_0_1.v:60]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_2' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:389]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:77]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:257]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_incr_cmd' (111#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wrap_cmd' (112#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_cmd_translator' (113#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm' (114#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_aw_channel' (115#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo' (116#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0' (116#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_b_channel' (117#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm' (118#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_ar_channel' (119#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1' (119#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2' (119#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s_r_channel' (120#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice' (121#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized0' (121#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized1' (121#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized2' (121#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (122#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (123#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice' (124#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized3' (124#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized4' (124#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized5' (124#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axic_register_slice__parameterized6' (124#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:488]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (124#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (124#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_19_axi_register_slice__parameterized0' (124#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:2716]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_19_axi_register_slice' has 93 connections declared, but only 92 given [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_b2s' (125#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_19_axi_protocol_converter' (126#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (127#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (128#1) [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_2' (129#1) [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:389]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_0' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:59' bound to instance 'rst_ps7_0_50M' of component 'design_1_rst_ps7_0_50M_0' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1349]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77684' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (129#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (129#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_50M_0' (130#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/synth/design_1_rst_ps7_0_50M_0.vhd:74]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1362]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (131#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (132#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'd:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:1368]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (132#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (133#1) [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1' (134#1) [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/synth/design_1.vhd:608]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "no" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (135#1) [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized0 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_rlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized0 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wlast
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlen[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arsize[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arburst[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arlock[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arcache[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arregion[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_arqos[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized0 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_19_axic_register_slice__parameterized6 has unconnected port ACLK
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:17 ; elapsed = 00:05:27 . Memory (MB): peak = 1079.996 ; gain = 499.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:19 ; elapsed = 00:05:30 . Memory (MB): peak = 1079.996 ; gain = 499.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:19 ; elapsed = 00:05:30 . Memory (MB): peak = 1079.996 ; gain = 499.770
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/bd_6f02_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/constrs_1/new/top.xdc:22]
Finished Parsing XDC File [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_SUBGROUP==LUTRAM || PRIMITIVE_SUBGROUP==dram || PRIMITIVE_SUBGROUP==uram || PRIMITIVE_SUBGROUP==BRAM}'. [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl:3]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1404.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 38 instances were transformed.
  FDR => FDRE: 36 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.974 . Memory (MB): peak = 1404.375 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:06:17 ; elapsed = 00:06:28 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:17 ; elapsed = 00:06:28 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0. (constraint file  D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M/U0. (constraint file  D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1/dont_touch.xdc, line 104).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXIS2VGA_IP_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/DOG2AXIS_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.rd_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_cdc_pntr.wr_pntr_cdc_dc_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /\gaxis_rst_sync.xpm_cdc_sync_rst_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.rrst_wr_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/xpm_fifo_rst_inst/\gen_rst_ic.wrst_rd_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_data_fifo_0/inst/\gen_fifo.xpm_fifo_axis_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:18 ; elapsed = 00:06:29 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'AXIS2VGA_IP'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'DOG2AXIS'
INFO: [Synth 8-4471] merging register 'GEN_SYNC_WRITE.rst_wvalid_re_reg' into 'GEN_SYNC_WRITE.bvalid_i_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2193]
INFO: [Synth 8-4471] merging register 'GEN_SYNC_READ.rst_rvalid_re_reg' into 'GEN_SYNC_READ.s_axi_lite_rvalid_i_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:2965]
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_start_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "var_end_vector" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12425]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1056]
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:21645]
INFO: [Synth 8-4471] merging register 'GEN_NO_HOLD_DATA.mm2s_cmnd_pending_reg' into 'GEN_NO_HOLD_DATA.s_axis_mm2s_cmd_tvalid_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:14021]
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_7_decerr_slave'
INFO: [Synth 8-5545] ROM "gen_endpoint.w_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "gen_endpoint.r_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_wrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_rst_ic.curr_rrst_state_reg' in module 'xpm_fifo_rst__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/c83a/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    skip |                             0010 |                               01
                 wait_av |                             0100 |                               10
                    send |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'AXIS2VGA_IP'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            10000 |                              000
                    skip |                            00010 |                              001
                    load |                            01000 |                              010
                   first |                            00100 |                              011
                    send |                            00001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'DOG2AXIS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_7_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               WRST_IDLE |                            00001 |                              000
                 WRST_IN |                            00010 |                              010
                WRST_OUT |                            00100 |                              111
               WRST_EXIT |                            01000 |                              110
            WRST_GO2IDLE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_wrst_state_reg' using encoding 'one-hot' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
               RRST_IDLE |                               00 |                               00
                 RRST_IN |                               01 |                               10
                RRST_OUT |                               10 |                               11
               RRST_EXIT |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_rst_ic.curr_rrst_state_reg' using encoding 'sequential' in module 'xpm_fifo_rst__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:06:29 ; elapsed = 00:06:41 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall        |          14|      6610|
|2     |sc_exit_v1_0_8_axi3_conv__GC0       |           1|      4814|
|3     |sc_exit_v1_0_8_splitter__GC0        |           1|        18|
|4     |sc_exit_v1_0_8_top__GC0             |           1|       529|
|5     |sc_mmu_v1_0_7_top__GC0              |           1|      2088|
|6     |s00_entry_pipeline_imp_1PSXOAM__GC0 |           1|       250|
|7     |bd_6f02__GC0                        |           1|      1200|
|8     |design_1__GC0                       |           1|     10531|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   4 Input     15 Bit       Adders := 3     
	   2 Input     15 Bit       Adders := 2     
	   4 Input     14 Bit       Adders := 3     
	   4 Input     12 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 10    
	   2 Input     11 Bit       Adders := 1     
	   4 Input     11 Bit       Adders := 5     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 14    
	   2 Input      5 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 17    
	   3 Input      3 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     15 Bit         XORs := 2     
	   2 Input     14 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 68    
+---Registers : 
	             2178 Bit    Registers := 28    
	              512 Bit    Registers := 2     
	              156 Bit    Registers := 1     
	              153 Bit    Registers := 1     
	               71 Bit    Registers := 1     
	               69 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 4     
	               47 Bit    Registers := 3     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               16 Bit    Registers := 9     
	               15 Bit    Registers := 13    
	               14 Bit    Registers := 14    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 14    
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 23    
	                2 Bit    Registers := 104   
	                1 Bit    Registers := 379   
+---RAMs : 
	             384K Bit         RAMs := 1     
	              78K Bit         RAMs := 1     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 14    
	   2 Input    512 Bit        Muxes := 2     
	   2 Input    153 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     47 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 18    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 20    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 23    
	   2 Input      6 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 47    
	   4 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 10    
	  11 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 15    
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 119   
	   3 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 18    
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 98    
	   4 Input      1 Bit        Muxes := 36    
	  10 Input      1 Bit        Muxes := 42    
	   7 Input      1 Bit        Muxes := 28    
	  12 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 222   
	   3 Input      1 Bit        Muxes := 16    
	   8 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sc_util_v1_0_4_axi_reg_stall 
Detailed RTL Component Info : 
+---Registers : 
	             2178 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   2178 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_util_v1_0_4_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sc_exit_v1_0_8_axi3_conv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	              512 Bit    Registers := 2     
	               64 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 11    
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               47 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_exit_v1_0_8_exit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
Module sc_exit_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module sc_mmu_v1_0_7_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module sc_mmu_v1_0_7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 4     
Module sc_util_v1_0_4_axic_reg_srl_fifo__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
Module sc_si_converter_v1_0_8_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
Module sc_transaction_regulator_v1_0_8_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module sc_util_v1_0_4_pipeline 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	              156 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_mi_handler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_pipeline__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xpm_memory_base__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               69 Bit    Registers := 1     
Module sc_util_v1_0_4_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_util_v1_0_4_xpm_memory_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module sc_util_v1_0_4_counter__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sc_node_v1_0_10_ingress__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sc_node_v1_0_10_mi_handler__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module sc_node_v1_0_10_top__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module AXIS2VGA_IP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module DOG2AXIS 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 80    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 8     
Module axi_dma_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 17    
Module axi_dma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 49    
Module axi_dma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_reg_module 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_rd_status_cntl 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_strb_gen2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
Module axi_datamover_pcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   8 Input      1 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rddata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module xpm_counter_updn 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
+---RAMs : 
	              78K Bit         RAMs := 1     
Module xpm_fifo_reg_bit__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module xpm_fifo_reg_bit__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_counter_updn__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module xpm_counter_updn__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module xpm_fifo_base 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 2     
	   3 Input     11 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_rd_sf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_mm2s_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_dma_mm2s_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_dma_mm2s_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_dma_smple_sm 
Detailed RTL Component Info : 
+---Registers : 
	              153 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    153 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 4     
Module axi_dma_mm2s_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_dma_sofeof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module xpm_cdc_sync_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_memory_base__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	             384K Bit         RAMs := 1     
Module xpm_cdc_gray__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               14 Bit    Registers := 3     
Module xpm_fifo_reg_vec__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               15 Bit    Registers := 5     
Module xpm_fifo_reg_vec__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Registers : 
	               14 Bit    Registers := 3     
Module xpm_fifo_reg_vec 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_cdc_gray__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     15 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               15 Bit    Registers := 3     
Module xpm_fifo_reg_vec__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module xpm_fifo_reg_bit__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_sync_rst__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_fifo_rst__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 3     
Module xpm_fifo_reg_bit__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_fifo_reg_bit__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_counter_updn__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_counter_updn__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
Module xpm_counter_updn__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
Module xpm_fifo_base__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     15 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 31    
	   4 Input      2 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_19_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_19_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_19_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_19_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_user_type_reg_reg[3:0]' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg_reg[3:0]' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:8040]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:12507]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1961]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_reset_reg_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19583]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_stop_request_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_sready_stop_reg_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:19578]
INFO: [Synth 8-4471] merging register 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/e644/hdl/axi_datamover_v5_1_vh_rfs.vhd:1962]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '71' bits. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/260a/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [d:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.srcs/sources_1/bd/design_1/ipshared/4d88/hdl/axi_register_slice_v2_1_vl_rfs.v:721]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 5 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 24 bits, new ram width 19 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 10 RAM instances of RAM gen_wr_a.gen_word_narrow.mem_reg to conserve power
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]' (FDRE) to 'design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]' (FDRE) to 'design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]' (FDRE) to 'design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]' (FDRE) to 'design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_2/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst /i_2/\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[0]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[1]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[2]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[3]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[6]' (FDSE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awaddr_incr_d_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[0]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[1]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[2]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[3]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[6]' (FDSE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.araddr_incr_d_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[0]' (FDSE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[1]' (FDSE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[2]' (FDSE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.awsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_wsplitter.awsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.awsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[0]' (FDSE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[1]' (FDSE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[2]' (FDSE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.arsplit_len_middle_d_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/gen_axi3.splitter_insti_1/gen_rsplitter.arsplit_len_middle_d_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_rsplitter.arsplit_len_middle_d_reg[7] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[30]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[31]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[29]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[28]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[27]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[26]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[25]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[24]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[23]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[22]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[21]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[20]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[19]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[18]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[17]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[16]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[8]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[7]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[6]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[5]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[4]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[3]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.w_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.w_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[30]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[31]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[29]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[28]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[27]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[26]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[25]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[24]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[23]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[22]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[21]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[20]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[19]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[18]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[17]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[16]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[15]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[14]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[13]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[12]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[11]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[10]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[9]' (FDRE) to 'design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/i_0/gen_endpoint.r_state_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/s00_entry_pipeline/s00_mmu/inst /i_0/\gen_endpoint.r_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/insti_1/\clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_dma_0/U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_incr_ireg2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/sg_decerr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/i_0/axi_dma_0/U0/\I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dmacr_i_reg[15] )
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.sr_axi_awlen_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.sr_axi_awlen_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.sr_axi_awlen_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.sr_axi_awlen_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_42/\gen_wsplitter.wcnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_42/\gen_wsplitter.wcnt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_42/\gen_wsplitter.wcnt_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_42/\gen_wsplitter.wcnt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_42/\gen_wsplitter.wcnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_42/\gen_wsplitter.wcnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_42/\gen_wsplitter.wcnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /i_42/\gen_wsplitter.wcnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.wcnt_last_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.w_burst_continue_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awroute_d_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awdest_d_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awdest_d_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awdest_d_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awdest_d_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awdest_d_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awdest_d_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/axi_smc/\inst/m00_exit_pipeline/m00_exit/inst /\gen_axi3.splitter_insti_1 /\gen_wsplitter.s_awdest_d_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:07:17 ; elapsed = 00:07:30 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 39(NO_CHANGE)    | W |   | 2 K x 39(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|design_1_i/i_0/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 16 K x 24(NO_CHANGE)   | W |   | 16 K x 24(WRITE_FIRST) |   | R | Port A and B     | 1      | 9      | 
+------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|design_1_i/axi_smc/insti_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/axi_smc/insti_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/i_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/i_1/gen_wr_a.gen_word_narrow.mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall        |           1|        30|
|2     |sc_exit_v1_0_8_axi3_conv__GC0       |           1|       426|
|3     |sc_exit_v1_0_8_splitter__GC0        |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0             |           1|       220|
|5     |sc_mmu_v1_0_7_top__GC0              |           1|       291|
|6     |s00_entry_pipeline_imp_1PSXOAM__GC0 |           1|        27|
|7     |bd_6f02__GC0                        |           1|       965|
|8     |design_1__GC0                       |           1|      6653|
|9     |sc_util_v1_0_4_axi_reg_stall__1     |           1|       377|
|10    |sc_util_v1_0_4_axi_reg_stall__2     |           1|       292|
|11    |sc_util_v1_0_4_axi_reg_stall__3     |           1|        28|
|12    |sc_util_v1_0_4_axi_reg_stall__5     |           2|       222|
|13    |sc_util_v1_0_4_axi_reg_stall__7     |           1|       334|
|14    |sc_util_v1_0_4_axi_reg_stall__8     |           1|        41|
|15    |sc_util_v1_0_4_axi_reg_stall__9     |           1|       332|
|16    |sc_util_v1_0_4_axi_reg_stall__10    |           1|        30|
|17    |sc_util_v1_0_4_axi_reg_stall__11    |           1|        30|
|18    |sc_util_v1_0_4_axi_reg_stall__12    |           1|        28|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:34 ; elapsed = 00:07:47 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:41 ; elapsed = 00:07:55 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                             | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base:                                                                                                        | gen_wr_a.gen_word_narrow.mem_reg | 2 K x 39(NO_CHANGE)    | W |   | 2 K x 39(NO_CHANGE)    |   | R | Port A and B     | 1      | 2      | 
|design_1_i/i_0/axis_data_fifo_0/\inst/gen_fifo.xpm_fifo_axis_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 16 K x 24(NO_CHANGE)   | W |   | 16 K x 24(WRITE_FIRST) |   | R | Port A and B     | 1      | 9      | 
+------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                                                                                                      | RTL Object                       | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+
|design_1_i/axi_smc/insti_1/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26   | 
|design_1_i/axi_smc/insti_1/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 69              | RAM32M x 12   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |sc_util_v1_0_4_axi_reg_stall        |           1|        30|
|2     |sc_exit_v1_0_8_axi3_conv__GC0       |           1|       426|
|3     |sc_exit_v1_0_8_splitter__GC0        |           1|        19|
|4     |sc_exit_v1_0_8_top__GC0             |           1|       220|
|5     |sc_mmu_v1_0_7_top__GC0              |           1|       291|
|6     |s00_entry_pipeline_imp_1PSXOAM__GC0 |           1|        27|
|7     |bd_6f02__GC0                        |           1|       965|
|8     |design_1__GC0                       |           1|      6458|
|9     |sc_util_v1_0_4_axi_reg_stall__1     |           1|       377|
|10    |sc_util_v1_0_4_axi_reg_stall__2     |           1|       292|
|11    |sc_util_v1_0_4_axi_reg_stall__3     |           1|        28|
|12    |sc_util_v1_0_4_axi_reg_stall__5     |           2|       222|
|13    |sc_util_v1_0_4_axi_reg_stall__7     |           1|       334|
|14    |sc_util_v1_0_4_axi_reg_stall__8     |           1|        41|
|15    |sc_util_v1_0_4_axi_reg_stall__9     |           1|       332|
|16    |sc_util_v1_0_4_axi_reg_stall__10    |           1|        30|
|17    |sc_util_v1_0_4_axi_reg_stall__11    |           1|        30|
|18    |sc_util_v1_0_4_axi_reg_stall__12    |           1|        28|
+------+------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[2]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-3332] Sequential element (gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[0]) is unused and will be removed from module sc_mmu_v1_0_7_top.
INFO: [Synth 8-6837] The timing for the instance design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:48 ; elapsed = 00:08:02 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg is being inverted and renamed to inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:53 ; elapsed = 00:08:07 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:53 ; elapsed = 00:08:07 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:55 ; elapsed = 00:08:08 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:55 ; elapsed = 00:08:08 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:55 ; elapsed = 00:08:09 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:55 ; elapsed = 00:08:09 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                 | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3] | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3] | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3] | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | shift_reg_reg            | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]            | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]            | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__6     | memory_reg[31]           | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__7     | memory_reg[31]           | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__126   | memory_reg[3]            | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__127   | memory_reg[3]            | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+--------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     2|
|3     |CARRY4     |   125|
|4     |LUT1       |   173|
|5     |LUT2       |   295|
|6     |LUT3       |   707|
|7     |LUT4       |   325|
|8     |LUT5       |   406|
|9     |LUT6       |   501|
|10    |MUXF7      |    10|
|11    |MUXF8      |     4|
|12    |PS7        |     1|
|13    |RAM32M     |    38|
|14    |RAMB18E1_1 |     1|
|15    |RAMB18E1_2 |     1|
|16    |RAMB36E1_1 |     3|
|17    |RAMB36E1_2 |     2|
|18    |RAMB36E1_3 |     6|
|19    |SRL16      |     2|
|20    |SRL16E     |    98|
|21    |SRLC32E    |    47|
|22    |FDR        |    20|
|23    |FDRE       |  2905|
|24    |FDSE       |   100|
|25    |OBUF       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                         |Cells |
+------+--------------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                                 |                                                               |  5916|
|2     |  design_1_i                                                        |design_1                                                       |  5902|
|3     |    axi_smc                                                         |design_1_axi_smc_1                                             |  1848|
|4     |      inst                                                          |bd_6f02                                                        |  1848|
|5     |        clk_map                                                     |clk_map_imp_19UC7HI                                            |    41|
|6     |          psr_aclk                                                  |bd_6f02_psr_aclk_0                                             |    41|
|7     |            U0                                                      |proc_sys_reset                                                 |    41|
|8     |              EXT_LPF                                               |lpf                                                            |     9|
|9     |                \ACTIVE_LOW_AUX.ACT_LO_AUX                          |cdc_sync__parameterized0_42                                    |     5|
|10    |              SEQ                                                   |sequence_psr_40                                                |    31|
|11    |                SEQ_COUNTER                                         |upcnt_n_41                                                     |    13|
|12    |        m00_exit_pipeline                                           |m00_exit_pipeline_imp_PYUQT9                                   |   828|
|13    |          m00_exit                                                  |bd_6f02_m00e_0                                                 |   828|
|14    |            inst                                                    |sc_exit_v1_0_8_top                                             |   828|
|15    |              ar_reg                                                |sc_util_v1_0_4_axi_reg_stall_22                                |   159|
|16    |              exit_inst                                             |sc_exit_v1_0_8_exit                                            |    83|
|17    |                \gen_r_cmd_fifo.r_cmd_fifo                          |sc_util_v1_0_4_axic_reg_srl_fifo__parameterized2               |    82|
|18    |                  \gen_srls[10].srl_nx1                             |sc_util_v1_0_4_srl_rtl_25                                      |     2|
|19    |                  \gen_srls[11].srl_nx1                             |sc_util_v1_0_4_srl_rtl_26                                      |     2|
|20    |                  \gen_srls[12].srl_nx1                             |sc_util_v1_0_4_srl_rtl_27                                      |     2|
|21    |                  \gen_srls[13].srl_nx1                             |sc_util_v1_0_4_srl_rtl_28                                      |     2|
|22    |                  \gen_srls[14].srl_nx1                             |sc_util_v1_0_4_srl_rtl_29                                      |     2|
|23    |                  \gen_srls[15].srl_nx1                             |sc_util_v1_0_4_srl_rtl_30                                      |     3|
|24    |                  \gen_srls[1].srl_nx1                              |sc_util_v1_0_4_srl_rtl_31                                      |     2|
|25    |                  \gen_srls[2].srl_nx1                              |sc_util_v1_0_4_srl_rtl_32                                      |     2|
|26    |                  \gen_srls[3].srl_nx1                              |sc_util_v1_0_4_srl_rtl_33                                      |     2|
|27    |                  \gen_srls[4].srl_nx1                              |sc_util_v1_0_4_srl_rtl_34                                      |     2|
|28    |                  \gen_srls[5].srl_nx1                              |sc_util_v1_0_4_srl_rtl_35                                      |     2|
|29    |                  \gen_srls[6].srl_nx1                              |sc_util_v1_0_4_srl_rtl_36                                      |     2|
|30    |                  \gen_srls[7].srl_nx1                              |sc_util_v1_0_4_srl_rtl_37                                      |     2|
|31    |                  \gen_srls[8].srl_nx1                              |sc_util_v1_0_4_srl_rtl_38                                      |     2|
|32    |                  \gen_srls[9].srl_nx1                              |sc_util_v1_0_4_srl_rtl_39                                      |     2|
|33    |              r_reg                                                 |sc_util_v1_0_4_axi_reg_stall_23                                |   121|
|34    |              splitter_inst                                         |sc_exit_v1_0_8_splitter                                        |   454|
|35    |                \gen_axi3.splitter_inst                             |sc_exit_v1_0_8_axi3_conv                                       |   453|
|36    |                  ar_cmd_reg                                        |sc_util_v1_0_4_axi_reg_stall_24                                |   299|
|37    |                  \gen_rsplitter.gen_rthread_loop[0].r_split_fifo   |sc_util_v1_0_4_axic_reg_srl_fifo                               |    28|
|38    |                    \gen_srls[0].srl_nx1                            |sc_util_v1_0_4_srl_rtl                                         |     3|
|39    |        s00_entry_pipeline                                          |s00_entry_pipeline_imp_1PSXOAM                                 |   558|
|40    |          s00_mmu                                                   |bd_6f02_s00mmu_0                                               |   547|
|41    |            inst                                                    |sc_mmu_v1_0_7_top                                              |   547|
|42    |              ar_reg_stall                                          |sc_util_v1_0_4_axi_reg_stall                                   |   186|
|43    |              ar_sreg                                               |sc_util_v1_0_4_axi_reg_stall_20                                |   196|
|44    |              \gen_endpoint.decerr_slave_inst                       |sc_mmu_v1_0_7_decerr_slave                                     |    34|
|45    |              r_sreg                                                |sc_util_v1_0_4_axi_reg_stall_21                                |   118|
|46    |          s00_si_converter                                          |bd_6f02_s00sic_0                                               |    11|
|47    |            inst                                                    |sc_si_converter_v1_0_8_top                                     |    11|
|48    |        s00_nodes                                                   |s00_nodes_imp_1KC0NQC                                          |   421|
|49    |          s00_ar_node                                               |bd_6f02_sarn_0                                                 |   260|
|50    |            inst                                                    |sc_node_v1_0_10_top                                            |   260|
|51    |              inst_mi_handler                                       |sc_node_v1_0_10_mi_handler                                     |   253|
|52    |                \gen_normal_area.inst_fifo_node_payld               |sc_node_v1_0_10_fifo                                           |   251|
|53    |                  \gen_xpm_memory_fifo.inst_fifo                    |sc_util_v1_0_4_xpm_memory_fifo                                 |   251|
|54    |                    \gen_mem_rep[0].inst_xpm_memory                 |xpm_memory_sdpram                                              |   183|
|55    |                      xpm_memory_base_inst                          |xpm_memory_base__parameterized0                                |   183|
|56    |                    \gen_mem_rep[0].inst_rd_addrb                   |sc_util_v1_0_4_counter_17                                      |    14|
|57    |                    \gen_mem_rep[0].inst_wr_addra                   |sc_util_v1_0_4_counter_18                                      |    13|
|58    |                    \gen_wr.inst_wr_addra_p1                        |sc_util_v1_0_4_counter__parameterized0_19                      |    31|
|59    |              inst_si_handler                                       |sc_node_v1_0_10_si_handler                                     |     3|
|60    |                inst_arb_stall_late                                 |sc_util_v1_0_4_pipeline_16                                     |     3|
|61    |          s00_r_node                                                |bd_6f02_srn_0                                                  |   161|
|62    |            inst                                                    |sc_node_v1_0_10_top__parameterized0                            |   161|
|63    |              inst_mi_handler                                       |sc_node_v1_0_10_mi_handler__parameterized0                     |   153|
|64    |                \gen_normal_area.inst_fifo_node_payld               |sc_node_v1_0_10_fifo__parameterized0                           |   151|
|65    |                  \gen_xpm_memory_fifo.inst_fifo                    |sc_util_v1_0_4_xpm_memory_fifo__parameterized0                 |   151|
|66    |                    \gen_mem_rep[0].inst_xpm_memory                 |xpm_memory_sdpram__parameterized0                              |    82|
|67    |                      xpm_memory_base_inst                          |xpm_memory_base__parameterized1                                |    82|
|68    |                    \gen_mem_rep[0].inst_rd_addrb                   |sc_util_v1_0_4_counter                                         |    14|
|69    |                    \gen_mem_rep[0].inst_wr_addra                   |sc_util_v1_0_4_counter_15                                      |    13|
|70    |                    \gen_wr.inst_wr_addra_p1                        |sc_util_v1_0_4_counter__parameterized0                         |    31|
|71    |              inst_si_handler                                       |sc_node_v1_0_10_si_handler__parameterized0                     |     4|
|72    |                inst_arb_stall_late                                 |sc_util_v1_0_4_pipeline                                        |     4|
|73    |    AXIS2VGA_IP_0                                                   |design_1_AXIS2VGA_IP_0_0                                       |   106|
|74    |      U0                                                            |AXIS2VGA_IP                                                    |   106|
|75    |    DOG2AXIS_0                                                      |design_1_DOG2AXIS_0_0                                          |   322|
|76    |      U0                                                            |DOG2AXIS                                                       |   322|
|77    |    axi_dma_0                                                       |design_1_axi_dma_0_0                                           |  1560|
|78    |      U0                                                            |axi_dma                                                        |  1560|
|79    |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR             |axi_dma_mm2s_mngr                                              |    93|
|80    |          \GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM  |axi_dma_smple_sm                                               |    71|
|81    |          \GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                       |axi_dma_mm2s_cmdsts_if                                         |    16|
|82    |          \GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                     |axi_dma_mm2s_sts_mngr                                          |     5|
|83    |        \INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_SOFEOF_GEN           |axi_dma_sofeof_gen                                             |    12|
|84    |        I_AXI_DMA_REG_MODULE                                        |axi_dma_reg_module                                             |   270|
|85    |          \GEN_AXI_LITE_IF.AXI_LITE_IF_I                            |axi_dma_lite_if                                                |   149|
|86    |          \GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                   |axi_dma_register                                               |   119|
|87    |        I_PRMRY_DATAMOVER                                           |axi_datamover                                                  |  1144|
|88    |          \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                        |axi_datamover_mm2s_full_wrap                                   |  1144|
|89    |            \ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                       |axi_datamover_skid_buf                                         |    54|
|90    |            \GEN_INCLUDE_MM2S_SF.I_RD_SF                            |axi_datamover_rd_sf                                            |   329|
|91    |              I_DATA_FIFO                                           |axi_datamover_sfifo_autord                                     |   302|
|92    |                \BLK_MEM.I_SYNC_FIFOGEN_FIFO                        |sync_fifo_fg                                                   |   302|
|93    |                  \xpm_fifo_instance.xpm_fifo_sync_inst             |xpm_fifo_sync                                                  |   257|
|94    |                    xpm_fifo_base_inst                              |xpm_fifo_base                                                  |   257|
|95    |                      \gen_sdpram.xpm_memory_base_inst              |xpm_memory_base                                                |     3|
|96    |                      \gen_fwft.rdpp1_inst                          |xpm_counter_updn__parameterized1_11                            |     8|
|97    |                      rdp_inst                                      |xpm_counter_updn__parameterized2                               |    65|
|98    |                      rdpp1_inst                                    |xpm_counter_updn__parameterized3                               |    15|
|99    |                      rst_d1_inst                                   |xpm_fifo_reg_bit_12                                            |    11|
|100   |                      wrp_inst                                      |xpm_counter_updn__parameterized2_13                            |    36|
|101   |                      wrpp1_inst                                    |xpm_counter_updn__parameterized3_14                            |    27|
|102   |                      wrpp2_inst                                    |xpm_counter_updn__parameterized0                               |    14|
|103   |                      xpm_fifo_rst_inst                             |xpm_fifo_rst                                                   |    12|
|104   |              \OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                        |axi_datamover_fifo__parameterized3                             |    13|
|105   |                \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f__parameterized1                                     |    10|
|106   |                  I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f__parameterized1                                 |    10|
|107   |                    CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f_10                                       |     8|
|108   |                    DYNSHREG_F_I                                    |dynshreg_f__parameterized1                                     |     1|
|109   |            I_ADDR_CNTL                                             |axi_datamover_addr_cntl                                        |   115|
|110   |              \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                       |axi_datamover_fifo__parameterized1                             |    65|
|111   |                \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f                                                     |    56|
|112   |                  I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f                                                 |    56|
|113   |                    CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f_9                                        |     9|
|114   |                    DYNSHREG_F_I                                    |dynshreg_f                                                     |    45|
|115   |            I_CMD_STATUS                                            |axi_datamover_cmd_status                                       |    77|
|116   |              \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                   |axi_datamover_fifo__parameterized0                             |    14|
|117   |              I_CMD_FIFO                                            |axi_datamover_fifo                                             |    63|
|118   |            I_MSTR_PCC                                              |axi_datamover_pcc                                              |   437|
|119   |              I_STRT_STRB_GEN                                       |axi_datamover_strb_gen2                                        |     2|
|120   |            I_RD_DATA_CNTL                                          |axi_datamover_rddata_cntl                                      |   119|
|121   |              \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                  |axi_datamover_fifo__parameterized2                             |    53|
|122   |                \USE_SRL_FIFO.I_SYNC_FIFO                           |srl_fifo_f__parameterized0                                     |    50|
|123   |                  I_SRL_FIFO_RBU_F                                  |srl_fifo_rbu_f__parameterized0                                 |    50|
|124   |                    CNTR_INCR_DECR_ADDN_F_I                         |cntr_incr_decr_addn_f                                          |    16|
|125   |                    DYNSHREG_F_I                                    |dynshreg_f__parameterized0                                     |    32|
|126   |            I_RD_STATUS_CNTLR                                       |axi_datamover_rd_status_cntl                                   |     8|
|127   |            I_RESET                                                 |axi_datamover_reset                                            |     5|
|128   |        I_RST_MODULE                                                |axi_dma_rst_module                                             |    41|
|129   |          \GEN_RESET_FOR_MM2S.RESET_I                               |axi_dma_reset                                                  |    30|
|130   |          REG_HRD_RST                                               |cdc_sync                                                       |     4|
|131   |          REG_HRD_RST_OUT                                           |cdc_sync_8                                                     |     4|
|132   |    axis_data_fifo_0                                                |design_1_axis_data_fifo_0_0                                    |   626|
|133   |      inst                                                          |axis_data_fifo_v2_0_1_top                                      |   626|
|134   |        \gen_fifo.xpm_fifo_axis_inst                                |xpm_fifo_axis                                                  |   626|
|135   |          \gaxis_rst_sync.xpm_cdc_sync_rst_inst                     |xpm_cdc_sync_rst                                               |     2|
|136   |          xpm_fifo_base_inst                                        |xpm_fifo_base__parameterized0                                  |   622|
|137   |            \gen_sdpram.xpm_memory_base_inst                        |xpm_memory_base__parameterized2                                |    17|
|138   |            \gen_cdc_pntr.wr_pntr_cdc_inst                          |xpm_cdc_gray__2                                                |    68|
|139   |            \gen_cdc_pntr.wr_pntr_cdc_dc_inst                       |xpm_cdc_gray__parameterized0                                   |   103|
|140   |            \gen_cdc_pntr.rd_pntr_cdc_inst                          |xpm_cdc_gray                                                   |    68|
|141   |            \gen_cdc_pntr.rd_pntr_cdc_dc_inst                       |xpm_cdc_gray__parameterized1                                   |    73|
|142   |            \gen_cdc_pntr.rpw_gray_reg                              |xpm_fifo_reg_vec                                               |    30|
|143   |            \gen_cdc_pntr.wpr_gray_reg                              |xpm_fifo_reg_vec_5                                             |    29|
|144   |            \gen_cdc_pntr.wpr_gray_reg_dc                           |xpm_fifo_reg_vec__parameterized0                               |    31|
|145   |            \gen_fwft.rdpp1_inst                                    |xpm_counter_updn__parameterized1                               |    22|
|146   |            rdp_inst                                                |xpm_counter_updn__parameterized4                               |    39|
|147   |            rdpp1_inst                                              |xpm_counter_updn__parameterized5                               |    19|
|148   |            rst_d1_inst                                             |xpm_fifo_reg_bit                                               |     4|
|149   |            wrp_inst                                                |xpm_counter_updn__parameterized4_6                             |    19|
|150   |            wrpp1_inst                                              |xpm_counter_updn__parameterized5_7                             |    18|
|151   |            wrpp2_inst                                              |xpm_counter_updn__parameterized6                               |    18|
|152   |            xpm_fifo_rst_inst                                       |xpm_fifo_rst__parameterized0                                   |    37|
|153   |              \gen_rst_ic.wrst_rd_inst                              |xpm_cdc_sync_rst__3                                            |     2|
|154   |              \gen_rst_ic.rrst_wr_inst                              |xpm_cdc_sync_rst__4                                            |     2|
|155   |    processing_system7_0                                            |design_1_processing_system7_0_1                                |   245|
|156   |      inst                                                          |processing_system7_v5_5_processing_system7                     |   245|
|157   |    ps7_0_axi_periph                                                |design_1_ps7_0_axi_periph_2                                    |  1129|
|158   |      s00_couplers                                                  |s00_couplers_imp_UYSKKA                                        |  1129|
|159   |        auto_pc                                                     |design_1_auto_pc_0                                             |  1129|
|160   |          inst                                                      |axi_protocol_converter_v2_1_19_axi_protocol_converter          |  1129|
|161   |            \gen_axilite.gen_b2s_conv.axilite_b2s                   |axi_protocol_converter_v2_1_19_b2s                             |  1129|
|162   |              \RD.ar_channel_0                                      |axi_protocol_converter_v2_1_19_b2s_ar_channel                  |   177|
|163   |                ar_cmd_fsm_0                                        |axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm                  |    35|
|164   |                cmd_translator_0                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator_2            |   130|
|165   |                  incr_cmd_0                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd_3                  |    54|
|166   |                  wrap_cmd_0                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd_4                  |    71|
|167   |              \RD.r_channel_0                                       |axi_protocol_converter_v2_1_19_b2s_r_channel                   |    92|
|168   |                rd_data_fifo_0                                      |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1 |    52|
|169   |                transaction_fifo_0                                  |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2 |    26|
|170   |              SI_REG                                                |axi_register_slice_v2_1_19_axi_register_slice                  |   615|
|171   |                \ar.ar_pipe                                         |axi_register_slice_v2_1_19_axic_register_slice                 |   208|
|172   |                \aw.aw_pipe                                         |axi_register_slice_v2_1_19_axic_register_slice_1               |   212|
|173   |                \b.b_pipe                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized1 |    48|
|174   |                \r.r_pipe                                           |axi_register_slice_v2_1_19_axic_register_slice__parameterized2 |   147|
|175   |              \WR.aw_channel_0                                      |axi_protocol_converter_v2_1_19_b2s_aw_channel                  |   178|
|176   |                aw_cmd_fsm_0                                        |axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm                  |    33|
|177   |                cmd_translator_0                                    |axi_protocol_converter_v2_1_19_b2s_cmd_translator              |   129|
|178   |                  incr_cmd_0                                        |axi_protocol_converter_v2_1_19_b2s_incr_cmd                    |    56|
|179   |                  wrap_cmd_0                                        |axi_protocol_converter_v2_1_19_b2s_wrap_cmd                    |    69|
|180   |              \WR.b_channel_0                                       |axi_protocol_converter_v2_1_19_b2s_b_channel                   |    65|
|181   |                bid_fifo_0                                          |axi_protocol_converter_v2_1_19_b2s_simple_fifo                 |    33|
|182   |                bresp_fifo_0                                        |axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0 |     8|
|183   |    rst_ps7_0_50M                                                   |design_1_rst_ps7_0_50M_0                                       |    66|
|184   |      U0                                                            |proc_sys_reset__parameterized1                                 |    66|
|185   |        EXT_LPF                                                     |lpf__parameterized0                                            |    23|
|186   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                |cdc_sync__parameterized0                                       |     6|
|187   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                |cdc_sync__parameterized0_0                                     |     6|
|188   |        SEQ                                                         |sequence_psr                                                   |    38|
|189   |          SEQ_COUNTER                                               |upcnt_n                                                        |    13|
|190   |    xlconcat_0                                                      |design_1_xlconcat_0_0                                          |     0|
|191   |    xlconstant_0                                                    |design_1_xlconstant_0_0                                        |     0|
+------+--------------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:55 ; elapsed = 00:08:09 . Memory (MB): peak = 1404.375 ; gain = 824.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3142 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:07:19 . Memory (MB): peak = 1404.375 ; gain = 499.770
Synthesis Optimization Complete : Time (s): cpu = 00:07:55 ; elapsed = 00:08:09 . Memory (MB): peak = 1404.375 ; gain = 824.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1404.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  FDR => FDRE: 20 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 38 instances
  SRL16 => SRL16E: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
739 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:11 ; elapsed = 00:08:26 . Memory (MB): peak = 1404.375 ; gain = 1105.699
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1404.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Labs/potapov/VGA_Potapov/VGA_Potapov.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 22:31:59 2022...
