/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [6:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [30:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [31:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = in_data[123] ? celloutsig_1_9z : celloutsig_1_1z;
  assign celloutsig_0_12z = ~(in_data[79] & celloutsig_0_1z[5]);
  assign celloutsig_1_14z = ~(celloutsig_1_13z | celloutsig_1_10z[4]);
  assign celloutsig_0_10z = ~celloutsig_0_12z;
  assign celloutsig_0_2z = ~in_data[11];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[9] | celloutsig_0_2z) & (celloutsig_0_0z[4] | celloutsig_0_0z[5]));
  assign celloutsig_1_5z = ~((celloutsig_1_0z[3] | celloutsig_1_1z) & (celloutsig_1_0z[2] | celloutsig_1_2z[1]));
  assign celloutsig_0_3z = ~((celloutsig_0_0z[0] | in_data[32]) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_0_15z = in_data[32] | ~(celloutsig_0_4z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z[4] ^ celloutsig_1_1z);
  assign celloutsig_1_4z = celloutsig_1_0z[6:2] + celloutsig_1_0z[5:1];
  assign celloutsig_1_10z = celloutsig_1_8z[29:25] & { celloutsig_1_6z[5:3], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_1z[8:7], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_3z } / { 1'h1, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_1_11z = { in_data[128:112], celloutsig_1_9z } / { 1'h1, celloutsig_1_8z[22:12], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_16z = { celloutsig_1_8z[20:17], celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_1z } == celloutsig_1_11z[7:1];
  assign celloutsig_0_8z = celloutsig_0_0z[7:1] >= { celloutsig_0_1z[10:5], celloutsig_0_7z };
  assign celloutsig_1_19z = in_data[108:104] || { celloutsig_1_6z[13:12], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_17z = celloutsig_1_11z[8:2] < { celloutsig_1_6z[4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[105] & ~(celloutsig_1_0z[2]);
  assign celloutsig_1_8z = { celloutsig_1_6z[12:4], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z } % { 1'h1, in_data[126:103], celloutsig_1_0z };
  assign celloutsig_0_0z = - in_data[58:50];
  assign celloutsig_1_18z = { celloutsig_1_11z[10], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } | { celloutsig_1_8z[15:14], celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_6z = & { celloutsig_0_4z, celloutsig_0_1z[8:4] };
  assign celloutsig_0_7z = & { celloutsig_0_3z, in_data[47:21] };
  assign celloutsig_0_9z = & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z[4] };
  assign celloutsig_1_7z = ^ { celloutsig_1_6z[12:10], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_3z = in_data[112:105] - in_data[128:121];
  assign celloutsig_1_2z = in_data[102:99] ~^ in_data[139:136];
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 14'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_1z = { in_data[69:65], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_0z = in_data[128:122];
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 15'h0000;
    else if (clkin_data[0]) celloutsig_1_6z = { celloutsig_1_4z[1:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_13z = ~((celloutsig_0_0z[3] & celloutsig_0_12z) | (celloutsig_0_6z & celloutsig_0_10z));
  assign { out_data[158:128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_14z, celloutsig_0_15z };
endmodule
