This project implements a 16-bit Ã— 16-bit Array Multiplier in Verilog. It includes:
-> RTL implementation of the multiplier
-> A Verilog testbench for functional verification
-> Simulation results using Vivado 2018

Project Structure
ðŸ“‚ array_multiplier.srcs/sources_1/new/ â†’ Contains the main Verilog code
ðŸ“‚ array_multiplier.srcs/sim_1/new/ â†’ Contains the testbench file

How to Use
# Clone the repository:
git clone https://github.com/yourusername/array_multiplier.git  
cd array_multiplier

# Open the project in Vivado 2018
# Run the testbench to verify the multiplier
