
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/y/fpga/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.418 ; gain = 120.059 ; free physical = 3739 ; free virtual = 8050
Command: synth_design -top design_1_wrapper -part xczu3eg-sbva484-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 89398
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2772.680 ; gain = 29.906 ; free physical = 2006 ; free virtual = 6442
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_0' [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (1#1) [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (2#1) [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:169]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:169]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:169]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'design_1_axi_smc_0' is unconnected for instance 'axi_smc' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:169]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 95 connections declared, but only 91 given [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:169]
INFO: [Synth 8-6157] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_blk_mem_gen_0_0' (3#1) [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_blk_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_blk_mem_gen_0_0' is unconnected for instance 'blk_mem_gen_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:261]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_1_blk_mem_gen_0_0' has 16 connections declared, but only 14 given [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:261]
INFO: [Synth 8-6157] synthesizing module 'design_1_myip_0_0' [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_myip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myip_0_0' (4#1) [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_myip_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (5#1) [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:303]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:303]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:303]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:303]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:303]
INFO: [Synth 8-6157] synthesizing module 'design_1_signal_controller_0_0' [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_signal_controller_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_signal_controller_0_0' (6#1) [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_signal_controller_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (7#1) [/home/y/fpga/project_1/project_1.runs/synth_1/.Xil/Vivado-89233-y-Bl/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp1_awid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awaddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_wdata' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_wstrb' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_wlast' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_wvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_bready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_araddr' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arlen' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arsize' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arburst' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arlock' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arcache' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arprot' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arvalid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_rready' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_awqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7071] port 'maxigp1_arqos' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 83 connections declared, but only 55 given [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:325]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (8#1) [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (9#1) [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2818.586 ; gain = 75.812 ; free physical = 2807 ; free virtual = 7196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.398 ; gain = 94.625 ; free physical = 2841 ; free virtual = 7226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.398 ; gain = 94.625 ; free physical = 2841 ; free virtual = 7226
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.398 ; gain = 0.000 ; free physical = 2834 ; free virtual = 7219
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2889.227 ; gain = 0.000 ; free physical = 2659 ; free virtual = 7065
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0/design_1_myip_0_0_in_context.xdc] for cell 'design_1_i/myip_0'
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0/design_1_myip_0_0_in_context.xdc] for cell 'design_1_i/myip_0'
Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_signal_controller_0_0/design_1_signal_controller_0_0/design_1_signal_controller_0_0_in_context.xdc] for cell 'design_1_i/signal_controller_0'
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_signal_controller_0_0/design_1_signal_controller_0_0/design_1_signal_controller_0_0_in_context.xdc] for cell 'design_1_i/signal_controller_0'
Parsing XDC File [/home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc]
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/y/fpga/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/y/fpga/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2889.227 ; gain = 0.000 ; free physical = 2660 ; free virtual = 7066
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2889.227 ; gain = 0.000 ; free physical = 2659 ; free virtual = 7065
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2889.227 ; gain = 146.453 ; free physical = 2679 ; free virtual = 7122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2889.227 ; gain = 146.453 ; free physical = 2677 ; free virtual = 7120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property MARK_DEBUG = true for design_1_i/signal_controller_0_ADDRB[3]. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 1).
Applied set_property MARK_DEBUG = true for design_1_i/signal_controller_0_DINB[3]. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 33).
Applied set_property MARK_DEBUG = true for design_1_i/signal_controller_0_CLKB. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 65).
Applied set_property MARK_DEBUG = true for design_1_i/signal_controller_0_ENB. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 66).
Applied set_property MARK_DEBUG = true for design_1_i/signal_controller_0_RSTB. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 67).
Applied set_property MARK_DEBUG = true for design_1_i/signal_controller_0_WEB[0]. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 68).
Applied set_property MARK_DEBUG = true for design_1_i/blk_mem_gen_0_doutb[13]. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 72).
Applied set_property MARK_DEBUG = false for design_1_i/signal_controller_0_STATUS[0]. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 107).
Applied set_property MARK_DEBUG = false for design_1_i/signal_controller_0_STATUS2[1]. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 111).
Applied set_property MARK_DEBUG = false for design_1_i/myip_0_START. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 143).
Applied set_property MARK_DEBUG = false for design_1_i/rst_ps8_0_100M_peripheral_aresetn. (constraint file  /home/y/fpga/project_1/project_1.srcs/constrs_1/new/project.xdc, line 144).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/myip_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/signal_controller_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2889.227 ; gain = 146.453 ; free physical = 2671 ; free virtual = 7115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2889.227 ; gain = 146.453 ; free physical = 2668 ; free virtual = 7114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2889.227 ; gain = 146.453 ; free physical = 2647 ; free virtual = 7100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 3340.609 ; gain = 597.836 ; free physical = 2110 ; free virtual = 6559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3340.609 ; gain = 597.836 ; free physical = 2110 ; free virtual = 6559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:50 . Memory (MB): peak = 3359.641 ; gain = 616.867 ; free physical = 2109 ; free virtual = 6558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3365.578 ; gain = 622.805 ; free physical = 2096 ; free virtual = 6544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3365.578 ; gain = 622.805 ; free physical = 2097 ; free virtual = 6544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3365.578 ; gain = 622.805 ; free physical = 2096 ; free virtual = 6544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3365.578 ; gain = 622.805 ; free physical = 2096 ; free virtual = 6543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3365.578 ; gain = 622.805 ; free physical = 2095 ; free virtual = 6543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3365.578 ; gain = 622.805 ; free physical = 2095 ; free virtual = 6543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0     |         1|
|2     |design_1_axi_smc_0             |         1|
|3     |design_1_blk_mem_gen_0_0       |         1|
|4     |design_1_myip_0_0              |         1|
|5     |design_1_rst_ps8_0_100M_0      |         1|
|6     |design_1_signal_controller_0_0 |         1|
|7     |design_1_zynq_ultra_ps_e_0_0   |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_axi_bram_ctrl_0     |     1|
|2     |design_1_axi_smc             |     1|
|3     |design_1_blk_mem_gen_0       |     1|
|4     |design_1_myip_0              |     1|
|5     |design_1_rst_ps8_0_100M      |     1|
|6     |design_1_signal_controller_0 |     1|
|7     |design_1_zynq_ultra_ps_e_0   |     1|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3365.578 ; gain = 622.805 ; free physical = 2095 ; free virtual = 6542
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 3365.578 ; gain = 570.977 ; free physical = 2133 ; free virtual = 6580
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 3365.586 ; gain = 622.805 ; free physical = 2133 ; free virtual = 6580
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3365.586 ; gain = 0.000 ; free physical = 2126 ; free virtual = 6574
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3392.359 ; gain = 0.000 ; free physical = 2147 ; free virtual = 6606
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 3404.328 ; gain = 893.910 ; free physical = 2288 ; free virtual = 6747
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint '/home/y/fpga/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 22:41:09 2021...
