* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Nov 13 2023 15:43:14

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : clk_div_RNIK8D95Z0Z_19
T_2_3_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_0/in_3

T_2_3_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_7/in_0

T_2_3_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_6/in_3

T_2_3_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g1_2
T_2_4_wire_logic_cluster/lc_4/in_3

T_2_3_wire_logic_cluster/lc_2/out
T_2_3_lc_trk_g3_2
T_2_3_wire_logic_cluster/lc_6/in_3

End 

Net : clk_div_2_cry_18
T_2_3_wire_logic_cluster/lc_1/cout
T_2_3_wire_logic_cluster/lc_2/in_3

End 

Net : Q0i_0_cascade_
T_2_4_wire_logic_cluster/lc_0/ltout
T_2_4_wire_logic_cluster/lc_1/in_2

End 

Net : clk_divZ0Z_0
T_2_3_wire_logic_cluster/lc_7/out
T_2_0_span4_vert_38
T_2_1_lc_trk_g3_6
T_2_1_wire_logic_cluster/lc_0/in_1

T_2_3_wire_logic_cluster/lc_7/out
T_2_0_span4_vert_38
T_1_1_lc_trk_g2_6
T_1_1_input_2_0
T_1_1_wire_logic_cluster/lc_0/in_2

T_2_3_wire_logic_cluster/lc_7/out
T_3_0_span4_vert_39
T_3_1_lc_trk_g3_7
T_3_1_wire_logic_cluster/lc_5/in_1

T_2_3_wire_logic_cluster/lc_7/out
T_2_3_lc_trk_g1_7
T_2_3_wire_logic_cluster/lc_7/in_3

End 

Net : clk_div_RNIK8D95Z0Z_19_cascade_
T_2_3_wire_logic_cluster/lc_2/ltout
T_2_3_wire_logic_cluster/lc_3/in_2

End 

Net : Q1i_0
T_2_3_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g1_3
T_2_4_wire_logic_cluster/lc_1/in_3

End 

Net : clk_divZ0Z_1
T_3_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g3_5
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

T_3_1_wire_logic_cluster/lc_5/out
T_2_1_sp4_h_l_2
T_1_1_lc_trk_g1_2
T_1_1_wire_logic_cluster/lc_0/in_1

T_3_1_wire_logic_cluster/lc_5/out
T_3_1_lc_trk_g1_5
T_3_1_wire_logic_cluster/lc_5/in_3

End 

Net : clk_divZ0Z_2
T_1_1_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g0_1
T_2_1_input_2_1
T_2_1_wire_logic_cluster/lc_1/in_2

T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_wire_logic_cluster/lc_1/in_1

End 

Net : clk_divZ0Z_3
T_1_1_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g0_2
T_2_1_input_2_2
T_2_1_wire_logic_cluster/lc_2/in_2

T_1_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_2/in_1

End 

Net : clk_div_1_cry_23
T_1_3_wire_logic_cluster/lc_6/cout
T_1_3_wire_logic_cluster/lc_7/in_3

End 

Net : clk_divZ0Z_4
T_1_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g0_3
T_2_1_input_2_3
T_2_1_wire_logic_cluster/lc_3/in_2

T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_wire_logic_cluster/lc_3/in_1

End 

Net : clk_div_1_cry_22
T_1_3_wire_logic_cluster/lc_5/cout
T_1_3_wire_logic_cluster/lc_6/in_3

Net : clk_divZ0Z_5
T_1_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g0_4
T_2_1_input_2_4
T_2_1_wire_logic_cluster/lc_4/in_2

T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g3_4
T_1_1_wire_logic_cluster/lc_4/in_1

End 

Net : clk_div_1_cry_21
T_1_3_wire_logic_cluster/lc_4/cout
T_1_3_wire_logic_cluster/lc_5/in_3

Net : clk_divZ0Z_6
T_1_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g0_5
T_2_1_input_2_5
T_2_1_wire_logic_cluster/lc_5/in_2

T_1_1_wire_logic_cluster/lc_5/out
T_1_1_lc_trk_g1_5
T_1_1_wire_logic_cluster/lc_5/in_1

End 

Net : clk_div_1_cry_20
T_1_3_wire_logic_cluster/lc_3/cout
T_1_3_wire_logic_cluster/lc_4/in_3

Net : clk_divZ0Z_7
T_1_1_wire_logic_cluster/lc_6/out
T_2_1_lc_trk_g0_6
T_2_1_input_2_6
T_2_1_wire_logic_cluster/lc_6/in_2

T_1_1_wire_logic_cluster/lc_6/out
T_1_1_lc_trk_g1_6
T_1_1_wire_logic_cluster/lc_6/in_1

End 

Net : clk_div_1_cry_19
T_1_3_wire_logic_cluster/lc_2/cout
T_1_3_wire_logic_cluster/lc_3/in_3

Net : clk_divZ0Z_8
T_1_1_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g0_7
T_2_1_input_2_7
T_2_1_wire_logic_cluster/lc_7/in_2

T_1_1_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g3_7
T_1_1_wire_logic_cluster/lc_7/in_1

End 

Net : clk_div_1_cry_17
T_1_3_wire_logic_cluster/lc_0/cout
T_1_3_wire_logic_cluster/lc_1/in_3

Net : bfn_1_3_0_
T_1_3_wire_logic_cluster/carry_in_mux/cout
T_1_3_wire_logic_cluster/lc_0/in_3

Net : clk_divZ0Z_9
T_1_2_wire_logic_cluster/lc_0/out
T_2_2_lc_trk_g0_0
T_2_2_input_2_0
T_2_2_wire_logic_cluster/lc_0/in_2

T_1_2_wire_logic_cluster/lc_0/out
T_1_2_lc_trk_g3_0
T_1_2_wire_logic_cluster/lc_0/in_1

End 

Net : clk_divZ0Z_10
T_1_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g0_1
T_2_2_input_2_1
T_2_2_wire_logic_cluster/lc_1/in_2

T_1_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_1/in_1

End 

Net : clk_divZ0Z_11
T_1_2_wire_logic_cluster/lc_2/out
T_2_2_lc_trk_g0_2
T_2_2_input_2_2
T_2_2_wire_logic_cluster/lc_2/in_2

T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g1_2
T_1_2_wire_logic_cluster/lc_2/in_1

End 

Net : clk_div_1_cry_15
T_1_2_wire_logic_cluster/lc_6/cout
T_1_2_wire_logic_cluster/lc_7/in_3

Net : clk_divZ0Z_12
T_1_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_input_2_3
T_2_2_wire_logic_cluster/lc_3/in_2

T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_3/in_1

End 

Net : clk_div_1_cry_14
T_1_2_wire_logic_cluster/lc_5/cout
T_1_2_wire_logic_cluster/lc_6/in_3

Net : clk_divZ0Z_13
T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g0_4
T_2_2_input_2_4
T_2_2_wire_logic_cluster/lc_4/in_2

T_1_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g3_4
T_1_2_wire_logic_cluster/lc_4/in_1

End 

Net : clk_div_1_cry_13
T_1_2_wire_logic_cluster/lc_4/cout
T_1_2_wire_logic_cluster/lc_5/in_3

Net : clk_divZ0Z_14
T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g0_5
T_2_2_input_2_5
T_2_2_wire_logic_cluster/lc_5/in_2

T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_5/in_1

End 

Net : clk_div_1_cry_12
T_1_2_wire_logic_cluster/lc_3/cout
T_1_2_wire_logic_cluster/lc_4/in_3

Net : clk_divZ0Z_15
T_1_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g0_6
T_2_2_input_2_6
T_2_2_wire_logic_cluster/lc_6/in_2

T_1_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g1_6
T_1_2_wire_logic_cluster/lc_6/in_1

End 

Net : clk_div_1_cry_11
T_1_2_wire_logic_cluster/lc_2/cout
T_1_2_wire_logic_cluster/lc_3/in_3

Net : clk_divZ0Z_16
T_1_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g0_7
T_2_2_input_2_7
T_2_2_wire_logic_cluster/lc_7/in_2

T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g3_7
T_1_2_wire_logic_cluster/lc_7/in_1

End 

Net : clk_div_1_cry_10
T_1_2_wire_logic_cluster/lc_1/cout
T_1_2_wire_logic_cluster/lc_2/in_3

Net : clk_div_1_cry_9
T_1_2_wire_logic_cluster/lc_0/cout
T_1_2_wire_logic_cluster/lc_1/in_3

Net : bfn_1_2_0_
T_1_2_wire_logic_cluster/carry_in_mux/cout
T_1_2_wire_logic_cluster/lc_0/in_3

Net : clk_divZ0Z_17
T_1_3_wire_logic_cluster/lc_0/out
T_2_3_lc_trk_g0_0
T_2_3_input_2_0
T_2_3_wire_logic_cluster/lc_0/in_2

T_1_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g3_0
T_1_3_wire_logic_cluster/lc_0/in_1

End 

Net : clk_divZ0Z_18
T_1_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g0_1
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

T_1_3_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_1/in_1

End 

Net : clk_div_1_cry_7
T_1_1_wire_logic_cluster/lc_6/cout
T_1_1_wire_logic_cluster/lc_7/in_3

Net : clk_div_1_cry_6
T_1_1_wire_logic_cluster/lc_5/cout
T_1_1_wire_logic_cluster/lc_6/in_3

Net : clk_divZ0Z_19
T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_2/in_1

T_2_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g3_6
T_2_3_wire_logic_cluster/lc_3/in_0

T_2_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_2/in_1

T_2_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_0/in_0

T_2_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_6/in_0

T_2_3_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g0_6
T_2_4_wire_logic_cluster/lc_7/in_3

End 

Net : clk_div_1_cry_5
T_1_1_wire_logic_cluster/lc_4/cout
T_1_1_wire_logic_cluster/lc_5/in_3

Net : D2.Q1_0
T_2_4_wire_logic_cluster/lc_7/out
T_2_2_sp4_v_t_43
T_2_3_lc_trk_g3_3
T_2_3_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g2_7
T_2_4_input_2_7
T_2_4_wire_logic_cluster/lc_7/in_2

End 

Net : clk_div_1_cry_4
T_1_1_wire_logic_cluster/lc_3/cout
T_1_1_wire_logic_cluster/lc_4/in_3

Net : clk_div_1_cry_3
T_1_1_wire_logic_cluster/lc_2/cout
T_1_1_wire_logic_cluster/lc_3/in_3

Net : clk_div_1_cry_2
T_1_1_wire_logic_cluster/lc_1/cout
T_1_1_wire_logic_cluster/lc_2/in_3

Net : Q_0
T_2_4_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g0_6
T_2_3_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_3/in_1

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_4/in_0

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_7/in_1

T_2_4_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_input_2_6
T_2_4_wire_logic_cluster/lc_6/in_2

End 

Net : clk_divZ0Z_20
T_1_3_wire_logic_cluster/lc_3/out
T_1_3_lc_trk_g1_3
T_1_3_wire_logic_cluster/lc_3/in_1

End 

Net : clk_div_1_cry_1
T_1_1_wire_logic_cluster/lc_0/cout
T_1_1_wire_logic_cluster/lc_1/in_3

Net : clk_divZ0Z_21
T_1_3_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g3_4
T_1_3_wire_logic_cluster/lc_4/in_1

End 

Net : clk_divZ0Z_22
T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_5/in_1

End 

Net : clk_divZ0Z_23
T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g1_6
T_1_3_wire_logic_cluster/lc_6/in_1

End 

Net : D2.g0_0Z0Z_1_cascade_
T_2_4_wire_logic_cluster/lc_3/ltout
T_2_4_wire_logic_cluster/lc_4/in_2

End 

Net : LED2_c
T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g0_1
T_2_4_wire_logic_cluster/lc_1/in_0

T_2_4_wire_logic_cluster/lc_1/out
T_2_1_sp4_v_t_42
T_0_5_span4_horz_24
T_0_5_lc_trk_g0_0
T_0_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED1_c
T_1_3_wire_logic_cluster/lc_7/out
T_1_3_lc_trk_g1_7
T_1_3_wire_logic_cluster/lc_7/in_1

T_1_3_wire_logic_cluster/lc_7/out
T_0_3_span4_horz_19
T_0_3_span4_vert_t_15
T_0_5_lc_trk_g0_3
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : BUTTON_D_0
T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_1/in_1

End 

Net : BUTTON_c
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_6/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_0/in_1

T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_3/in_0

End 

Net : clk_c_g
T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_4_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_2_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_2_3_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_1_1_wire_logic_cluster/lc_3/clk

T_0_4_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_3_1_wire_logic_cluster/lc_3/clk

End 

