<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: gem_reg_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_gem_reg_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_gem_reg_int')">gem_reg_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/GbE/hdl/gem_reg_int.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/GbE/hdl/gem_reg_int.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176085"  onclick="showContent('inst_tag_176085')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176085_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176085_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176085_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176085_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176086"  onclick="showContent('inst_tag_176086')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176086_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176086_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176086_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176086_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176087"  onclick="showContent('inst_tag_176087')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176087_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176087_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176087_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176087_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176088"  onclick="showContent('inst_tag_176088')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176088_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176088_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176088_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176088_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176089"  onclick="showContent('inst_tag_176089')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176089_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176089_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176089_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176089_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176092"  onclick="showContent('inst_tag_176092')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176092_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176092_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176092_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176092_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176094"  onclick="showContent('inst_tag_176094')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176094_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176094_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176094_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176094_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176096"  onclick="showContent('inst_tag_176096')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176096_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176096_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176096_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176096_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176097"  onclick="showContent('inst_tag_176097')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176097_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176097_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176097_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176097_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176098"  onclick="showContent('inst_tag_176098')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176098_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176098_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176098_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176098_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176099"  onclick="showContent('inst_tag_176099')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176099_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176099_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176099_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176099_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176100"  onclick="showContent('inst_tag_176100')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176100_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176100_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176100_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176100_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176101"  onclick="showContent('inst_tag_176101')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176101_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176101_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176101_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176101_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176102"  onclick="showContent('inst_tag_176102')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176102_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176102_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176102_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176102_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176103"  onclick="showContent('inst_tag_176103')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176103_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176103_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176103_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176103_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176104"  onclick="showContent('inst_tag_176104')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176104_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176104_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176104_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176104_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176105"  onclick="showContent('inst_tag_176105')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176105_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176105_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176105_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176105_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176107"  onclick="showContent('inst_tag_176107')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176107_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176107_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176107_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176107_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176108"  onclick="showContent('inst_tag_176108')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176108_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176108_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176108_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176108_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176109"  onclick="showContent('inst_tag_176109')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176109_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176109_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176109_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176109_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176110"  onclick="showContent('inst_tag_176110')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></td>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176110_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176110_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176110_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176110_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176083"  onclick="showContent('inst_tag_176083')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176083_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176083_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176083_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176083_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176084"  onclick="showContent('inst_tag_176084')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176084_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176084_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176084_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176084_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176090"  onclick="showContent('inst_tag_176090')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176090_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176090_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176090_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176090_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176091"  onclick="showContent('inst_tag_176091')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176091_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176091_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176091_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176091_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176093"  onclick="showContent('inst_tag_176093')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176093_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176093_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176093_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176093_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176095"  onclick="showContent('inst_tag_176095')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176095_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176095_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176095_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176095_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2396.html#inst_tag_176106"  onclick="showContent('inst_tag_176106')">gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></td>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176106_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176106_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176106_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176106_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_176085'>
<hr>
<a name="inst_tag_176085"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176085" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176085_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176085_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176085_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176085_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176086'>
<hr>
<a name="inst_tag_176086"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176086" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176086_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176086_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176086_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176086_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176087'>
<hr>
<a name="inst_tag_176087"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176087" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176087_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176087_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176087_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176087_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176088'>
<hr>
<a name="inst_tag_176088"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176088" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176088_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176088_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176088_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176088_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176089'>
<hr>
<a name="inst_tag_176089"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176089" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176089_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176089_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176089_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176089_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176092'>
<hr>
<a name="inst_tag_176092"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176092" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176092_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176092_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176092_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176092_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176094'>
<hr>
<a name="inst_tag_176094"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176094" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176094_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176094_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176094_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176094_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176096'>
<hr>
<a name="inst_tag_176096"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176096" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176096_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176096_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176096_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176096_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176097'>
<hr>
<a name="inst_tag_176097"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176097" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176097_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176097_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176097_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176097_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176098'>
<hr>
<a name="inst_tag_176098"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176098" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176098_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176098_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176098_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176098_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176099'>
<hr>
<a name="inst_tag_176099"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176099" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176099_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176099_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176099_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176099_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176100'>
<hr>
<a name="inst_tag_176100"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176100" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176100_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176100_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176100_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176100_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176101'>
<hr>
<a name="inst_tag_176101"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176101" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176101_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176101_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176101_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176101_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176102'>
<hr>
<a name="inst_tag_176102"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176102" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176102_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176102_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176102_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176102_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176103'>
<hr>
<a name="inst_tag_176103"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176103" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176103_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176103_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176103_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176103_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176104'>
<hr>
<a name="inst_tag_176104"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176104" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176104_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176104_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176104_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176104_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176105'>
<hr>
<a name="inst_tag_176105"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176105" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176105_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176105_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176105_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176105_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176107'>
<hr>
<a name="inst_tag_176107"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176107" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176107_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176107_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176107_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176107_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176108'>
<hr>
<a name="inst_tag_176108"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176108" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176108_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176108_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176108_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176108_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176109'>
<hr>
<a name="inst_tag_176109"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176109" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176109_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176109_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176109_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176109_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176110'>
<hr>
<a name="inst_tag_176110"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176110" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176110_Line" > 78.57</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176110_Cond" > 83.33</a></td>
<td class="s5 cl rt"><a href="mod2396.html#inst_tag_176110_Toggle" > 59.09</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod2396.html#inst_tag_176110_Branch" > 66.67</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.92</td>
<td class="s7 cl rt"> 78.57</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 59.09</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176083'>
<hr>
<a name="inst_tag_176083"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176083" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176083_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176083_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176083_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176083_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176084'>
<hr>
<a name="inst_tag_176084"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176084" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176084_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176084_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176084_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176084_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176090'>
<hr>
<a name="inst_tag_176090"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176090" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176090_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176090_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176090_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176090_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176091'>
<hr>
<a name="inst_tag_176091"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176091" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176091_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176091_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176091_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176091_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176093'>
<hr>
<a name="inst_tag_176093"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176093" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176093_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176093_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176093_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176093_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176095'>
<hr>
<a name="inst_tag_176095"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176095" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176095_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176095_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176095_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176095_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_176106'>
<hr>
<a name="inst_tag_176106"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_176106" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176106_Line" > 85.71</a></td>
<td class="s8 cl rt"><a href="mod2396.html#inst_tag_176106_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176106_Toggle" > 77.27</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod2396.html#inst_tag_176106_Branch" > 77.78</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.02</td>
<td class="s8 cl rt"> 85.71</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s7 cl rt"> 77.27</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 77.78</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 71.64</td>
<td class="s9 cl rt"> 99.41</td>
<td class="s4 cl rt"> 40.00</td>
<td class="s4 cl rt"> 47.85</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.31</td>
<td class="wht cl rt"></td>
<td><a href="mod881.html#inst_tag_39200" >i_reg_int_sts</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_gem_reg_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2396.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2396.html" >gem_reg_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2396.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2396.html" >gem_reg_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176085'>
<a name="inst_tag_176085_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176085" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176085_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176085" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176085_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176085" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176085_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176085" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[2].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176086'>
<a name="inst_tag_176086_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176086" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176086_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176086" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176086_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176086" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176086_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176086" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[3].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176087'>
<a name="inst_tag_176087_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176087" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176087_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176087" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176087_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176087" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176087_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176087" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[4].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176088'>
<a name="inst_tag_176088_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176088" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176088_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176088" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176088_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176088" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176088_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176088" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[5].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176089'>
<a name="inst_tag_176089_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176089" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176089_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176089" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176089_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176089" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176089_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176089" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[6].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176092'>
<a name="inst_tag_176092_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176092" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176092_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176092" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176092_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176092" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176092_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176092" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[11].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176094'>
<a name="inst_tag_176094_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176094" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176094_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176094" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176094_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176094" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176094_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176094" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[13].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176096'>
<a name="inst_tag_176096_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176096" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176096_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176096" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176096_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176096" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176096_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176096" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[15].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176097'>
<a name="inst_tag_176097_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176097" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176097_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176097" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176097_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176097" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176097_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176097" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[18].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176098'>
<a name="inst_tag_176098_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176098" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176098_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176098" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176098_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176098" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176098_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176098" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[19].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176099'>
<a name="inst_tag_176099_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176099" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176099_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176099" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176099_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176099" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176099_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176099" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[20].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176100'>
<a name="inst_tag_176100_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176100" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176100_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176100" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176100_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176100" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176100_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176100" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[21].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176101'>
<a name="inst_tag_176101_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176101" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176101_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176101" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176101_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176101" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176101_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176101" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[22].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176102'>
<a name="inst_tag_176102_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176102" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176102_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176102" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176102_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176102" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176102_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176102" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[23].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176103'>
<a name="inst_tag_176103_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176103" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176103_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176103" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176103_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176103" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176103_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176103" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[24].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176104'>
<a name="inst_tag_176104_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176104" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176104_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176104" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176104_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176104" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176104_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176104" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[25].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176105'>
<a name="inst_tag_176105_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176105" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176105_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176105" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176105_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176105" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176105_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176105" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[26].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176107'>
<a name="inst_tag_176107_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176107" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176107_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176107" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176107_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176107" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176107_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176107" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[28].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176108'>
<a name="inst_tag_176108_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176108" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176108_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176108" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176108_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176108" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176108_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176108" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[29].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176109'>
<a name="inst_tag_176109_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176109" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176109_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176109" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176109_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176109" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176109_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176109" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[30].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176110'>
<a name="inst_tag_176110_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176110" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>14</td><td>11</td><td>78.57</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>6</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176110_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176110" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176110_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176110" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">13</td>
<td class="rt">59.09 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">7</td>
<td class="rt">63.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176110_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176110" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[31].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">6</td>
<td class="rt">66.67 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "red">-3-</font>  
82               int_status <= 1'b1;
           <font color = "red">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176083'>
<a name="inst_tag_176083_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176083" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176083_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176083" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176083_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176083" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176083_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176083" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[0].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176084'>
<a name="inst_tag_176084_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176084" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176084_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176084" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176084_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176084" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176084_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176084" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[1].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176090'>
<a name="inst_tag_176090_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176090" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176090_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176090" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176090_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176090" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176090_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176090" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[7].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176091'>
<a name="inst_tag_176091_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176091" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176091_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176091" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176091_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176091" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176091_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176091" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[10].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176093'>
<a name="inst_tag_176093_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176093" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176093_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176093" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176093_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176093" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176093_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176093" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[12].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176095'>
<a name="inst_tag_176095_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176095" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176095_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176095" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176095_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176095" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176095_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176095" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[14].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_176106'>
<a name="inst_tag_176106_Line"></a>
<b>Line Coverage for Instance : <a href="mod2396.html#inst_tag_176106" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>14</td><td>12</td><td>85.71</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>75</td><td>8</td><td>7</td><td>87.50</td></tr>
</table>
<pre class="code"><br clear=all>
61                        begin
62         1/1              if (~n_preset)
63         1/1                int_mask  &lt;= 1'b1;
64                          else
65         1/1                if (write_int_ena &amp; pwdata)
66         1/1                  int_mask  &lt;= 1'b0;
67                            else
68         1/1                  if (write_int_dis &amp; pwdata)
69         <font color = "red">0/1     ==>            int_mask  &lt;= 1'b1;</font>
                        MISSING_ELSE
70                        end
71                      
72                        // Interrupt status
73                        always @ (posedge pclk or negedge n_preset)
74                        begin
75         1/1              if (~n_preset)
76         1/1                int_status &lt;= 1'b0;
77                          // Write to mask register for software test trigger of interrupt.
78         1/1              else if (write_int_mask &amp; pwdata)
79         <font color = "red">0/1     ==>        int_status &lt;= 1'b1;</font>
80                          // Set interrupt based on trigger
81         1/1              else if (int_trigger &amp; ~int_mask)
82         1/1                int_status &lt;= 1'b1;
83                          // Clear interrupt either by reading or writing
84         1/1              else if ((read_int_status  &amp;&amp; (p_edma_irq_read_clear == 1)) ||
85                                    (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 0)))
86         1/1                int_status &lt;= 1'b0;
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_176106_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod2396.html#inst_tag_176106" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 EXPRESSION (((read_int_status &amp;&amp; (p_edma_irq_read_clear == 1'b1))) || (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0)))
             ---------------------------1--------------------------    -------------------------------2-------------------------------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       84
 SUB-EXPRESSION (write_int_status &amp;&amp; pwdata &amp;&amp; (p_edma_irq_read_clear == 1'b0))
                 --------1-------    ---2--    ---------------3---------------
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>-</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>-</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_176106_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod2396.html#inst_tag_176106" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">22</td>
<td class="rt">17</td>
<td class="rt">77.27 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">11</td>
<td class="rt">9</td>
<td class="rt">81.82 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>n_preset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_ena</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_dis</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_mask</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>write_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>read_int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_trigger</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pwdata</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>int_mask</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_status</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_176106_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod2396.html#inst_tag_176106" >gemini_tb.DUT.soc_ss_inst.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.i_gem_reg_top.i_gem_registers.i_reg_int_sts.gen_int_q0[27].gen_int.i_int</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">9</td>
<td class="rt">7</td>
<td class="rt">77.78 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">62</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s8">
<td>IF</td>
<td class="rt">75</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62             if (~n_preset)
               <font color = "green">-1-</font>  
63               int_mask  <= 1'b1;
           <font color = "green">      ==></font>
64             else
65               if (write_int_ena & pwdata)
                 <font color = "green">-2-</font>  
66                 int_mask  <= 1'b0;
           <font color = "green">        ==></font>
67               else
68                 if (write_int_dis & pwdata)
                   <font color = "red">-3-</font>  
69                   int_mask  <= 1'b1;
           <font color = "red">          ==></font>
                     MISSING_ELSE
           <font color = "green">          ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
75             if (~n_preset)
               <font color = "green">-1-</font>  
76               int_status <= 1'b0;
           <font color = "green">      ==></font>
77             // Write to mask register for software test trigger of interrupt.
78             else if (write_int_mask & pwdata)
                    <font color = "red">-2-</font>  
79               int_status <= 1'b1;
           <font color = "red">      ==></font>
80             // Set interrupt based on trigger
81             else if (int_trigger & ~int_mask)
                    <font color = "green">-3-</font>  
82               int_status <= 1'b1;
           <font color = "green">      ==></font>
83             // Clear interrupt either by reading or writing
84             else if ((read_int_status  && (p_edma_irq_read_clear == 1)) ||
                    <font color = "green">-4-</font>  
85                       (write_int_status && pwdata && (p_edma_irq_read_clear == 0)))
86               int_status <= 1'b0;
           <font color = "green">      ==></font>
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_176083">
    <li>
      <a href="#inst_tag_176083_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176083_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176083_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176083_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176084">
    <li>
      <a href="#inst_tag_176084_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176084_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176084_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176084_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176085">
    <li>
      <a href="#inst_tag_176085_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176085_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176085_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176085_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176086">
    <li>
      <a href="#inst_tag_176086_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176086_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176086_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176086_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176087">
    <li>
      <a href="#inst_tag_176087_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176087_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176087_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176087_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176088">
    <li>
      <a href="#inst_tag_176088_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176088_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176088_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176088_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176089">
    <li>
      <a href="#inst_tag_176089_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176089_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176089_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176089_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176090">
    <li>
      <a href="#inst_tag_176090_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176090_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176090_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176090_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176091">
    <li>
      <a href="#inst_tag_176091_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176091_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176091_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176091_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176092">
    <li>
      <a href="#inst_tag_176092_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176092_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176092_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176092_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176093">
    <li>
      <a href="#inst_tag_176093_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176093_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176093_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176093_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176094">
    <li>
      <a href="#inst_tag_176094_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176094_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176094_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176094_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176095">
    <li>
      <a href="#inst_tag_176095_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176095_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176095_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176095_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176096">
    <li>
      <a href="#inst_tag_176096_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176096_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176096_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176096_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176097">
    <li>
      <a href="#inst_tag_176097_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176097_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176097_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176097_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176098">
    <li>
      <a href="#inst_tag_176098_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176098_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176098_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176098_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176099">
    <li>
      <a href="#inst_tag_176099_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176099_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176099_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176099_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176100">
    <li>
      <a href="#inst_tag_176100_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176100_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176100_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176100_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176101">
    <li>
      <a href="#inst_tag_176101_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176101_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176101_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176101_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176102">
    <li>
      <a href="#inst_tag_176102_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176102_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176102_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176102_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176103">
    <li>
      <a href="#inst_tag_176103_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176103_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176103_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176103_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176104">
    <li>
      <a href="#inst_tag_176104_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176104_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176104_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176104_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176105">
    <li>
      <a href="#inst_tag_176105_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176105_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176105_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176105_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176106">
    <li>
      <a href="#inst_tag_176106_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176106_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176106_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176106_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176107">
    <li>
      <a href="#inst_tag_176107_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176107_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176107_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176107_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176108">
    <li>
      <a href="#inst_tag_176108_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176108_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176108_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176108_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176109">
    <li>
      <a href="#inst_tag_176109_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176109_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176109_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176109_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_176110">
    <li>
      <a href="#inst_tag_176110_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_176110_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_176110_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_176110_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_gem_reg_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
