<HTML>

<HEAD>
<TITLE>Classic Timing Analyzer report for Design1</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Classic Timing Analyzer report for Design1</H1>
<H3>Thu Dec 21 01:04:39 2023<BR>
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Timing Analyzer Summary</A></LI>
<LI><A HREF="#3">Timing Analyzer Settings</A></LI>
<LI><A HREF="#4">Clock Settings Summary</A></LI>
<LI><A HREF="#5">Parallel Compilation</A></LI>
<LI><A HREF="#6">Clock Setup: 'clk50'</A></LI>
<LI><A HREF="#7">Clock Hold: 'clk50'</A></LI>
<LI><A HREF="#8">tsu</A></LI>
<LI><A HREF="#9">tco</A></LI>
<LI><A HREF="#10">th</A></LI>
<LI><A HREF="#11">Timing Analyzer Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Type</TH>
<TH>Slack</TH>
<TH>Required Time</TH>
<TH>Actual Time</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Failed Paths</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tsu</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.672 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case tco</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">13.526 ns</TD>
<TD ALIGN="LEFT">Addr_W[2]$latch</TD>
<TD ALIGN="LEFT">Addr_W[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Worst-case th</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.664 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Clock Setup: 'clk50'</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">199.96 MHz ( period = 5.001 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Clock Hold: 'clk50'</TD>
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">s_Addr_W[1]</TD>
<TD ALIGN="LEFT">Addr_W[1]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">13</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Total number of failed paths</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">13</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>From</TH>
<TH>To</TH>
<TH>Entity Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device Name</TD>
<TD ALIGN="LEFT">EP2C35F672C6</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing Models</TD>
<TD ALIGN="LEFT">Final</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Default hold multicycle</TD>
<TD ALIGN="LEFT">Same as Multicycle</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut paths between unrelated clock domains</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off read during write signal paths</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Cut off feedback from I/O pins</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Combined Fast/Slow Timing</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore Clock Settings</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Analyze latches as synchronous elements</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Recovery/Removal analysis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Enable Clock Latency</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use TimeQuest Timing Analyzer</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of source nodes to report per destination node</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of destination nodes to report</TD>
<TD ALIGN="LEFT">10</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of paths to report</TD>
<TD ALIGN="LEFT">200</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report Minimum Timing Checks</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use Fast Timing Models</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Report IO Paths Separately</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform Multicorner Analysis</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Reports the worst-case path for each clock domain and analysis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Reports worst-case timing paths for each clock domain and analysis</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis</TD>
<TD ALIGN="LEFT">100</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Removes common clock path pessimism (CCPP) during slack computation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Output I/O Timing Endpoint</TD>
<TD ALIGN="LEFT">Near End</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Settings Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Clock Node Name</TH>
<TH>Clock Setting Name</TH>
<TH>Type</TH>
<TH>Fmax Requirement</TH>
<TH>Early Latency</TH>
<TH>Late Latency</TH>
<TH>Based on</TH>
<TH>Multiply Base Fmax by</TH>
<TH>Divide Base Fmax by</TH>
<TH>Offset</TH>
<TH>Phase offset</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">User Pin</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">0.000 ns</TD>
<TD ALIGN="LEFT">--</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Parallel Compilation</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.<br>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Processors</TH>
<TH>Number</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number detected on machine</TD>
<TD ALIGN="LEFT">4</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum allowed</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
</TABLE>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Setup: 'clk50'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Actual fmax (period)</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Setup Relationship</TH>
<TH>Required Longest P2P Time</TH>
<TH>Actual Longest P2P Time</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">199.96 MHz ( period = 5.001 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.790 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">199.96 MHz ( period = 5.001 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.790 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">210.79 MHz ( period = 4.744 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.533 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">210.79 MHz ( period = 4.744 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.533 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">211.86 MHz ( period = 4.720 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.506 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">211.86 MHz ( period = 4.720 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.506 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">211.86 MHz ( period = 4.720 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.506 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">211.86 MHz ( period = 4.720 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.506 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">216.36 MHz ( period = 4.622 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.410 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">216.36 MHz ( period = 4.622 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.410 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">220.85 MHz ( period = 4.528 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">220.85 MHz ( period = 4.528 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.316 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">220.99 MHz ( period = 4.525 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.314 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">220.99 MHz ( period = 4.525 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.314 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">222.02 MHz ( period = 4.504 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.292 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">222.02 MHz ( period = 4.504 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.292 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">224.06 MHz ( period = 4.463 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.249 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">224.06 MHz ( period = 4.463 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.249 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">224.06 MHz ( period = 4.463 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.249 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">224.06 MHz ( period = 4.463 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.249 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">224.22 MHz ( period = 4.460 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.249 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">224.22 MHz ( period = 4.460 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.249 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">225.02 MHz ( period = 4.444 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.233 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">225.02 MHz ( period = 4.444 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.233 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">230.15 MHz ( period = 4.345 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.866 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">230.15 MHz ( period = 4.345 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.866 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">230.15 MHz ( period = 4.345 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.866 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">230.36 MHz ( period = 4.341 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.126 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">230.36 MHz ( period = 4.341 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.126 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">230.36 MHz ( period = 4.341 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.126 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">230.36 MHz ( period = 4.341 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.126 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">233.10 MHz ( period = 4.290 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.823 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">233.10 MHz ( period = 4.290 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.823 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">233.10 MHz ( period = 4.290 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.823 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">235.46 MHz ( period = 4.247 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.032 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">235.46 MHz ( period = 4.247 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.032 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">235.46 MHz ( period = 4.247 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.032 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">235.46 MHz ( period = 4.247 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.032 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">235.63 MHz ( period = 4.244 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.030 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">235.63 MHz ( period = 4.244 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.030 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">235.63 MHz ( period = 4.244 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.030 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">235.63 MHz ( period = 4.244 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.030 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">236.41 MHz ( period = 4.230 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.019 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">236.41 MHz ( period = 4.230 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.019 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">236.80 MHz ( period = 4.223 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.008 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">236.80 MHz ( period = 4.223 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.008 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">236.80 MHz ( period = 4.223 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.008 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">236.80 MHz ( period = 4.223 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.008 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">239.29 MHz ( period = 4.179 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.965 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">239.29 MHz ( period = 4.179 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.965 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">239.29 MHz ( period = 4.179 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.965 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">239.29 MHz ( period = 4.179 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.965 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">240.21 MHz ( period = 4.163 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.949 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">240.21 MHz ( period = 4.163 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.949 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">240.21 MHz ( period = 4.163 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.949 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">240.21 MHz ( period = 4.163 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.949 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">244.62 MHz ( period = 4.088 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.874 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">245.34 MHz ( period = 4.076 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.608 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">245.34 MHz ( period = 4.076 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.608 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">245.34 MHz ( period = 4.076 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.608 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">245.88 MHz ( period = 4.067 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">245.88 MHz ( period = 4.067 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">245.88 MHz ( period = 4.067 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.599 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">246.79 MHz ( period = 4.052 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.840 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">246.79 MHz ( period = 4.052 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.840 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">247.77 MHz ( period = 4.036 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.823 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">252.72 MHz ( period = 3.957 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.744 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">253.23 MHz ( period = 3.949 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.735 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">253.23 MHz ( period = 3.949 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.735 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">253.23 MHz ( period = 3.949 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.735 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">254.19 MHz ( period = 3.934 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.719 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">254.26 MHz ( period = 3.933 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.719 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">254.45 MHz ( period = 3.930 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.717 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">256.02 MHz ( period = 3.906 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.694 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">256.02 MHz ( period = 3.906 ns )</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.693 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">256.02 MHz ( period = 3.906 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.694 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">258.73 MHz ( period = 3.865 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.652 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">261.30 MHz ( period = 3.827 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.614 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">262.95 MHz ( period = 3.803 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.589 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.18 MHz ( period = 3.771 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.556 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.18 MHz ( period = 3.771 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.556 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.18 MHz ( period = 3.771 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.556 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">265.18 MHz ( period = 3.771 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.556 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">266.60 MHz ( period = 3.751 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.538 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">267.38 MHz ( period = 3.740 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.527 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">267.38 MHz ( period = 3.740 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.527 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">268.38 MHz ( period = 3.726 ns )</TD>
<TD ALIGN="LEFT">state.st_Write_Ram</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.431 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">268.38 MHz ( period = 3.726 ns )</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.513 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">272.26 MHz ( period = 3.673 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.459 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">273.97 MHz ( period = 3.650 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.438 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">273.97 MHz ( period = 3.650 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.438 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">275.10 MHz ( period = 3.635 ns )</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.422 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">275.86 MHz ( period = 3.625 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.410 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">275.86 MHz ( period = 3.625 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.410 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">275.86 MHz ( period = 3.625 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.410 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">275.86 MHz ( period = 3.625 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.410 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">277.09 MHz ( period = 3.609 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.396 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">278.63 MHz ( period = 3.589 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.376 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.33 MHz ( period = 3.580 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.101 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.41 MHz ( period = 3.579 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.100 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">279.41 MHz ( period = 3.579 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.100 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">280.19 MHz ( period = 3.569 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.354 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">280.43 MHz ( period = 3.566 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.351 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">282.01 MHz ( period = 3.546 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.067 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">283.77 MHz ( period = 3.524 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.311 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">284.66 MHz ( period = 3.513 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.299 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">288.27 MHz ( period = 3.469 ns )</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.256 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">289.27 MHz ( period = 3.457 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.243 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">292.57 MHz ( period = 3.418 ns )</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.196 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">292.65 MHz ( period = 3.417 ns )</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.195 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">292.65 MHz ( period = 3.417 ns )</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.195 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">293.34 MHz ( period = 3.409 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.195 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">293.34 MHz ( period = 3.409 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.195 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">293.34 MHz ( period = 3.409 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.195 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.03 MHz ( period = 3.401 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.188 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.12 MHz ( period = 3.400 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.187 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">294.12 MHz ( period = 3.400 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.187 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.07 MHz ( period = 3.389 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.174 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.07 MHz ( period = 3.389 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.174 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.51 MHz ( period = 3.384 ns )</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.162 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">295.60 MHz ( period = 3.383 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.169 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">296.82 MHz ( period = 3.369 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.154 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">297.00 MHz ( period = 3.367 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.154 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">297.44 MHz ( period = 3.362 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.149 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">297.53 MHz ( period = 3.361 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.147 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">297.53 MHz ( period = 3.361 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.147 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">298.15 MHz ( period = 3.354 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.152 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">298.15 MHz ( period = 3.354 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.152 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">298.15 MHz ( period = 3.354 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.152 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">298.42 MHz ( period = 3.351 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.137 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">298.78 MHz ( period = 3.347 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.133 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">303.95 MHz ( period = 3.290 ns )</TD>
<TD ALIGN="LEFT">state.st_Write_Ram</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.996 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">305.16 MHz ( period = 3.277 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.063 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">305.16 MHz ( period = 3.277 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.063 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">305.16 MHz ( period = 3.277 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.063 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">306.09 MHz ( period = 3.267 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.053 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">306.09 MHz ( period = 3.267 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.053 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">307.41 MHz ( period = 3.253 ns )</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.039 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">308.36 MHz ( period = 3.243 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.029 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">308.36 MHz ( period = 3.243 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.029 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">309.12 MHz ( period = 3.235 ns )</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.019 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">309.69 MHz ( period = 3.229 ns )</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.015 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.37 MHz ( period = 3.222 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.020 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.37 MHz ( period = 3.222 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.020 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.37 MHz ( period = 3.222 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.020 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">310.75 MHz ( period = 3.218 ns )</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.002 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">312.60 MHz ( period = 3.199 ns )</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">state.st_Capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.986 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">313.97 MHz ( period = 3.185 ns )</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.963 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">314.07 MHz ( period = 3.184 ns )</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.962 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">314.07 MHz ( period = 3.184 ns )</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.962 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">315.86 MHz ( period = 3.166 ns )</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.953 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">317.36 MHz ( period = 3.151 ns )</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.929 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">318.47 MHz ( period = 3.140 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.937 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">318.47 MHz ( period = 3.140 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.937 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">318.47 MHz ( period = 3.140 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.937 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">319.39 MHz ( period = 3.131 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.928 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">319.39 MHz ( period = 3.131 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.928 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">319.39 MHz ( period = 3.131 ns )</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.928 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">319.39 MHz ( period = 3.131 ns )</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.917 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">319.39 MHz ( period = 3.131 ns )</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.917 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">319.39 MHz ( period = 3.131 ns )</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.917 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">320.92 MHz ( period = 3.116 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.892 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.03 MHz ( period = 3.115 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.891 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.03 MHz ( period = 3.115 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.891 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.13 MHz ( period = 3.114 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.899 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.13 MHz ( period = 3.114 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.899 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.44 MHz ( period = 3.111 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.894 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.44 MHz ( period = 3.111 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.898 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.54 MHz ( period = 3.110 ns )</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.894 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.54 MHz ( period = 3.110 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.54 MHz ( period = 3.110 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.897 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.75 MHz ( period = 3.108 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.890 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.75 MHz ( period = 3.108 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.890 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.75 MHz ( period = 3.108 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.890 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">321.75 MHz ( period = 3.108 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.890 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">324.46 MHz ( period = 3.082 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.858 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">324.99 MHz ( period = 3.077 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.864 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">325.10 MHz ( period = 3.076 ns )</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.874 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">325.10 MHz ( period = 3.076 ns )</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.874 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">325.10 MHz ( period = 3.076 ns )</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.874 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">328.41 MHz ( period = 3.045 ns )</TD>
<TD ALIGN="LEFT">state.st_Write_Ram</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.751 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">331.79 MHz ( period = 3.014 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.545 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">332.45 MHz ( period = 3.008 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.805 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">332.45 MHz ( period = 3.008 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.805 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">332.45 MHz ( period = 3.008 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.805 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">333.44 MHz ( period = 2.999 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.796 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">333.44 MHz ( period = 2.999 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.796 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">333.44 MHz ( period = 2.999 ns )</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.796 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">334.56 MHz ( period = 2.989 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.774 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">334.56 MHz ( period = 2.989 ns )</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.774 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">336.93 MHz ( period = 2.968 ns )</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.752 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">337.04 MHz ( period = 2.967 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.487 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">337.50 MHz ( period = 2.963 ns )</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">state.st_Invalid_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.747 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">337.50 MHz ( period = 2.963 ns )</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.483 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">338.64 MHz ( period = 2.953 ns )</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">state.st_Move_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.738 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">339.33 MHz ( period = 2.947 ns )</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.733 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">339.44 MHz ( period = 2.946 ns )</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.732 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">339.44 MHz ( period = 2.946 ns )</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.732 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">341.06 MHz ( period = 2.932 ns )</TD>
<TD ALIGN="LEFT">state.st_Wait_Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.719 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">341.18 MHz ( period = 2.931 ns )</TD>
<TD ALIGN="LEFT">state.st_Wait_Turn</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.718 ns</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Timing analysis restricted to 200 rows.</TD>
<TD ALIGN="LEFT">To change the limit use Settings (Assignments menu)</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
</TABLE>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Clock Hold: 'clk50'</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Minimum Slack</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
<TH>To Clock</TH>
<TH>Required Hold Relationship</TH>
<TH>Required Shortest P2P Time</TH>
<TH>Actual Shortest P2P Time</TH>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[1]</TD>
<TD ALIGN="LEFT">Addr_W[1]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.758 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[2]</TD>
<TD ALIGN="LEFT">Addr_W[2]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.776 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[0]</TD>
<TD ALIGN="LEFT">Addr_W[0]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.771 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[3]</TD>
<TD ALIGN="LEFT">Addr_W[3]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.776 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[0]</TD>
<TD ALIGN="LEFT">Addr_R[0]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.774 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[1]</TD>
<TD ALIGN="LEFT">Addr_R[1]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.776 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[2]</TD>
<TD ALIGN="LEFT">Addr_R[2]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.777 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[3]</TD>
<TD ALIGN="LEFT">Addr_R[3]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">0.776 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[5]</TD>
<TD ALIGN="LEFT">Addr_W[5]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.252 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[5]</TD>
<TD ALIGN="LEFT">Addr_R[5]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.252 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[4]</TD>
<TD ALIGN="LEFT">Addr_W[4]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.569 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">s_Addr_W[4]</TD>
<TD ALIGN="LEFT">Addr_R[4]$latch</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.570 ns</TD>
</TR>
<TR valign="middle" style="color: RED">
<TD ALIGN="LEFT">Not operational: Clock Skew > Data Delay</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">clk50</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.258 ns</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tsu</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tsu</TH>
<TH>Actual tsu</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.672 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.672 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.672 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.617 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.617 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.617 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.615 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.615 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.615 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.560 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.560 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.560 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.420 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.420 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.420 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.403 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.403 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.403 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.394 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.394 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.394 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.365 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.365 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.365 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.346 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.346 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.346 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.337 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.337 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.337 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.151 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.151 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.151 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.142 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.142 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.142 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.041 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.040 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.040 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.007 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.984 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.983 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.983 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.950 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.614 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.613 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.613 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.595 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.594 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.594 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.580 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.561 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.341 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.338 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.337 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.337 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.315 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.314 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.314 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.313 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.312 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.312 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.304 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.294 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.290 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.284 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.281 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.279 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.237 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.233 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.089 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.042 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">5.038 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.995 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.995 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.995 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.995 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.995 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.995 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.950 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.950 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.950 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.950 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.950 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.950 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.611 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.610 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.610 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.577 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.466 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.433 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.409 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.169 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">4.022 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.669 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.669 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.669 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.669 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.669 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.669 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.638 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.622 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.608 ns</TD>
<TD ALIGN="LEFT">Pos_X[2]</TD>
<TD ALIGN="LEFT">sel_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.600 ns</TD>
<TD ALIGN="LEFT">Pos_X[0]</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.489 ns</TD>
<TD ALIGN="LEFT">Color</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.482 ns</TD>
<TD ALIGN="LEFT">Pos_Y[2]</TD>
<TD ALIGN="LEFT">sel_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.402 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.316 ns</TD>
<TD ALIGN="LEFT">Pos_Y[0]</TD>
<TD ALIGN="LEFT">sel_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.307 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.307 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.195 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.195 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.195 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.188 ns</TD>
<TD ALIGN="LEFT">Pos_X[1]</TD>
<TD ALIGN="LEFT">sel_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.157 ns</TD>
<TD ALIGN="LEFT">Pos_Y[1]</TD>
<TD ALIGN="LEFT">sel_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.102 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.102 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.102 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.026 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.026 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.026 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">3.026 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.983 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.983 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.983 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.982 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.982 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.982 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.851 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.851 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.851 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.851 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.851 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[4]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.851 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[5]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.829 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.829 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.829 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.829 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.829 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.829 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.737 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.737 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.737 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.737 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.737 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.737 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.369 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.369 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.369 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.369 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.369 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.326 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.326 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">2.222 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">1.894 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>tco</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Slack</TH>
<TH>Required tco</TH>
<TH>Actual tco</TH>
<TH>From</TH>
<TH>To</TH>
<TH>From Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">13.526 ns</TD>
<TD ALIGN="LEFT">Addr_W[2]$latch</TD>
<TD ALIGN="LEFT">X_To_Sent[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">13.526 ns</TD>
<TD ALIGN="LEFT">Addr_W[2]$latch</TD>
<TD ALIGN="LEFT">Addr_W[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">13.265 ns</TD>
<TD ALIGN="LEFT">Addr_W[0]$latch</TD>
<TD ALIGN="LEFT">X_To_Sent[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">13.265 ns</TD>
<TD ALIGN="LEFT">Addr_W[0]$latch</TD>
<TD ALIGN="LEFT">Addr_W[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.244 ns</TD>
<TD ALIGN="LEFT">Addr_W[1]$latch</TD>
<TD ALIGN="LEFT">X_To_Sent[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.244 ns</TD>
<TD ALIGN="LEFT">Addr_W[1]$latch</TD>
<TD ALIGN="LEFT">Addr_W[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">11.085 ns</TD>
<TD ALIGN="LEFT">Addr_R[0]$latch</TD>
<TD ALIGN="LEFT">Addr_R[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.865 ns</TD>
<TD ALIGN="LEFT">Addr_R[2]$latch</TD>
<TD ALIGN="LEFT">Addr_R[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.832 ns</TD>
<TD ALIGN="LEFT">Addr_W[5]$latch</TD>
<TD ALIGN="LEFT">Y_To_Sent[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.827 ns</TD>
<TD ALIGN="LEFT">Addr_R[1]$latch</TD>
<TD ALIGN="LEFT">Addr_R[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.812 ns</TD>
<TD ALIGN="LEFT">Addr_W[5]$latch</TD>
<TD ALIGN="LEFT">Addr_W[5]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.685 ns</TD>
<TD ALIGN="LEFT">Addr_W[3]$latch</TD>
<TD ALIGN="LEFT">Addr_W[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.675 ns</TD>
<TD ALIGN="LEFT">Addr_W[3]$latch</TD>
<TD ALIGN="LEFT">Y_To_Sent[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.634 ns</TD>
<TD ALIGN="LEFT">Addr_W[4]$latch</TD>
<TD ALIGN="LEFT">Y_To_Sent[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.634 ns</TD>
<TD ALIGN="LEFT">Addr_W[4]$latch</TD>
<TD ALIGN="LEFT">Addr_W[4]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.620 ns</TD>
<TD ALIGN="LEFT">Addr_R[3]$latch</TD>
<TD ALIGN="LEFT">Addr_R[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.562 ns</TD>
<TD ALIGN="LEFT">Addr_R[5]$latch</TD>
<TD ALIGN="LEFT">Addr_R[5]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">10.532 ns</TD>
<TD ALIGN="LEFT">Addr_R[4]$latch</TD>
<TD ALIGN="LEFT">Addr_R[4]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">7.927 ns</TD>
<TD ALIGN="LEFT">state.st_Write_Ram</TD>
<TD ALIGN="LEFT">SEND_DT</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.627 ns</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">freeze_kb</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.627 ns</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">turn_read</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">6.617 ns</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">led_turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>th</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Minimum Slack</TH>
<TH>Required th</TH>
<TH>Actual th</TH>
<TH>From</TH>
<TH>To</TH>
<TH>To Clock</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.664 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-1.992 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.096 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">while_Capturing</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.096 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_Moved</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.139 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Selected</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.139 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.139 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.139 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.139 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">counter[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.507 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.507 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.507 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.507 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.507 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.507 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.599 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.599 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.599 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.599 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.599 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.599 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.621 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.621 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.621 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.621 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[3]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.621 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[4]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.621 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">s_Addr_W[5]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.752 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.752 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.752 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.753 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.753 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.753 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.796 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.796 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.796 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.796 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.872 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.872 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.872 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.927 ns</TD>
<TD ALIGN="LEFT">Pos_Y[1]</TD>
<TD ALIGN="LEFT">sel_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.952 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.958 ns</TD>
<TD ALIGN="LEFT">Pos_X[1]</TD>
<TD ALIGN="LEFT">sel_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.965 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.965 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.965 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-2.969 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.077 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.077 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">int_Pos_To_Capture_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.084 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.086 ns</TD>
<TD ALIGN="LEFT">Pos_Y[0]</TD>
<TD ALIGN="LEFT">sel_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.119 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.120 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.172 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.199 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.201 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.252 ns</TD>
<TD ALIGN="LEFT">Pos_Y[2]</TD>
<TD ALIGN="LEFT">sel_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.259 ns</TD>
<TD ALIGN="LEFT">Color</TD>
<TD ALIGN="LEFT">s_whites</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.314 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.314 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.370 ns</TD>
<TD ALIGN="LEFT">Pos_X[0]</TD>
<TD ALIGN="LEFT">sel_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.378 ns</TD>
<TD ALIGN="LEFT">Pos_X[2]</TD>
<TD ALIGN="LEFT">sel_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.392 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.392 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.392 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.392 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.392 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.392 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.408 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.439 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.439 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.439 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.439 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.439 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.439 ns</TD>
<TD ALIGN="LEFT">nrst</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.454 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.507 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.593 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.616 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.717 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.792 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.939 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-3.969 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.179 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.203 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Turn</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.236 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Read_Ram</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.347 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.380 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.380 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.381 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.720 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.720 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.720 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.720 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.720 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.720 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">old_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.765 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_Y[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.765 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_Y[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.765 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_X[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.765 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_X[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.765 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_X[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.765 ns</TD>
<TD ALIGN="LEFT">Sel</TD>
<TD ALIGN="LEFT">to_Move_Y[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.808 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.812 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-4.859 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.003 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.007 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.049 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.051 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.054 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.060 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Check_capture</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.064 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Check_Second_Move</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.074 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.082 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.082 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.083 ns</TD>
<TD ALIGN="LEFT">Turn</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.084 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.085 ns</TD>
<TD ALIGN="LEFT">ready_to_TX</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.107 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.108 ns</TD>
<TD ALIGN="LEFT">RDY_RECEIVED</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.111 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Check_Piece</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.331 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.364 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.364 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.365 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.383 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.383 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.384 ns</TD>
<TD ALIGN="LEFT">New_Game</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.720 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.753 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.753 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.754 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.777 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_W_Tx1</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.810 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Start_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.810 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_S_Rdy</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.811 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">state.st_Wait_Game</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.912 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.912 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.921 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-5.921 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.107 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.107 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.116 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.116 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">arriving_Cell[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.135 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.135 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.164 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.164 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Move[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.173 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.173 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">arriving_Cell[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.190 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.190 ns</TD>
<TD ALIGN="LEFT">In_Piece[2]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.330 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.330 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.385 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.385 ns</TD>
<TD ALIGN="LEFT">In_Piece[0]</TD>
<TD ALIGN="LEFT">last_Piece[1]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.387 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.387 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">piece_To_Capture[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.442 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[2]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">N/A</TD>
<TD ALIGN="LEFT">None</TD>
<TD ALIGN="LEFT">-6.442 ns</TD>
<TD ALIGN="LEFT">In_Piece[1]</TD>
<TD ALIGN="LEFT">last_Piece[0]</TD>
<TD ALIGN="LEFT">clk50</TD>
</TR>
</TABLE>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Timing Analyzer Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 21 01:04:39 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Design1 -c Design1 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Addr_W[0]$latch" is a latch
    Warning: Node "Addr_W[1]$latch" is a latch
    Warning: Node "Addr_W[2]$latch" is a latch
    Warning: Node "Addr_W[3]$latch" is a latch
    Warning: Node "Addr_W[4]$latch" is a latch
    Warning: Node "Addr_W[5]$latch" is a latch
    Warning: Node "Addr_R[0]$latch" is a latch
    Warning: Node "Addr_R[1]$latch" is a latch
    Warning: Node "Addr_R[2]$latch" is a latch
    Warning: Node "Addr_R[3]$latch" is a latch
    Warning: Node "Addr_R[4]$latch" is a latch
    Warning: Node "Addr_R[5]$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk50" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "state.st_Read_Ram" as buffer
    Info: Detected ripple clock "state.st_Write_Ram" as buffer
Info: Clock "clk50" has Internal fmax of 199.96 MHz between source register "old_Y[1]" and destination register "int_Pos_To_Capture_Y[0]" (period= 5.001 ns)
    Info: + Longest register to register delay is 4.790 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y33_N23; Fanout = 9; REG Node = 'old_Y[1]'
        Info: 2: + IC(0.574 ns) + CELL(0.438 ns) = 1.012 ns; Loc. = LCCOMB_X53_Y33_N28; Fanout = 1; COMB Node = 'Equal6~0'
        Info: 3: + IC(0.455 ns) + CELL(0.420 ns) = 1.887 ns; Loc. = LCCOMB_X54_Y33_N0; Fanout = 2; COMB Node = 'Equal6~1'
        Info: 4: + IC(0.707 ns) + CELL(0.438 ns) = 3.032 ns; Loc. = LCCOMB_X54_Y33_N2; Fanout = 3; COMB Node = 'int_Pos_To_Capture_Y[0]~0'
        Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 3.439 ns; Loc. = LCCOMB_X54_Y33_N14; Fanout = 6; COMB Node = 'int_Pos_To_Capture_Y[0]~3'
        Info: 6: + IC(0.691 ns) + CELL(0.660 ns) = 4.790 ns; Loc. = LCFF_X54_Y34_N3; Fanout = 1; REG Node = 'int_Pos_To_Capture_Y[0]'
        Info: Total cell delay = 2.106 ns ( 43.97 % )
        Info: Total interconnect delay = 2.684 ns ( 56.03 % )
    Info: - Smallest clock skew is 0.003 ns
        Info: + Shortest clock path from clock "clk50" to destination register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X54_Y34_N3; Fanout = 1; REG Node = 'int_Pos_To_Capture_Y[0]'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
        Info: - Longest clock path from clock "clk50" to source register is 2.681 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X53_Y33_N23; Fanout = 9; REG Node = 'old_Y[1]'
            Info: Total cell delay = 1.536 ns ( 57.29 % )
            Info: Total interconnect delay = 1.145 ns ( 42.71 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock "clk50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "s_Addr_W[1]" and destination pin or register "Addr_W[1]$latch" for clock "clk50" (Hold time is 3.707 ns)
    Info: + Largest clock skew is 4.715 ns
        Info: + Longest clock path from clock "clk50" to destination register is 7.398 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
            Info: 2: + IC(2.227 ns) + CELL(0.787 ns) = 4.013 ns; Loc. = LCFF_X50_Y34_N25; Fanout = 12; REG Node = 'state.st_Write_Ram'
            Info: 3: + IC(1.750 ns) + CELL(0.000 ns) = 5.763 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'state.st_Write_Ram~clkctrl'
            Info: 4: + IC(1.360 ns) + CELL(0.275 ns) = 7.398 ns; Loc. = LCCOMB_X53_Y34_N10; Fanout = 2; REG Node = 'Addr_W[1]$latch'
            Info: Total cell delay = 2.061 ns ( 27.86 % )
            Info: Total interconnect delay = 5.337 ns ( 72.14 % )
        Info: - Shortest clock path from clock "clk50" to source register is 2.683 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'clk50~clkctrl'
            Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.683 ns; Loc. = LCFF_X53_Y34_N3; Fanout = 2; REG Node = 's_Addr_W[1]'
            Info: Total cell delay = 1.536 ns ( 57.25 % )
            Info: Total interconnect delay = 1.147 ns ( 42.75 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.758 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y34_N3; Fanout = 2; REG Node = 's_Addr_W[1]'
        Info: 2: + IC(0.339 ns) + CELL(0.419 ns) = 0.758 ns; Loc. = LCCOMB_X53_Y34_N10; Fanout = 2; REG Node = 'Addr_W[1]$latch'
        Info: Total cell delay = 0.419 ns ( 55.28 % )
        Info: Total interconnect delay = 0.339 ns ( 44.72 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "last_Piece[2]" (data pin = "In_Piece[1]", clock pin = "clk50") is 6.672 ns
    Info: + Longest pin to register delay is 9.382 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_J16; Fanout = 5; PIN Node = 'In_Piece[1]'
        Info: 2: + IC(5.344 ns) + CELL(0.438 ns) = 6.642 ns; Loc. = LCCOMB_X51_Y34_N4; Fanout = 3; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.265 ns) + CELL(0.271 ns) = 7.178 ns; Loc. = LCCOMB_X51_Y34_N8; Fanout = 7; COMB Node = 'last_Piece[0]~0'
        Info: 4: + IC(0.723 ns) + CELL(0.150 ns) = 8.051 ns; Loc. = LCCOMB_X54_Y34_N24; Fanout = 3; COMB Node = 'last_Piece[0]~1'
        Info: 5: + IC(0.671 ns) + CELL(0.660 ns) = 9.382 ns; Loc. = LCFF_X51_Y34_N23; Fanout = 3; REG Node = 'last_Piece[2]'
        Info: Total cell delay = 2.379 ns ( 25.36 % )
        Info: Total interconnect delay = 7.003 ns ( 74.64 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk50" to destination register is 2.674 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X51_Y34_N23; Fanout = 3; REG Node = 'last_Piece[2]'
        Info: Total cell delay = 1.536 ns ( 57.44 % )
        Info: Total interconnect delay = 1.138 ns ( 42.56 % )
Info: tco from clock "clk50" to destination pin "X_To_Sent[2]" through register "Addr_W[2]$latch" is 13.526 ns
    Info: + Longest clock path from clock "clk50" to source register is 7.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
        Info: 2: + IC(2.227 ns) + CELL(0.787 ns) = 4.013 ns; Loc. = LCFF_X50_Y34_N25; Fanout = 12; REG Node = 'state.st_Write_Ram'
        Info: 3: + IC(1.750 ns) + CELL(0.000 ns) = 5.763 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'state.st_Write_Ram~clkctrl'
        Info: 4: + IC(1.359 ns) + CELL(0.275 ns) = 7.397 ns; Loc. = LCCOMB_X53_Y34_N28; Fanout = 2; REG Node = 'Addr_W[2]$latch'
        Info: Total cell delay = 2.061 ns ( 27.86 % )
        Info: Total interconnect delay = 5.336 ns ( 72.14 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 6.129 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X53_Y34_N28; Fanout = 2; REG Node = 'Addr_W[2]$latch'
        Info: 2: + IC(3.321 ns) + CELL(2.808 ns) = 6.129 ns; Loc. = PIN_AF20; Fanout = 0; PIN Node = 'X_To_Sent[2]'
        Info: Total cell delay = 2.808 ns ( 45.81 % )
        Info: Total interconnect delay = 3.321 ns ( 54.19 % )
Info: th for register "s_whites" (data pin = "nrst", clock pin = "clk50") is -1.664 ns
    Info: + Longest clock path from clock "clk50" to destination register is 2.686 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 3; CLK Node = 'clk50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 70; COMB Node = 'clk50~clkctrl'
        Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 3; REG Node = 's_whites'
        Info: Total cell delay = 1.536 ns ( 57.19 % )
        Info: Total interconnect delay = 1.150 ns ( 42.81 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 4.616 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 19; PIN Node = 'nrst'
        Info: 2: + IC(3.114 ns) + CELL(0.419 ns) = 4.532 ns; Loc. = LCCOMB_X56_Y34_N24; Fanout = 1; COMB Node = 's_whites~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 4.616 ns; Loc. = LCFF_X56_Y34_N25; Fanout = 3; REG Node = 's_whites'
        Info: Total cell delay = 1.502 ns ( 32.54 % )
        Info: Total interconnect delay = 3.114 ns ( 67.46 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Thu Dec 21 01:04:39 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

