// Seed: 2306952714
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    output tri id_7,
    input supply0 id_8,
    input tri id_9,
    output tri id_10,
    output supply1 id_11,
    output wire id_12,
    input wire id_13,
    input tri1 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri id_17,
    output wand id_18,
    output wire id_19,
    input wor id_20
);
  assign id_11 = 1;
  wire id_22;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input uwire id_2,
    output wor void id_3,
    output wor id_4,
    input tri0 id_5,
    output tri1 id_6,
    input tri id_7,
    output wire id_8,
    input tri1 id_9,
    output wire id_10,
    output wire id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    output wor id_15,
    output wor id_16,
    output uwire id_17,
    output wor id_18,
    input tri1 id_19,
    input tri0 id_20,
    input uwire id_21,
    output tri1 id_22
);
  assign id_1 = id_14;
  wire id_24;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_17,
      id_13,
      id_19,
      id_9,
      id_14,
      id_15,
      id_5,
      id_9,
      id_22,
      id_12,
      id_22,
      id_19,
      id_9,
      id_9,
      id_7,
      id_7,
      id_18,
      id_4,
      id_19
  );
endmodule
