INFO: [SIM 2] *************** CSIM start ***************
INFO: [SIM 4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench_multi_core_multi_ram_ip.cpp in debug mode
   Compiling ../../../../multi_core_multi_ram_ip.cpp in debug mode
   Generating csim.exe
ram0 dump
ram0[   0] = 18
ram0[   4] = 18
ram0[   8] = 18
ram0[  12] = 18
ram0[  16] = 18
ram0[  20] = 18
ram0[  24] = 18
ram0[  28] = 18
ram0[  32] = 19
ram0[  36] = 19
ram0[  40] = 19
ram0[  44] = 19
ram0[  48] = 19
ram0[  52] = 19
ram0[  56] = 19
ram0[  60] = 19
ram1 dump
ram1[   0] = 18
ram1[   4] = 18
ram1[   8] = 18
ram1[  12] = 18
ram1[  16] = 18
ram1[  20] = 18
ram1[  24] = 18
ram1[  28] = 18
ram1[  32] = 19
ram1[  36] = 19
ram1[  40] = 19
ram1[  44] = 19
ram1[  48] = 19
ram1[  52] = 19
ram1[  56] = 19
ram1[  60] = 19
INFO: [SIM 1] CSim done with 0 errors.
INFO: [SIM 3] *************** CSIM finish ***************
