# AES-128 Encryption and Decryption Implementation

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![GitHub stars](https://img.shields.io/github/stars/Ardhish2210/AES128-EncryptionDecryption-Verilog.svg)](https://github.com/Ardhish2210/AES128-EncryptionDecryption-Verilog/stargazers)
[![GitHub forks](https://img.shields.io/github/forks/Ardhish2210/AES128-EncryptionDecryption-Verilog.svg)](https://github.com/Ardhish2210/AES128-EncryptionDecryption-Verilog/network)

## ğŸ“‹ Table of Contents
- [Overview](#overview)
- [Features](#features)
- [Algorithm Flow](#algorithm-flow)
- [File Structure](#file-structure)
- [Getting Started](#getting-started)
- [Usage](#usage)
- [Simulation Results](#simulation-results)
- [Technical Documentation](#technical-documentation)
- [Contributing](#contributing)
- [License](#license)

## ğŸ” Overview

This repository contains a complete implementation of the Advanced Encryption Standard (AES) with 128-bit key length. AES-128 is a symmetric block cipher that encrypts data in 128-bit blocks using a 128-bit key through 10 rounds of cryptographic operations.

**Key Specifications:**
- **Block Size:** 128 bits (16 bytes)
- **Key Size:** 128 bits (16 bytes)
- **Rounds:** 10 rounds
- **Algorithm Type:** Symmetric Block Cipher

## âœ¨ Features

- âœ… Complete AES-128 encryption implementation
- âœ… Complete AES-128 decryption implementation
- âœ… Key expansion module
- âœ… All core AES operations (SubBytes, ShiftRows, MixColumns, AddRoundKey)
- âœ… Inverse operations for decryption
- âœ… Comprehensive test benches
- âœ… Detailed documentation

## ğŸ”„ Algorithm Flow

### ğŸ” Encryption Process
```mermaid
flowchart LR
    A["ğŸ”¤ 128-bit<br/>Plaintext"] --> B["ğŸ”‘ Key<br/>Expansion"]
    B --> C["âš¡ Initial Round<br/>AddRoundKey"]
    C --> D["ğŸ”„ Rounds 1-9"]
    D --> E["ğŸ”„ SubBytes"]
    E --> F["â†©ï¸ ShiftRows"]
    F --> G["ğŸ§® MixColumns"]
    G --> H["ğŸ”‘ AddRoundKey"]
    H --> I{"ğŸ”„ More<br/>Rounds?"}
    I -->|"âœ… Yes"| D
    I -->|"âŒ No"| J["ğŸ Final Round 10"]
    J --> K["ğŸ”„ SubBytes"]
    K --> L["â†©ï¸ ShiftRows"]
    L --> M["ğŸ”‘ AddRoundKey"]
    M --> N["ğŸ”’ 128-bit<br/>Ciphertext"]
    
    style A fill:#e1f5fe,stroke:#01579b,stroke-width:3px
    style N fill:#f3e5f5,stroke:#4a148c,stroke-width:3px
    style B fill:#fff3e0,stroke:#e65100,stroke-width:2px
    style D fill:#e8f5e8,stroke:#2e7d32,stroke-width:2px
    style J fill:#fff8e1,stroke:#f57f17,stroke-width:2px
    style I fill:#fce4ec,stroke:#c2185b,stroke-width:2px
```

### ğŸ”“ Decryption Process
```mermaid
flowchart LR
    A["ğŸ”’ 128-bit<br/>Ciphertext"] --> B["ğŸ”‘ Key<br/>Expansion"]
    B --> C["âš¡ Initial Round<br/>AddRoundKey"]
    C --> D["ğŸ”„ Rounds 9-1"]
    D --> E["â†ªï¸ InvShiftRows"]
    E --> F["ğŸ”„ InvSubBytes"]
    F --> G["ğŸ”‘ AddRoundKey"]
    G --> H["ğŸ§® InvMixColumns"]
    H --> I{"ğŸ”„ More<br/>Rounds?"}
    I -->|"âœ… Yes"| D
    I -->|"âŒ No"| J["ğŸ Final Round 0"]
    J --> K["â†ªï¸ InvShiftRows"]
    K --> L["ğŸ”„ InvSubBytes"]
    L --> M["ğŸ”‘ AddRoundKey"]
    M --> N["ğŸ”¤ 128-bit<br/>Plaintext"]
    
    style A fill:#f3e5f5,stroke:#4a148c,stroke-width:3px
    style N fill:#e1f5fe,stroke:#01579b,stroke-width:3px
    style B fill:#fff3e0,stroke:#e65100,stroke-width:2px
    style D fill:#ffebee,stroke:#c62828,stroke-width:2px
    style J fill:#fff8e1,stroke:#f57f17,stroke-width:2px
    style I fill:#fce4ec,stroke:#c2185b,stroke-width:2px
```

## ğŸ“ File Structure

```
AES128-EncryptionDecryption-Verilog/
â”œâ”€â”€ AES128_Encryption/           # Encryption implementation
â”‚   â”œâ”€â”€ aes_encryption.v         # Main encryption module
â”‚   â”œâ”€â”€ key_expansion.v          # Key schedule implementation
â”‚   â”œâ”€â”€ sub_bytes.v              # SubBytes transformation
â”‚   â”œâ”€â”€ shift_rows.v             # ShiftRows transformation
â”‚   â”œâ”€â”€ mix_columns.v            # MixColumns transformation
â”‚   â””â”€â”€ add_round_key.v          # AddRoundKey operation
â”œâ”€â”€ AES128_Decryption/           # Decryption implementation
â”‚   â”œâ”€â”€ aes_decryption.v         # Main decryption module
â”‚   â”œâ”€â”€ inv_sub_bytes.v          # Inverse SubBytes
â”‚   â”œâ”€â”€ inv_shift_rows.v         # Inverse ShiftRows
â”‚   â”œâ”€â”€ inv_mix_columns.v        # Inverse MixColumns
â”‚   â””â”€â”€ inv_add_round_key.v      # Inverse AddRoundKey
â”œâ”€â”€ nist.fips.197.pdf            # Official AES specification
â”œâ”€â”€ README.md                    # This file
â””â”€â”€ LICENSE                      # MIT License
```

## ğŸš€ Getting Started

### Prerequisites
- ğŸ”§ Verilog HDL simulator (ModelSim, Vivado, etc.)
- ğŸ§  Basic understanding of cryptography and digital design

### Quick Start
1. **Clone this repository:**
   ```bash
   git clone https://github.com/Ardhish2210/AES128-EncryptionDecryption-Verilog.git
   cd AES128-EncryptionDecryption-Verilog
   ```

2. **Navigate to the desired implementation:**
   ```bash
   cd AES128_Encryption    # For encryption ğŸ”
   # or
   cd AES128_Decryption    # For decryption ğŸ”“
   ```

3. **Compile and simulate** using your preferred simulator! ğŸ¯

## ğŸ’¡ Usage

### ğŸ” Encryption Example
```verilog
module test_encryption;
    reg [127:0] plaintext = 128'h48656c6c6f20576f726c64212121212121;
    reg [127:0] key = 128'h4d79536563726574000000000000000000;
    wire [127:0] ciphertext;
    
    aes_encryption uut (
        .plaintext(plaintext),
        .key(key),
        .ciphertext(ciphertext)
    );
endmodule
```

### ğŸ”“ Decryption Example
```verilog
module test_decryption;
    reg [127:0] ciphertext = 128'h... ; // Output from encryption
    reg [127:0] key = 128'h4d79536563726574000000000000000000;
    wire [127:0] plaintext;
    
    aes_decryption uut (
        .ciphertext(ciphertext),
        .key(key),
        .plaintext(plaintext)
    );
endmodule
```

## ğŸ“Š Simulation Results

### Encryption Waveform
*[Placeholder for encryption simulation waveform]*

![Encryption Waveform](images/encryption_waveform.png)

### Decryption Waveform
*[Placeholder for decryption simulation waveform]*

![Decryption Waveform](images/decryption_waveform.png)

### Test Vectors
The implementation has been verified against NIST test vectors to ensure correctness.

## ğŸ“– Technical Documentation

For comprehensive AES-128 algorithm details, refer to: `nist.fips.197.pdf`

### ğŸ”§ Key Components

#### Core Operations
1. **ğŸ”„ SubBytes**: Non-linear byte substitution using S-Box
2. **â†©ï¸ ShiftRows**: Cyclic shift of state rows
3. **ğŸ§® MixColumns**: Matrix multiplication in GF(2â¸)
4. **ğŸ”‘ AddRoundKey**: XOR operation with round key

#### Key Schedule
Generates 11 round keys from the original 128-bit key:
- **Round 0**: Original key
- **Rounds 1-10**: Derived keys using rotation, substitution, and XOR operations

### âœ… Test Vectors
Implementation verified against NIST test vectors for correctness!

## ğŸ¤ Contributing

Contributions are welcome! ğŸ‰

### How to Contribute
1. **Fork** the repository ğŸ´
2. **Create** a feature branch (`git checkout -b feature/amazing-feature`)
3. **Commit** your changes (`git commit -m 'Add some amazing feature'`)
4. **Push** to the branch (`git push origin feature/amazing-feature`)
5. **Open** a Pull Request ğŸš€

## ğŸ“ License

This project is licensed under the **MIT License**.

**Author:** [@Ardhish2210](https://github.com/Ardhish2210)  
**Last Updated:** July 2025

---

â­ **If you found this project helpful, please consider giving it a star!** â­
