INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-311] analyzing module controlfsm
INFO: [VRFC 10-311] analyzing module insturction_memory
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/debouncer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/seven_seg_disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/innsolit/demo_project/demo_project.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/innsolit/demo_project/demo_project.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
