# vsim -debugDB -l reg_init_chk.log -voptargs="+access" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 23:04:47 on Sep 02,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vopt-143) Recognized 1 FSM in module "apb_slave(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.timer_top(fast)
# Loading work.apb_slave(fast)
# Loading work.register_file(fast)
# Loading work.counter_control(fast)
# Loading work.counter(fast)
# Loading work.interrupt_control(fast)
# Loading work.halt_gen(fast)
# Loading work.mod_golden_cnt(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# log -r /*
# run -all
# ====================================
# ==== Pat name: check reset value ===
# ====================================
# t=       275 [TB_READ]: addr=00000000 rdata=00000100
# ------------------------------------------------
# t=       275 PASS: rdata = 00000100 at addr 00000000 is correct
# ------------------------------------------------
# t=       475 [TB_READ]: addr=00000004 rdata=00000000
# ------------------------------------------------
# t=       475 PASS: rdata = 00000000 at addr 00000004 is correct
# ------------------------------------------------
# t=       675 [TB_READ]: addr=00000008 rdata=00000000
# ------------------------------------------------
# t=       675 PASS: rdata = 00000000 at addr 00000008 is correct
# ------------------------------------------------
# t=       875 [TB_READ]: addr=0000000c rdata=ffffffff
# ------------------------------------------------
# t=       875 PASS: rdata = ffffffff at addr 0000000c is correct
# ------------------------------------------------
# t=      1075 [TB_READ]: addr=00000010 rdata=ffffffff
# ------------------------------------------------
# t=      1075 PASS: rdata = ffffffff at addr 00000010 is correct
# ------------------------------------------------
# t=      1275 [TB_READ]: addr=00000014 rdata=00000000
# ------------------------------------------------
# t=      1275 PASS: rdata = 00000000 at addr 00000014 is correct
# ------------------------------------------------
# t=      1475 [TB_READ]: addr=00000018 rdata=00000000
# ------------------------------------------------
# t=      1475 PASS: rdata = 00000000 at addr 00000018 is correct
# ------------------------------------------------
# t=      1675 [TB_READ]: addr=0000001c rdata=00000000
# ------------------------------------------------
# t=      1675 PASS: rdata = 00000000 at addr 0000001c is correct
# ------------------------------------------------
# Test_result PASSED
# ** Note: $finish    : ../tb/test_bench.v(94)
#    Time: 1775 ns  Iteration: 0  Instance: /test_bench
# End time: 23:04:48 on Sep 02,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
