

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Mon Mar  6 12:21:23 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      642|      642|  6.420 us|  6.420 us|  643|  643|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94                     |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_dct_1d_fu_102                                                  |dct_1d                                                  |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop  |      184|      184|        23|          -|          -|     8|        no|
        |- Col_DCT_Loop  |      184|      184|        23|          -|          -|     8|        no|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     44|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    8|     798|    997|    -|
|Memory           |        5|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    336|    -|
|Register         |        -|    -|      29|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|    8|     827|   1377|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    3|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_dct_1d_fu_102                                                  |dct_1d                                                  |        0|   8|  658|  345|    0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94                     |dct_Pipeline_RD_Loop_Row_RD_Loop_Col                    |        0|   0|   24|  156|    0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138                    |dct_Pipeline_WR_Loop_Row_WR_Loop_Col                    |        0|   0|   36|  156|    0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132  |dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |        0|   0|   40|  170|    0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126  |dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |        0|   0|   40|  170|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                              |                                                        |        0|   8|  798|  997|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |           Module           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |col_inbuf_U     |col_inbuf_RAM_AUTO_1R1W     |        1|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_in_U     |col_inbuf_RAM_AUTO_1R1W     |        1|  0|   0|    0|    64|   16|     1|         1024|
    |row_outbuf_i_U  |row_outbuf_i_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |col_outbuf_i_U  |row_outbuf_i_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   16|     1|         1024|
    |buf_2d_out_U    |row_outbuf_i_RAM_AUTO_1R1W  |        1|  0|   0|    0|    64|   16|     1|         1024|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                            |        5|  0|   0|    0|   320|   80|     5|         5120|
    +----------------+----------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_165_p2   |         +|   0|  0|  13|           4|           1|
    |add_ln54_fu_196_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln39_fu_159_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln54_fu_190_p2  |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  44|          16|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |buf_2d_in_address0            |  14|          3|    6|         18|
    |buf_2d_in_ce0                 |  14|          3|    1|          3|
    |buf_2d_in_ce1                 |   9|          2|    1|          2|
    |buf_2d_in_we0                 |   9|          2|    1|          2|
    |buf_2d_out_address0           |  14|          3|    6|         18|
    |buf_2d_out_ce0                |  14|          3|    1|          3|
    |buf_2d_out_we0                |   9|          2|    1|          2|
    |col_inbuf_address0            |  14|          3|    6|         18|
    |col_inbuf_ce0                 |  14|          3|    1|          3|
    |col_inbuf_ce1                 |   9|          2|    1|          2|
    |col_inbuf_we0                 |   9|          2|    1|          2|
    |col_outbuf_i_address0         |  14|          3|    6|         18|
    |col_outbuf_i_ce0              |  14|          3|    1|          3|
    |col_outbuf_i_we0              |   9|          2|    1|          2|
    |grp_dct_1d_fu_102_dst_offset  |  14|          3|    3|          9|
    |grp_dct_1d_fu_102_src_offset  |  14|          3|    3|          9|
    |grp_dct_1d_fu_102_src_q0      |  14|          3|   16|         48|
    |grp_dct_1d_fu_102_src_q1      |  14|          3|   16|         48|
    |i_1_fu_90                     |   9|          2|    4|          8|
    |i_fu_66                       |   9|          2|    4|          8|
    |row_outbuf_i_address0         |  14|          3|    6|         18|
    |row_outbuf_i_ce0              |  14|          3|    1|          3|
    |row_outbuf_i_we0              |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 336|         71|   89|        260|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                      | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                       |  10|   0|   10|          0|
    |grp_dct_1d_fu_102_ap_start_reg                                                  |   1|   0|    1|          0|
    |grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_94_ap_start_reg                     |   1|   0|    1|          0|
    |grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_138_ap_start_reg                    |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop_fu_126_ap_start_reg  |   1|   0|    1|          0|
    |i_1_fu_90                                                                       |   4|   0|    4|          0|
    |i_fu_66                                                                         |   4|   0|    4|          0|
    |trunc_ln39_reg_214                                                              |   3|   0|    3|          0|
    |trunc_ln54_reg_230                                                              |   3|   0|    3|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                           |  29|   0|   29|          0|
    +--------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

