--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 3 -s 1 -n 10 -fastpaths
-xml ml505top.twx ml505top.ncd -o ml505top.twr ml505top.pcf

Design file:              ml505top.ncd
Physical constraint file: ml505top.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-04-23, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! datapath/DUT2/Out_shift0002<31>   SLICE_X3Y64.B     SLICE_X3Y64.B1   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2488 paths analyzed, 429 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.087ns.
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_TDO_reg (SLICE_X40Y96.B3), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          datapath/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.052ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to datapath/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y16.DOADOU3 Trcko_DOWA            2.180   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X8Y84.A1       net (fanout=1)        1.247   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[25]
    SLICE_X8Y84.A        Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X15Y84.D2      net (fanout=1)        0.904   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_142
    SLICE_X15Y84.D       Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X27Y98.D2      net (fanout=1)        1.548   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X27Y98.CMUX    Topdc                 0.389   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_101
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y96.C4      net (fanout=1)        1.047   datapath/ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X40Y96.C       Tilo                  0.094   datapath/icon/U0/U_ICON/iTDO
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X40Y96.B3      net (fanout=1)        0.452   datapath/chipscope_control<3>
    SLICE_X40Y96.CLK     Tas                   0.003   datapath/icon/U0/U_ICON/iTDO
                                                       datapath/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       datapath/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.052ns (2.854ns logic, 5.198ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          datapath/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.939ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to datapath/icon/U0/U_ICON/U_TDO_reg
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X1Y18.DOPADOPU0 Trcko_DOPAW           2.180   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                         datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X16Y84.D4        net (fanout=1)        1.190   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[17]
    SLICE_X16Y84.D         Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
                                                         datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X15Y84.D1        net (fanout=1)        0.848   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X15Y84.D         Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
                                                         datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X27Y98.D2        net (fanout=1)        1.548   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X27Y98.CMUX      Topdc                 0.389   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_101
                                                         datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                         datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y96.C4        net (fanout=1)        1.047   datapath/ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X40Y96.C         Tilo                  0.094   datapath/icon/U0/U_ICON/iTDO
                                                         datapath/ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X40Y96.B3        net (fanout=1)        0.452   datapath/chipscope_control<3>
    SLICE_X40Y96.CLK       Tas                   0.003   datapath/icon/U0/U_ICON/iTDO
                                                         datapath/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                         datapath/icon/U0/U_ICON/U_TDO_reg
    ---------------------------------------------------  ---------------------------
    Total                                        7.939ns (2.854ns logic, 5.085ns route)
                                                         (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          datapath/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.921ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to datapath/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y16.DOADOU0 Trcko_DOWA            2.180   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X16Y84.D2      net (fanout=1)        1.172   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[19]
    SLICE_X16Y84.D       Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X15Y84.D1      net (fanout=1)        0.848   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_132
    SLICE_X15Y84.D       Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X27Y98.D2      net (fanout=1)        1.548   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_91
    SLICE_X27Y98.CMUX    Topdc                 0.389   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_101
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_41
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128/Mmux_O_2_f7
    SLICE_X40Y96.C4      net (fanout=1)        1.047   datapath/ila/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X40Y96.C       Tilo                  0.094   datapath/icon/U0/U_ICON/iTDO
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X40Y96.B3      net (fanout=1)        0.452   datapath/chipscope_control<3>
    SLICE_X40Y96.CLK     Tas                   0.003   datapath/icon/U0/U_ICON/iTDO
                                                       datapath/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       datapath/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.921ns (2.854ns logic, 5.067ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (SLICE_X34Y120.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.528ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y120.SR     net (fanout=3)        0.470   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y120.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.528ns (1.279ns logic, 4.249ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.423ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y97.A2      net (fanout=4)        0.797   datapath/icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y120.SR     net (fanout=3)        0.470   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y120.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.423ns (1.279ns logic, 4.144ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.259ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_SYNC/U_SYNC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X39Y93.D5      net (fanout=2)        0.585   datapath/icon/U0/U_ICON/iSYNC
    SLICE_X39Y93.D       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y107.A3     net (fanout=9)        1.637   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y120.SR     net (fanout=3)        0.470   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y120.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.259ns (1.279ns logic, 3.980ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (SLICE_X34Y120.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.526ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y120.SR     net (fanout=3)        0.470   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y120.CLK    Tsrck                 0.545   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.526ns (1.277ns logic, 4.249ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.421ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y97.A2      net (fanout=4)        0.797   datapath/icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y120.SR     net (fanout=3)        0.470   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y120.CLK    Tsrck                 0.545   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (1.277ns logic, 4.144ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.257ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_SYNC/U_SYNC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X39Y93.D5      net (fanout=2)        0.585   datapath/icon/U0/U_ICON/iSYNC
    SLICE_X39Y93.D       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y107.A3     net (fanout=9)        1.637   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y120.SR     net (fanout=3)        0.470   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y120.CLK    Tsrck                 0.545   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.257ns (1.277ns logic, 3.980ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (SLICE_X24Y135.DI), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.506ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y98.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X37Y98.A2      net (fanout=3)        0.757   datapath/icon/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X37Y98.A       Tilo                  0.094   datapath/chipscope_control<6>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X29Y118.A2     net (fanout=8)        1.930   datapath/icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X29Y118.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X29Y118.B6     net (fanout=16)       0.143   datapath/chipscope_control<9>
    SLICE_X29Y118.B      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1
    SLICE_X24Y135.DI     net (fanout=1)        1.609   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
    SLICE_X24Y135.CLK    Tds                   0.335   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      5.506ns (1.067ns logic, 4.439ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.494ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y97.CQ      Tcko                  0.471   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X33Y112.C1     net (fanout=9)        1.702   datapath/icon/U0/U_ICON/U_CMD/iTARGET[10]
    SLICE_X33Y112.C      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       datapath/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X29Y118.A3     net (fanout=1)        0.952   datapath/icon/U0/U_ICON/iCOMMAND_SEL[5]
    SLICE_X29Y118.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X29Y118.B6     net (fanout=16)       0.143   datapath/chipscope_control<9>
    SLICE_X29Y118.B      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1
    SLICE_X24Y135.DI     net (fanout=1)        1.609   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
    SLICE_X24Y135.CLK    Tds                   0.335   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      5.494ns (1.088ns logic, 4.406ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y97.DQ      Tcko                  0.471   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X33Y112.C2     net (fanout=9)        1.606   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X33Y112.C      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/iTRIGGER
                                                       datapath/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[5].U_LUT
    SLICE_X29Y118.A3     net (fanout=1)        0.952   datapath/icon/U0/U_ICON/iCOMMAND_SEL[5]
    SLICE_X29Y118.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_LCE
    SLICE_X29Y118.B6     net (fanout=16)       0.143   datapath/chipscope_control<9>
    SLICE_X29Y118.B      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_BRK1
    SLICE_X24Y135.DI     net (fanout=1)        1.609   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data[4]
    SLICE_X24Y135.CLK    Tds                   0.335   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_MUXD/O
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_V5.U_CS_GAND_SRL_V5/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE/U_SRLD
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (1.088ns logic, 4.310ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (SLICE_X34Y119.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.279ns logic, 4.115ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y97.A2      net (fanout=4)        0.797   datapath/icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (1.279ns logic, 4.010ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_SYNC/U_SYNC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X39Y93.D5      net (fanout=2)        0.585   datapath/icon/U0/U_ICON/iSYNC
    SLICE_X39Y93.D       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y107.A3     net (fanout=9)        1.637   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.279ns logic, 3.846ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (SLICE_X34Y119.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.279ns logic, 4.115ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y97.A2      net (fanout=4)        0.797   datapath/icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (1.279ns logic, 4.010ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_SYNC/U_SYNC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X39Y93.D5      net (fanout=2)        0.585   datapath/icon/U0/U_ICON/iSYNC
    SLICE_X39Y93.D       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y107.A3     net (fanout=9)        1.637   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.279ns logic, 3.846ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE (SLICE_X34Y119.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.394ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.394ns (1.279ns logic, 4.115ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.289ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y97.A2      net (fanout=4)        0.797   datapath/icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.289ns (1.279ns logic, 4.010ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.125ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_SYNC/U_SYNC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X39Y93.D5      net (fanout=2)        0.585   datapath/icon/U0/U_ICON/iSYNC
    SLICE_X39Y93.D       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y107.A3     net (fanout=9)        1.637   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.125ns (1.279ns logic, 3.846ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (SLICE_X34Y119.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.392ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.545   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (1.277ns logic, 4.115ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.287ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y97.A2      net (fanout=4)        0.797   datapath/icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.545   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.287ns (1.277ns logic, 4.010ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_SYNC/U_SYNC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X39Y93.D5      net (fanout=2)        0.585   datapath/icon/U0/U_ICON/iSYNC
    SLICE_X39Y93.D       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y107.A3     net (fanout=9)        1.637   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y119.SR     net (fanout=3)        0.336   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y119.CLK    Tsrck                 0.545   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.123ns (1.277ns logic, 3.846ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (SLICE_X34Y118.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y118.SR     net (fanout=3)        0.323   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y118.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.279ns logic, 4.102ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.276ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y97.A2      net (fanout=4)        0.797   datapath/icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y118.SR     net (fanout=3)        0.323   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y118.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (1.279ns logic, 3.997ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_SYNC/U_SYNC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X39Y93.D5      net (fanout=2)        0.585   datapath/icon/U0/U_ICON/iSYNC
    SLICE_X39Y93.D       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y107.A3     net (fanout=9)        1.637   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y118.SR     net (fanout=3)        0.323   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y118.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (1.279ns logic, 3.833ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (SLICE_X34Y118.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.381ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y118.SR     net (fanout=3)        0.323   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y118.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (1.279ns logic, 4.102ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.276ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X40Y97.A2      net (fanout=4)        0.797   datapath/icon/U0/U_ICON/iCORE_ID[2]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X36Y107.A2     net (fanout=9)        1.589   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y118.SR     net (fanout=3)        0.323   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y118.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.276ns (1.279ns logic, 3.997ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.112ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_SYNC/U_SYNC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y88.CQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X39Y93.D5      net (fanout=2)        0.585   datapath/icon/U0/U_ICON/iSYNC
    SLICE_X39Y93.D       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y107.A3     net (fanout=9)        1.637   datapath/icon/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y107.A      Tilo                  0.094   datapath/chipscope_control<4>
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X37Y118.D2     net (fanout=2)        1.288   datapath/chipscope_control<4>
    SLICE_X37Y118.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X34Y118.SR     net (fanout=3)        0.323   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X34Y118.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (1.279ns logic, 3.833ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (SLICE_X38Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.360ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y118.BQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    SLICE_X38Y118.AX     net (fanout=1)        0.175   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT[1]
    SLICE_X38Y118.CLK    Tckdi       (-Th)     0.229   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/I_H2L.U_DOUT
    -------------------------------------------------  ---------------------------
    Total                                      0.360ns (0.185ns logic, 0.175ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X42Y86.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_TDI_reg (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_TDI_reg to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y86.DQ      Tcko                  0.414   datapath/chipscope_control<1>
                                                       datapath/icon/U0/U_ICON/U_TDI_reg
    SLICE_X42Y86.CX      net (fanout=6)        0.170   datapath/chipscope_control<1>
    SLICE_X42Y86.CLK     Tckdi       (-Th)     0.218   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.196ns logic, 0.170ns route)
                                                       (53.6% logic, 46.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (SLICE_X25Y114.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.AQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[16]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X25Y114.BX     net (fanout=1)        0.282   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[13]
    SLICE_X25Y114.CLK    Tckdi       (-Th)     0.231   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[16]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[13].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X27Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.AQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[4]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X27Y107.BX     net (fanout=2)        0.286   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[1]
    SLICE_X27Y107.CLK    Tckdi       (-Th)     0.231   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[4]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (SLICE_X25Y111.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y111.AQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[12]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X25Y111.BX     net (fanout=2)        0.287   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[9]
    SLICE_X25Y111.CLK    Tckdi       (-Th)     0.231   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[12]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.183ns logic, 0.287ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_TDO_reg (SLICE_X40Y96.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          datapath/icon/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to datapath/icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.AQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X40Y96.B6      net (fanout=4)        0.278   datapath/icon/U0/U_ICON/iCORE_ID[0]
    SLICE_X40Y96.CLK     Tah         (-Th)     0.222   datapath/icon/U0/U_ICON/iTDO
                                                       datapath/icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       datapath/icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.192ns logic, 0.278ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X43Y87.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y87.BQ      Tcko                  0.414   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    SLICE_X43Y87.AX      net (fanout=2)        0.289   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[1]
    SLICE_X43Y87.CLK     Tckdi       (-Th)     0.229   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.185ns logic, 0.289ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X39Y118.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y118.AQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X39Y118.BX     net (fanout=2)        0.292   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT[0]
    SLICE_X39Y118.CLK    Tckdi       (-Th)     0.231   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.183ns logic, 0.292ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X25Y111.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y111.CQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[12]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X25Y111.DX     net (fanout=1)        0.282   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[11]
    SLICE_X25Y111.CLK    Tckdi       (-Th)     0.219   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[12]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X25Y114.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising at 30.000ns
  Destination Clock:    datapath/chipscope_control<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y114.CQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[16]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X25Y114.DX     net (fanout=1)        0.282   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[15]
    SLICE_X25Y114.CLK    Tckdi       (-Th)     0.219   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[16]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.195ns logic, 0.282ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Logical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X0Y16.CLKARDCLKL
  Clock network: datapath/chipscope_control<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Logical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKAU
  Location pin: RAMB36_X0Y16.CLKARDCLKU
  Clock network: datapath/chipscope_control<0>
--------------------------------------------------------------------------------
Slack: 27.778ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKAL
  Logical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKAL
  Location pin: RAMB36_X1Y15.CLKARDCLKL
  Clock network: datapath/chipscope_control<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.947ns.
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X43Y88.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.940   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y88.SR      net (fanout=3)        0.881   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y88.CLK     Tsrck                 0.547   datapath/icon/U0/U_ICON/iSYNC
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (1.091ns logic, 1.821ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X43Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.940   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y87.SR      net (fanout=3)        0.726   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y87.CLK     Tsrck                 0.547   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.091ns logic, 1.666ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X43Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.940   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y87.SR      net (fanout=3)        0.726   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y87.CLK     Tsrck                 0.547   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.091ns logic, 1.666ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X43Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.757ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.940   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y87.SR      net (fanout=3)        0.726   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y87.CLK     Tsrck                 0.547   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.757ns (1.091ns logic, 1.666ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X43Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.940   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X43Y87.SR      net (fanout=3)        0.726   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X43Y87.CLK     Tsrck                 0.545   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (1.089ns logic, 1.666ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X42Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.940   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y86.SR      net (fanout=3)        0.619   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y86.CLK     Tsrck                 0.547   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.091ns logic, 1.559ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X42Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.650ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.940   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y86.SR      net (fanout=3)        0.619   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y86.CLK     Tsrck                 0.547   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.650ns (1.091ns logic, 1.559ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X42Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.940   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y86.SR      net (fanout=3)        0.619   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y86.CLK     Tsrck                 0.545   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (1.089ns logic, 1.559ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X41Y98.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.704   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y98.CE      net (fanout=3)        1.160   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y98.CLK     Tceck                 0.229   datapath/icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.773ns logic, 1.864ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X41Y98.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.704   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y98.CE      net (fanout=3)        1.160   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y98.CLK     Tceck                 0.229   datapath/icon/U0/U_ICON/iCOMMAND_GRP[1]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.773ns logic, 1.864ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X42Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.107ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.142ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.865   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.087   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y86.SR      net (fanout=3)        0.569   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y86.CLK     Tcksr       (-Th)    -0.207   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.142ns (0.708ns logic, 1.434ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X42Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.143ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.865   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.087   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y86.SR      net (fanout=3)        0.569   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y86.CLK     Tcksr       (-Th)    -0.208   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.709ns logic, 1.434ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X42Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.143ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y83.A3      net (fanout=3)        0.865   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X44Y83.A       Tilo                  0.087   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X42Y86.SR      net (fanout=3)        0.569   datapath/icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X42Y86.CLK     Tcksr       (-Th)    -0.208   datapath/icon/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       datapath/icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.143ns (0.709ns logic, 1.434ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X40Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.648   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.087   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y97.CE      net (fanout=3)        0.961   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y97.CLK     Tckce       (-Th)    -0.044   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (0.545ns logic, 1.609ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X40Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.648   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.087   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y97.CE      net (fanout=3)        0.961   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y97.CLK     Tckce       (-Th)    -0.044   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (0.545ns logic, 1.609ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X40Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.648   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.087   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y97.CE      net (fanout=3)        0.961   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y97.CLK     Tckce       (-Th)    -0.044   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (0.545ns logic, 1.609ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X40Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.154ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.648   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.087   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X40Y97.CE      net (fanout=3)        0.961   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X40Y97.CLK     Tckce       (-Th)    -0.044   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.154ns (0.545ns logic, 1.609ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X41Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.648   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.087   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y97.CE      net (fanout=3)        0.961   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y97.CLK     Tckce       (-Th)    -0.046   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.547ns logic, 1.609ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (SLICE_X41Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.648   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.087   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y97.CE      net (fanout=3)        0.961   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y97.CLK     Tckce       (-Th)    -0.046   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.547ns logic, 1.609ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X41Y97.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.156ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y83.C5      net (fanout=3)        0.648   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X45Y83.C       Tilo                  0.087   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       datapath/icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y97.CE      net (fanout=3)        0.961   datapath/icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y97.CLK     Tckce       (-Th)    -0.046   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.156ns (0.547ns logic, 1.609ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.900ns.
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y76.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y76.D4      net (fanout=3)        0.387   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X46Y76.CLK     Tas                   0.028   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.478ns logic, 0.387ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point datapath/icon/U0/U_ICON/U_iDATA_CMD (SLICE_X46Y76.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          datapath/icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         datapath/icon/U0/iUPDATE_OUT rising
  Destination Clock:    datapath/icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/icon/U0/U_ICON/U_iDATA_CMD to datapath/icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y76.DQ      Tcko                  0.414   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X46Y76.D4      net (fanout=3)        0.356   datapath/icon/U0/U_ICON/iDATA_CMD
    SLICE_X46Y76.CLK     Tah         (-Th)     0.195   datapath/icon/U0/U_ICON/iDATA_CMD
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD_n
                                                       datapath/icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.219ns logic, 0.356ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 72 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X24Y136.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.136ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      3.101ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y125.B      Treg                  1.722   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_CE
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32
    SLICE_X24Y136.SR     net (fanout=3)        0.838   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/CMP_RESET
    SLICE_X24Y136.CLK    Tsrck                 0.541   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/WCNT_LCMP_Q
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (2.263ns logic, 0.838ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X26Y118.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.104ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y118.SR     net (fanout=3)        0.807   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y118.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (2.262ns logic, 0.807ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X26Y118.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.102ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      3.067ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y118.SR     net (fanout=3)        0.807   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y118.CLK    Tsrck                 0.545   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (2.260ns logic, 0.807ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X26Y116.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.100ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Data Path Delay:      3.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y116.SR     net (fanout=3)        0.803   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y116.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (2.262ns logic, 0.803ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (SLICE_X26Y116.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.100ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE (FF)
  Data Path Delay:      3.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y116.SR     net (fanout=3)        0.803   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y116.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[2].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (2.262ns logic, 0.803ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (SLICE_X26Y116.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.100ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE (FF)
  Data Path Delay:      3.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y116.SR     net (fanout=3)        0.803   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y116.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[3].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.065ns (2.262ns logic, 0.803ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (SLICE_X26Y116.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.098ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Data Path Delay:      3.063ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y116.SR     net (fanout=3)        0.803   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y116.CLK    Tsrck                 0.545   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (2.260ns logic, 0.803ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (SLICE_X26Y117.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.097ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE (FF)
  Data Path Delay:      3.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y117.SR     net (fanout=3)        0.800   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y117.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[5].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (2.262ns logic, 0.800ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X26Y117.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.097ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      3.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y117.SR     net (fanout=3)        0.800   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y117.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (2.262ns logic, 0.800ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (SLICE_X26Y117.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.097ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE (FF)
  Data Path Delay:      3.062ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y126.A      Treg                  1.715   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    SLICE_X26Y117.SR     net (fanout=3)        0.800   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/SCNT_RESET
    SLICE_X26Y117.CLK    Tsrck                 0.547   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[7].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (2.262ns logic, 0.800ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X48Y111.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.289ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y111.BQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X48Y111.AX     net (fanout=1)        0.146   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X48Y111.CLK    Tckdi       (-Th)     0.236   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.178ns logic, 0.146ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (SLICE_X26Y113.D6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.476ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR (FF)
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y111.DQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    SLICE_X26Y113.D6     net (fanout=2)        0.292   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
    SLICE_X26Y113.CLK    Tah         (-Th)     0.195   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_CAP_ADDR_MUX
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[7].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.219ns logic, 0.292ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X26Y113.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.543ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (FF)
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y111.CQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X26Y113.C5     net (fanout=2)        0.359   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[7]
    SLICE_X26Y113.CLK    Tah         (-Th)     0.195   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.219ns logic, 0.359ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (SLICE_X45Y112.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.550ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.585ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE to datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y110.AQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    SLICE_X45Y112.AX     net (fanout=1)        0.400   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
    SLICE_X45Y112.CLK    Tckdi       (-Th)     0.229   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.185ns logic, 0.400ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X32Y128.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.570ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.605ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y126.BQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X32Y128.AX     net (fanout=1)        0.427   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X32Y128.CLK    Tckdi       (-Th)     0.236   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (0.178ns logic, 0.427ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X27Y111.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.653ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y111.BQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[12]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X27Y111.B4     net (fanout=2)        0.470   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[10]
    SLICE_X27Y111.CLK    Tah         (-Th)     0.196   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.218ns logic, 0.470ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (SLICE_X26Y113.A4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.670ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR (FF)
  Data Path Delay:      0.705ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y111.AQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[4].U_SEL
    SLICE_X26Y113.A4     net (fanout=2)        0.488   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[5]
    SLICE_X26Y113.CLK    Tah         (-Th)     0.197   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_CAP_ADDR_MUX
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[4].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.705ns (0.217ns logic, 0.488ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X27Y111.A3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.726ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y111.AQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[12]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X27Y111.A3     net (fanout=2)        0.544   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[9]
    SLICE_X27Y111.CLK    Tah         (-Th)     0.197   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR[9]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.217ns logic, 0.544ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (SLICE_X26Y113.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.743ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR (FF)
  Data Path Delay:      0.778ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y111.BQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[8]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[5].U_SEL
    SLICE_X26Y113.B3     net (fanout=2)        0.560   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[6]
    SLICE_X26Y113.CLK    Tah         (-Th)     0.196   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_CAP_ADDR_MUX
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[5].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.778ns (0.218ns logic, 0.560ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X26Y110.B4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.806ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      0.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.BQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[4]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X26Y110.B4     net (fanout=2)        0.623   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec[2]
    SLICE_X26Y110.CLK    Tah         (-Th)     0.196   datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.841ns (0.218ns logic, 0.623ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 105 paths analyzed, 88 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X36Y117.B2), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.657ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.622ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    datapath/chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.DQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X31Y122.D1     net (fanout=1)        0.857   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat[7]
    SLICE_X31Y122.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X33Y121.A1     net (fanout=1)        1.017   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X33Y121.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[2]1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X36Y117.B2     net (fanout=1)        1.086   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X36Y117.CLK    Tas                   0.003   datapath/ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (0.662ns logic, 2.960ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.311ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.276ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    datapath/chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y123.DQ     Tcko                  0.450   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X31Y123.A1     net (fanout=1)        0.860   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat[3]
    SLICE_X31Y123.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat[3]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X33Y121.A4     net (fanout=1)        0.689   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X33Y121.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[2]1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X36Y117.B2     net (fanout=1)        1.086   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X36Y117.CLK    Tas                   0.003   datapath/ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.641ns logic, 2.635ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.188ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.153ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    datapath/chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y122.AQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat[7]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X31Y122.D5     net (fanout=1)        0.388   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/NS_dstat[4]
    SLICE_X31Y122.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X33Y121.A1     net (fanout=1)        1.017   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8
    SLICE_X33Y121.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[2]1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X36Y117.B2     net (fanout=1)        1.086   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X36Y117.CLK    Tas                   0.003   datapath/ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.153ns (0.662ns logic, 2.491ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X36Y117.B5), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.158ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.123ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    datapath/chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y115.DQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X32Y122.B1     net (fanout=2)        1.244   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X32Y122.AMUX   Topba                 0.354   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X37Y119.C5     net (fanout=1)        0.565   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X37Y119.C      Tilo                  0.094   datapath/ila/N14
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.B5     net (fanout=1)        0.392   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.CLK    Tas                   0.003   datapath/ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (0.922ns logic, 2.201ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.801ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.766ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    datapath/chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y123.CQ     Tcko                  0.450   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X32Y122.A1     net (fanout=2)        0.900   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X32Y122.AMUX   Tilo                  0.362   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/CAP_RESET_dly1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X37Y119.C5     net (fanout=1)        0.565   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X37Y119.C      Tilo                  0.094   datapath/ila/N14
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.B5     net (fanout=1)        0.392   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.CLK    Tas                   0.003   datapath/ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.766ns (0.909ns logic, 1.857ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.570ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.535ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    datapath/chipscope_control<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y120.CQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    SLICE_X36Y119.A2     net (fanout=3)        0.785   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X36Y119.A      Tilo                  0.094   datapath/ila/N15
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT_CNT[2]11_SW1
    SLICE_X37Y119.C1     net (fanout=1)        0.696   datapath/ila/N15
    SLICE_X37Y119.C      Tilo                  0.094   datapath/ila/N14
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.B5     net (fanout=1)        0.392   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.CLK    Tas                   0.003   datapath/ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.535ns (0.662ns logic, 1.873ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32 (SLICE_X24Y125.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.318ns (data path)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      2.318ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y139.DQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X24Y125.A3     net (fanout=14)       1.847   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.471ns logic, 1.847ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (SLICE_X24Y125.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.312ns (data path)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      2.312ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y139.DQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X24Y125.B3     net (fanout=14)       1.841   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (0.471ns logic, 1.841ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (SLICE_X24Y125.C2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.251ns (data path)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.251ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y139.DQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[0]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X24Y125.C2     net (fanout=14)       1.780   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[0]
    -------------------------------------------------  ---------------------------
    Total                                      2.251ns (0.471ns logic, 1.780ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (SLICE_X24Y124.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.177ns (data path)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      2.177ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_WCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y139.DQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X24Y124.A3     net (fanout=14)       1.706   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.471ns logic, 1.706ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (SLICE_X24Y126.A3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.172ns (data path)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      2.172ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y139.DQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[1]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X24Y126.A3     net (fanout=14)       1.701   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[1]
    -------------------------------------------------  ---------------------------
    Total                                      2.172ns (0.471ns logic, 1.701ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (SLICE_X28Y138.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.104ns (data path)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Data Path Delay:      2.104ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y122.AQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X28Y138.B4     net (fanout=13)       1.633   datapath/ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.104ns (0.471ns logic, 1.633ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (SLICE_X28Y138.A4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.101ns (data path)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Data Path Delay:      2.101ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y122.AQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/iTRIGGER
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X28Y138.A4     net (fanout=13)       1.630   datapath/ila/U0/I_YES_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.101ns (0.471ns logic, 1.630ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32 (SLICE_X24Y125.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.091ns (data path)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      2.091ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG to datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_CDONE/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y139.DQ     Tcko                  0.471   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[0]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_G2.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_YES_RPM.I_YES_OREG.OUT_REG
    SLICE_X24Y125.A2     net (fanout=14)       1.620   datapath/ila/U0/I_YES_D.U_ILA/iCAP_STATE[0]
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.471ns logic, 1.620ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X36Y117.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.053ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.018ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<13> falling
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y113.AQ     Tcklo                 0.698   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y114.D2     net (fanout=1)        0.778   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y114.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X37Y119.C3     net (fanout=2)        0.959   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X37Y119.C      Tilo                  0.094   datapath/ila/N14
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.B5     net (fanout=1)        0.392   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.CLK    Tas                   0.003   datapath/ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (0.889ns logic, 2.129ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X43Y114.CX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.929ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.894ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<13> falling
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y113.AQ     Tcklo                 0.698   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y114.D2     net (fanout=1)        0.778   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y114.D      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y114.CX     net (fanout=2)        0.320   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y114.CLK    Tdick                 0.004   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.796ns logic, 1.098ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X42Y114.D2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.539ns (data path - clock path skew + uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<13> falling
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y113.AQ     Tcklo                 0.698   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y114.D2     net (fanout=1)        0.778   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y114.CLK    Tas                   0.028   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.726ns logic, 0.778ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X42Y114.D2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.128ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<13> falling
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y113.AQ     Tcklo                 0.642   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y114.D2     net (fanout=1)        0.716   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y114.CLK    Tah         (-Th)     0.195   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.163ns (0.447ns logic, 0.716ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X43Y114.CX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.486ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.521ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<13> falling
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y113.AQ     Tcklo                 0.642   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y114.D2     net (fanout=1)        0.716   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y114.D      Tilo                  0.087   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X43Y114.CX     net (fanout=2)        0.294   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X43Y114.CLK    Tckdi       (-Th)     0.218   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.511ns logic, 1.010ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X36Y117.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.517ns (datapath - clock path skew - uncertainty)
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.552ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         datapath/chipscope_control<13> falling
  Destination Clock:    datapath/chipscope_control<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y113.AQ     Tcklo                 0.642   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y114.D2     net (fanout=1)        0.716   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y114.D      Tilo                  0.087   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X37Y119.C3     net (fanout=2)        0.882   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X37Y119.C      Tilo                  0.087   datapath/ila/N14
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.B5     net (fanout=1)        0.360   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X36Y117.CLK    Tah         (-Th)     0.222   datapath/ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.594ns logic, 1.958ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X43Y113.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.926ns (data path)
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.926ns (Levels of Logic = 2)
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y97.DQ      Tcko                  0.450   datapath/icon/U0/U_ICON/iCORE_ID[3]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X40Y97.A1      net (fanout=4)        0.902   datapath/icon/U0/U_ICON/iCORE_ID[3]
    SLICE_X40Y97.A       Tilo                  0.094   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X45Y111.A4     net (fanout=9)        1.632   datapath/icon/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X45Y111.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X43Y113.CLK    net (fanout=5)        0.754   datapath/chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (0.638ns logic, 3.288ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.878ns (data path)
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.878ns (Levels of Logic = 2)
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y97.BQ      Tcko                  0.471   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X41Y111.C2     net (fanout=9)        1.604   datapath/icon/U0/U_ICON/U_CMD/iTARGET[9]
    SLICE_X41Y111.C      Tilo                  0.094   datapath/icon/U0/U_ICON/iCOMMAND_SEL[9]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X45Y111.A1     net (fanout=1)        0.861   datapath/icon/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X45Y111.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X43Y113.CLK    net (fanout=5)        0.754   datapath/chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (0.659ns logic, 3.219ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.855ns (data path)
  Source:               datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.855ns (Levels of Logic = 2)
  Source Clock:         datapath/chipscope_control<0> rising at 0.000ns

  Maximum Data Path: datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y97.CQ      Tcko                  0.471   datapath/icon/U0/U_ICON/U_CMD/iTARGET[11]
                                                       datapath/icon/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X41Y111.C3     net (fanout=9)        1.581   datapath/icon/U0/U_ICON/U_CMD/iTARGET[10]
    SLICE_X41Y111.C      Tilo                  0.094   datapath/icon/U0/U_ICON/iCOMMAND_SEL[9]
                                                       datapath/icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X45Y111.A1     net (fanout=1)        0.861   datapath/icon/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X45Y111.A      Tilo                  0.094   datapath/ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
                                                       datapath/icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X43Y113.CLK    net (fanout=5)        0.754   datapath/chipscope_control<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.855ns (0.659ns logic, 3.196ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26711 paths analyzed, 986 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.192ns.
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_DQ.G_DW[11].U_DQ (SLICE_X30Y92.DX), 440 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[11].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      10.883ns (Levels of Logic = 6)
  Clock Path Skew:      -0.274ns (1.238 - 1.512)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[11].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X12Y62.B4      net (fanout=30)       1.244   datapath/DUT2/N7
    SLICE_X12Y62.B       Tilo                  0.094   datapath/DUT2/Sh138
                                                       datapath/DUT2/Out<0>104
    SLICE_X12Y62.A5      net (fanout=1)        0.244   datapath/DUT2/Out<0>104
    SLICE_X12Y62.A       Tilo                  0.094   datapath/DUT2/Sh138
                                                       datapath/DUT2/Out<0>295
    SLICE_X30Y92.DX      net (fanout=2)        2.040   datapath/alu_out<0>
    SLICE_X30Y92.CLK     Tdick                -0.005   datapath/ila/U0/iDATA[11]
                                                       datapath/ila/U0/I_DQ.G_DW[11].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                     10.883ns (3.016ns logic, 7.867ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[11].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      10.640ns (Levels of Logic = 6)
  Clock Path Skew:      -0.274ns (1.238 - 1.512)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[11].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL5 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B3      net (fanout=9)        1.276   datapath/ram_dout<10>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X12Y62.B4      net (fanout=30)       1.244   datapath/DUT2/N7
    SLICE_X12Y62.B       Tilo                  0.094   datapath/DUT2/Sh138
                                                       datapath/DUT2/Out<0>104
    SLICE_X12Y62.A5      net (fanout=1)        0.244   datapath/DUT2/Out<0>104
    SLICE_X12Y62.A       Tilo                  0.094   datapath/DUT2/Sh138
                                                       datapath/DUT2/Out<0>295
    SLICE_X30Y92.DX      net (fanout=2)        2.040   datapath/alu_out<0>
    SLICE_X30Y92.CLK     Tdick                -0.005   datapath/ila/U0/iDATA[11]
                                                       datapath/ila/U0/I_DQ.G_DW[11].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                     10.640ns (3.016ns logic, 7.624ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[11].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      10.634ns (Levels of Logic = 6)
  Clock Path Skew:      -0.274ns (1.238 - 1.512)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[11].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL4 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.AX      net (fanout=11)       1.328   datapath/ram_dout<8>
    SLICE_X11Y66.AMUX    Taxa                  0.313   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X12Y62.B4      net (fanout=30)       1.244   datapath/DUT2/N7
    SLICE_X12Y62.B       Tilo                  0.094   datapath/DUT2/Sh138
                                                       datapath/DUT2/Out<0>104
    SLICE_X12Y62.A5      net (fanout=1)        0.244   datapath/DUT2/Out<0>104
    SLICE_X12Y62.A       Tilo                  0.094   datapath/DUT2/Sh138
                                                       datapath/DUT2/Out<0>295
    SLICE_X30Y92.DX      net (fanout=2)        2.040   datapath/alu_out<0>
    SLICE_X30Y92.CLK     Tdick                -0.005   datapath/ila/U0/iDATA[11]
                                                       datapath/ila/U0/I_DQ.G_DW[11].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                     10.634ns (2.958ns logic, 7.676ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_DQ.G_DW[12].U_DQ (SLICE_X21Y73.AX), 202 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[12].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      10.163ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[12].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X10Y62.C1      net (fanout=30)       1.441   datapath/DUT2/N7
    SLICE_X10Y62.C       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>106
    SLICE_X10Y62.B3      net (fanout=1)        0.452   datapath/DUT2/Out<1>106
    SLICE_X10Y62.B       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>162
    SLICE_X21Y73.AX      net (fanout=2)        0.918   datapath/alu_out<1>
    SLICE_X21Y73.CLK     Tdick                -0.008   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[12].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                     10.163ns (3.013ns logic, 7.150ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[12].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.920ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[12].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL5 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B3      net (fanout=9)        1.276   datapath/ram_dout<10>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X10Y62.C1      net (fanout=30)       1.441   datapath/DUT2/N7
    SLICE_X10Y62.C       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>106
    SLICE_X10Y62.B3      net (fanout=1)        0.452   datapath/DUT2/Out<1>106
    SLICE_X10Y62.B       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>162
    SLICE_X21Y73.AX      net (fanout=2)        0.918   datapath/alu_out<1>
    SLICE_X21Y73.CLK     Tdick                -0.008   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[12].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.920ns (3.013ns logic, 6.907ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[12].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.914ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[12].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL4 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.AX      net (fanout=11)       1.328   datapath/ram_dout<8>
    SLICE_X11Y66.AMUX    Taxa                  0.313   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X10Y62.C1      net (fanout=30)       1.441   datapath/DUT2/N7
    SLICE_X10Y62.C       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>106
    SLICE_X10Y62.B3      net (fanout=1)        0.452   datapath/DUT2/Out<1>106
    SLICE_X10Y62.B       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>162
    SLICE_X21Y73.AX      net (fanout=2)        0.918   datapath/alu_out<1>
    SLICE_X21Y73.CLK     Tdick                -0.008   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[12].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.914ns (2.955ns logic, 6.959ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_DQ.G_DW[35].U_DQ (SLICE_X7Y74.DX), 501 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[35].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      10.061ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.660 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[35].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X9Y64.C5       net (fanout=39)       1.112   datapath/DUT2/Out_or0000
    SLICE_X9Y64.C        Tilo                  0.094   datapath/accum_reg<7>
                                                       datapath/DUT2/Out<16>73
    SLICE_X3Y68.B2       net (fanout=32)       1.302   datapath/DUT2/N130
    SLICE_X3Y68.B        Tilo                  0.094   datapath/DUT2/Out<24>100
                                                       datapath/DUT2/Out<24>100
    SLICE_X3Y68.C3       net (fanout=2)        0.432   datapath/DUT2/Out<24>100
    SLICE_X3Y68.CMUX     Tilo                  0.392   datapath/DUT2/Out<24>100
                                                       datapath/DUT2/Out<24>129_SW0_G
                                                       datapath/DUT2/Out<24>129_SW0
    SLICE_X5Y68.A1       net (fanout=1)        0.855   N99
    SLICE_X5Y68.A        Tilo                  0.094   datapath/ila/U0/iDATA[39]
                                                       datapath/DUT2/Out<24>296
    SLICE_X7Y74.DX       net (fanout=2)        0.665   datapath/alu_out<24>
    SLICE_X7Y74.CLK      Tdick                 0.002   datapath/ila/U0/iDATA[35]
                                                       datapath/ila/U0/I_DQ.G_DW[35].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                     10.061ns (3.321ns logic, 6.740ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[35].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.900ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.660 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[35].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X9Y64.C5       net (fanout=39)       1.112   datapath/DUT2/Out_or0000
    SLICE_X9Y64.C        Tilo                  0.094   datapath/accum_reg<7>
                                                       datapath/DUT2/Out<16>73
    SLICE_X3Y68.B2       net (fanout=32)       1.302   datapath/DUT2/N130
    SLICE_X3Y68.B        Tilo                  0.094   datapath/DUT2/Out<24>100
                                                       datapath/DUT2/Out<24>100
    SLICE_X3Y68.D6       net (fanout=2)        0.274   datapath/DUT2/Out<24>100
    SLICE_X3Y68.CMUX     Topdc                 0.389   datapath/DUT2/Out<24>100
                                                       datapath/DUT2/Out<24>129_SW0_F
                                                       datapath/DUT2/Out<24>129_SW0
    SLICE_X5Y68.A1       net (fanout=1)        0.855   N99
    SLICE_X5Y68.A        Tilo                  0.094   datapath/ila/U0/iDATA[39]
                                                       datapath/DUT2/Out<24>296
    SLICE_X7Y74.DX       net (fanout=2)        0.665   datapath/alu_out<24>
    SLICE_X7Y74.CLK      Tdick                 0.002   datapath/ila/U0/iDATA[35]
                                                       datapath/ila/U0/I_DQ.G_DW[35].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.900ns (3.318ns logic, 6.582ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.336ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[35].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.818ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.660 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[35].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL5 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B3      net (fanout=9)        1.276   datapath/ram_dout<10>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X9Y64.C5       net (fanout=39)       1.112   datapath/DUT2/Out_or0000
    SLICE_X9Y64.C        Tilo                  0.094   datapath/accum_reg<7>
                                                       datapath/DUT2/Out<16>73
    SLICE_X3Y68.B2       net (fanout=32)       1.302   datapath/DUT2/N130
    SLICE_X3Y68.B        Tilo                  0.094   datapath/DUT2/Out<24>100
                                                       datapath/DUT2/Out<24>100
    SLICE_X3Y68.C3       net (fanout=2)        0.432   datapath/DUT2/Out<24>100
    SLICE_X3Y68.CMUX     Tilo                  0.392   datapath/DUT2/Out<24>100
                                                       datapath/DUT2/Out<24>129_SW0_G
                                                       datapath/DUT2/Out<24>129_SW0
    SLICE_X5Y68.A1       net (fanout=1)        0.855   N99
    SLICE_X5Y68.A        Tilo                  0.094   datapath/ila/U0/iDATA[39]
                                                       datapath/DUT2/Out<24>296
    SLICE_X7Y74.DX       net (fanout=2)        0.665   datapath/alu_out<24>
    SLICE_X7Y74.CLK      Tdick                 0.002   datapath/ila/U0/iDATA[35]
                                                       datapath/ila/U0/I_DQ.G_DW[35].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.818ns (3.321ns logic, 6.497ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_DQ.G_DW[14].U_DQ (SLICE_X21Y73.CX), 203 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[14].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.933ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[14].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y63.B2       net (fanout=30)       1.177   datapath/DUT2/N7
    SLICE_X7Y63.B        Tilo                  0.094   datapath/DUT2/Out<3>4
                                                       datapath/DUT2/Out<3>46
    SLICE_X7Y63.A5       net (fanout=1)        0.224   datapath/DUT2/Out<3>46
    SLICE_X7Y63.A        Tilo                  0.094   datapath/DUT2/Out<3>4
                                                       datapath/DUT2/Out<3>350
    SLICE_X21Y73.CX      net (fanout=2)        1.168   datapath/alu_out<3>
    SLICE_X21Y73.CLK     Tdick                 0.004   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[14].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.933ns (3.025ns logic, 6.908ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[14].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.690ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[14].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL5 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B3      net (fanout=9)        1.276   datapath/ram_dout<10>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y63.B2       net (fanout=30)       1.177   datapath/DUT2/N7
    SLICE_X7Y63.B        Tilo                  0.094   datapath/DUT2/Out<3>4
                                                       datapath/DUT2/Out<3>46
    SLICE_X7Y63.A5       net (fanout=1)        0.224   datapath/DUT2/Out<3>46
    SLICE_X7Y63.A        Tilo                  0.094   datapath/DUT2/Out<3>4
                                                       datapath/DUT2/Out<3>350
    SLICE_X21Y73.CX      net (fanout=2)        1.168   datapath/alu_out<3>
    SLICE_X21Y73.CLK     Tdick                 0.004   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[14].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.690ns (3.025ns logic, 6.665ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[14].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.684ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[14].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL4 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.AX      net (fanout=11)       1.328   datapath/ram_dout<8>
    SLICE_X11Y66.AMUX    Taxa                  0.313   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y63.B2       net (fanout=30)       1.177   datapath/DUT2/N7
    SLICE_X7Y63.B        Tilo                  0.094   datapath/DUT2/Out<3>4
                                                       datapath/DUT2/Out<3>46
    SLICE_X7Y63.A5       net (fanout=1)        0.224   datapath/DUT2/Out<3>46
    SLICE_X7Y63.A        Tilo                  0.094   datapath/DUT2/Out<3>4
                                                       datapath/DUT2/Out<3>350
    SLICE_X21Y73.CX      net (fanout=2)        1.168   datapath/alu_out<3>
    SLICE_X21Y73.CLK     Tdick                 0.004   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[14].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.684ns (2.967ns logic, 6.717ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_DQ.G_DW[24].U_DQ (SLICE_X4Y74.AX), 539 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[24].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.970ns (Levels of Logic = 6)
  Clock Path Skew:      -0.105ns (0.666 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[24].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X7Y69.A1       net (fanout=39)       1.252   datapath/DUT2/Out_or0000
    SLICE_X7Y69.A        Tilo                  0.094   N15
                                                       datapath/DUT2/Sh571_SW0
    SLICE_X0Y63.A1       net (fanout=9)        1.341   datapath/DUT2/Out<10>51
    SLICE_X0Y63.A        Tilo                  0.094   N70
                                                       datapath/DUT2/Out<13>116_SW1
    SLICE_X0Y65.B4       net (fanout=1)        0.538   N70
    SLICE_X0Y65.B        Tilo                  0.094   N20
                                                       datapath/DUT2/Out<13>174_SW0
    SLICE_X0Y65.C3       net (fanout=2)        0.451   N20
    SLICE_X0Y65.CMUX     Tilo                  0.376   N20
                                                       datapath/DUT2/Out<13>174_G
                                                       datapath/DUT2/Out<13>174
    SLICE_X4Y74.AX       net (fanout=2)        0.723   datapath/alu_out<13>
    SLICE_X4Y74.CLK      Tdick                -0.012   datapath/ila/U0/iDATA[27]
                                                       datapath/ila/U0/I_DQ.G_DW[24].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.970ns (3.291ns logic, 6.679ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[24].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.859ns (Levels of Logic = 6)
  Clock Path Skew:      -0.105ns (0.666 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[24].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X7Y69.A1       net (fanout=39)       1.252   datapath/DUT2/Out_or0000
    SLICE_X7Y69.A        Tilo                  0.094   N15
                                                       datapath/DUT2/Sh571_SW0
    SLICE_X1Y63.B1       net (fanout=9)        1.299   datapath/DUT2/Out<10>51
    SLICE_X1Y63.B        Tilo                  0.094   datapath/DUT2/Sh29
                                                       datapath/DUT2/Out<13>116_SW0
    SLICE_X0Y65.B6       net (fanout=1)        0.469   N69
    SLICE_X0Y65.B        Tilo                  0.094   N20
                                                       datapath/DUT2/Out<13>174_SW0
    SLICE_X0Y65.C3       net (fanout=2)        0.451   N20
    SLICE_X0Y65.CMUX     Tilo                  0.376   N20
                                                       datapath/DUT2/Out<13>174_G
                                                       datapath/DUT2/Out<13>174
    SLICE_X4Y74.AX       net (fanout=2)        0.723   datapath/alu_out<13>
    SLICE_X4Y74.CLK      Tdick                -0.012   datapath/ila/U0/iDATA[27]
                                                       datapath/ila/U0/I_DQ.G_DW[24].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.859ns (3.291ns logic, 6.568ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[24].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.803ns (Levels of Logic = 6)
  Clock Path Skew:      -0.105ns (0.666 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[24].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X7Y69.A1       net (fanout=39)       1.252   datapath/DUT2/Out_or0000
    SLICE_X7Y69.A        Tilo                  0.094   N15
                                                       datapath/DUT2/Sh571_SW0
    SLICE_X0Y63.A1       net (fanout=9)        1.341   datapath/DUT2/Out<10>51
    SLICE_X0Y63.A        Tilo                  0.094   N70
                                                       datapath/DUT2/Out<13>116_SW1
    SLICE_X0Y65.B4       net (fanout=1)        0.538   N70
    SLICE_X0Y65.B        Tilo                  0.094   N20
                                                       datapath/DUT2/Out<13>174_SW0
    SLICE_X0Y65.D6       net (fanout=2)        0.286   N20
    SLICE_X0Y65.CMUX     Topdc                 0.374   N20
                                                       datapath/DUT2/Out<13>174_F
                                                       datapath/DUT2/Out<13>174
    SLICE_X4Y74.AX       net (fanout=2)        0.723   datapath/alu_out<13>
    SLICE_X4Y74.CLK      Tdick                -0.012   datapath/ila/U0/iDATA[27]
                                                       datapath/ila/U0/I_DQ.G_DW[24].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.803ns (3.289ns logic, 6.514ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/accum_reg_23 (SLICE_X7Y70.DX), 432 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_23 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.915ns (Levels of Logic = 6)
  Clock Path Skew:      -0.130ns (0.641 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y72.A3       net (fanout=30)       1.086   datapath/DUT2/N7
    SLICE_X7Y72.A        Tilo                  0.094   datapath/DUT2/Out<20>267
                                                       datapath/DUT2/Out<23>111_SW0
    SLICE_X7Y71.A1       net (fanout=1)        0.852   N78
    SLICE_X7Y71.A        Tilo                  0.094   datapath/accum_reg<19>
                                                       datapath/DUT2/Out<23>319
    SLICE_X7Y70.DX       net (fanout=2)        0.615   datapath/alu_out<23>
    SLICE_X7Y70.CLK      Tdick                 0.002   datapath/accum_reg<23>
                                                       datapath/accum_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      9.915ns (3.023ns logic, 6.892ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_23 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.672ns (Levels of Logic = 6)
  Clock Path Skew:      -0.130ns (0.641 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL5 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B3      net (fanout=9)        1.276   datapath/ram_dout<10>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y72.A3       net (fanout=30)       1.086   datapath/DUT2/N7
    SLICE_X7Y72.A        Tilo                  0.094   datapath/DUT2/Out<20>267
                                                       datapath/DUT2/Out<23>111_SW0
    SLICE_X7Y71.A1       net (fanout=1)        0.852   N78
    SLICE_X7Y71.A        Tilo                  0.094   datapath/accum_reg<19>
                                                       datapath/DUT2/Out<23>319
    SLICE_X7Y70.DX       net (fanout=2)        0.615   datapath/alu_out<23>
    SLICE_X7Y70.CLK      Tdick                 0.002   datapath/accum_reg<23>
                                                       datapath/accum_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      9.672ns (3.023ns logic, 6.649ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_23 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.666ns (Levels of Logic = 6)
  Clock Path Skew:      -0.130ns (0.641 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL4 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.AX      net (fanout=11)       1.328   datapath/ram_dout<8>
    SLICE_X11Y66.AMUX    Taxa                  0.313   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y72.A3       net (fanout=30)       1.086   datapath/DUT2/N7
    SLICE_X7Y72.A        Tilo                  0.094   datapath/DUT2/Out<20>267
                                                       datapath/DUT2/Out<23>111_SW0
    SLICE_X7Y71.A1       net (fanout=1)        0.852   N78
    SLICE_X7Y71.A        Tilo                  0.094   datapath/accum_reg<19>
                                                       datapath/DUT2/Out<23>319
    SLICE_X7Y70.DX       net (fanout=2)        0.615   datapath/alu_out<23>
    SLICE_X7Y70.CLK      Tdick                 0.002   datapath/accum_reg<23>
                                                       datapath/accum_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      9.666ns (2.965ns logic, 6.701ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point datapath/accum_reg_13 (SLICE_X7Y68.BX), 539 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.905ns (Levels of Logic = 6)
  Clock Path Skew:      -0.124ns (0.647 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X7Y69.A1       net (fanout=39)       1.252   datapath/DUT2/Out_or0000
    SLICE_X7Y69.A        Tilo                  0.094   N15
                                                       datapath/DUT2/Sh571_SW0
    SLICE_X0Y63.A1       net (fanout=9)        1.341   datapath/DUT2/Out<10>51
    SLICE_X0Y63.A        Tilo                  0.094   N70
                                                       datapath/DUT2/Out<13>116_SW1
    SLICE_X0Y65.B4       net (fanout=1)        0.538   N70
    SLICE_X0Y65.B        Tilo                  0.094   N20
                                                       datapath/DUT2/Out<13>174_SW0
    SLICE_X0Y65.C3       net (fanout=2)        0.451   N20
    SLICE_X0Y65.CMUX     Tilo                  0.376   N20
                                                       datapath/DUT2/Out<13>174_G
                                                       datapath/DUT2/Out<13>174
    SLICE_X7Y68.BX       net (fanout=2)        0.657   datapath/alu_out<13>
    SLICE_X7Y68.CLK      Tdick                -0.011   datapath/accum_reg<15>
                                                       datapath/accum_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      9.905ns (3.292ns logic, 6.613ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.794ns (Levels of Logic = 6)
  Clock Path Skew:      -0.124ns (0.647 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X7Y69.A1       net (fanout=39)       1.252   datapath/DUT2/Out_or0000
    SLICE_X7Y69.A        Tilo                  0.094   N15
                                                       datapath/DUT2/Sh571_SW0
    SLICE_X1Y63.B1       net (fanout=9)        1.299   datapath/DUT2/Out<10>51
    SLICE_X1Y63.B        Tilo                  0.094   datapath/DUT2/Sh29
                                                       datapath/DUT2/Out<13>116_SW0
    SLICE_X0Y65.B6       net (fanout=1)        0.469   N69
    SLICE_X0Y65.B        Tilo                  0.094   N20
                                                       datapath/DUT2/Out<13>174_SW0
    SLICE_X0Y65.C3       net (fanout=2)        0.451   N20
    SLICE_X0Y65.CMUX     Tilo                  0.376   N20
                                                       datapath/DUT2/Out<13>174_G
                                                       datapath/DUT2/Out<13>174
    SLICE_X7Y68.BX       net (fanout=2)        0.657   datapath/alu_out<13>
    SLICE_X7Y68.CLK      Tdick                -0.011   datapath/accum_reg<15>
                                                       datapath/accum_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      9.794ns (3.292ns logic, 6.502ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_13 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.738ns (Levels of Logic = 6)
  Clock Path Skew:      -0.124ns (0.647 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X7Y69.A1       net (fanout=39)       1.252   datapath/DUT2/Out_or0000
    SLICE_X7Y69.A        Tilo                  0.094   N15
                                                       datapath/DUT2/Sh571_SW0
    SLICE_X0Y63.A1       net (fanout=9)        1.341   datapath/DUT2/Out<10>51
    SLICE_X0Y63.A        Tilo                  0.094   N70
                                                       datapath/DUT2/Out<13>116_SW1
    SLICE_X0Y65.B4       net (fanout=1)        0.538   N70
    SLICE_X0Y65.B        Tilo                  0.094   N20
                                                       datapath/DUT2/Out<13>174_SW0
    SLICE_X0Y65.D6       net (fanout=2)        0.286   N20
    SLICE_X0Y65.CMUX     Topdc                 0.374   N20
                                                       datapath/DUT2/Out<13>174_F
                                                       datapath/DUT2/Out<13>174
    SLICE_X7Y68.BX       net (fanout=2)        0.657   datapath/alu_out<13>
    SLICE_X7Y68.CLK      Tdick                -0.011   datapath/accum_reg<15>
                                                       datapath/accum_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      9.738ns (3.290ns logic, 6.448ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_DQ.G_DW[34].U_DQ (SLICE_X7Y74.CX), 432 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[34].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.758ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.660 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[34].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y72.A3       net (fanout=30)       1.086   datapath/DUT2/N7
    SLICE_X7Y72.A        Tilo                  0.094   datapath/DUT2/Out<20>267
                                                       datapath/DUT2/Out<23>111_SW0
    SLICE_X7Y71.A1       net (fanout=1)        0.852   N78
    SLICE_X7Y71.A        Tilo                  0.094   datapath/accum_reg<19>
                                                       datapath/DUT2/Out<23>319
    SLICE_X7Y74.CX       net (fanout=2)        0.456   datapath/alu_out<23>
    SLICE_X7Y74.CLK      Tdick                 0.004   datapath/ila/U0/iDATA[35]
                                                       datapath/ila/U0/I_DQ.G_DW[34].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.758ns (3.025ns logic, 6.733ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[34].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.515ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.660 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[34].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL5 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B3      net (fanout=9)        1.276   datapath/ram_dout<10>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y72.A3       net (fanout=30)       1.086   datapath/DUT2/N7
    SLICE_X7Y72.A        Tilo                  0.094   datapath/DUT2/Out<20>267
                                                       datapath/DUT2/Out<23>111_SW0
    SLICE_X7Y71.A1       net (fanout=1)        0.852   N78
    SLICE_X7Y71.A        Tilo                  0.094   datapath/accum_reg<19>
                                                       datapath/DUT2/Out<23>319
    SLICE_X7Y74.CX       net (fanout=2)        0.456   datapath/alu_out<23>
    SLICE_X7Y74.CLK      Tdick                 0.004   datapath/ila/U0/iDATA[35]
                                                       datapath/ila/U0/I_DQ.G_DW[34].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.515ns (3.025ns logic, 6.490ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[34].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.509ns (Levels of Logic = 6)
  Clock Path Skew:      -0.111ns (0.660 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[34].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL4 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.AX      net (fanout=11)       1.328   datapath/ram_dout<8>
    SLICE_X11Y66.AMUX    Taxa                  0.313   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X7Y72.A3       net (fanout=30)       1.086   datapath/DUT2/N7
    SLICE_X7Y72.A        Tilo                  0.094   datapath/DUT2/Out<20>267
                                                       datapath/DUT2/Out<23>111_SW0
    SLICE_X7Y71.A1       net (fanout=1)        0.852   N78
    SLICE_X7Y71.A        Tilo                  0.094   datapath/accum_reg<19>
                                                       datapath/DUT2/Out<23>319
    SLICE_X7Y74.CX       net (fanout=2)        0.456   datapath/alu_out<23>
    SLICE_X7Y74.CLK      Tdick                 0.004   datapath/ila/U0/iDATA[35]
                                                       datapath/ila/U0/I_DQ.G_DW[34].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.509ns (2.967ns logic, 6.542ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_DQ.G_DW[13].U_DQ (SLICE_X21Y73.BX), 203 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[13].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.693ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[13].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X12Y64.B4      net (fanout=30)       1.244   datapath/DUT2/N7
    SLICE_X12Y64.B       Tilo                  0.094   datapath/DUT2/Out<2>46
                                                       datapath/DUT2/Out<2>46
    SLICE_X12Y64.A5      net (fanout=1)        0.244   datapath/DUT2/Out<2>46
    SLICE_X12Y64.A       Tilo                  0.094   datapath/DUT2/Out<2>46
                                                       datapath/DUT2/Out<2>350
    SLICE_X21Y73.BX      net (fanout=2)        0.856   datapath/alu_out<2>
    SLICE_X21Y73.CLK     Tdick                -0.011   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[13].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.693ns (3.010ns logic, 6.683ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[13].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.450ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[13].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL5 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B3      net (fanout=9)        1.276   datapath/ram_dout<10>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X12Y64.B4      net (fanout=30)       1.244   datapath/DUT2/N7
    SLICE_X12Y64.B       Tilo                  0.094   datapath/DUT2/Out<2>46
                                                       datapath/DUT2/Out<2>46
    SLICE_X12Y64.A5      net (fanout=1)        0.244   datapath/DUT2/Out<2>46
    SLICE_X12Y64.A       Tilo                  0.094   datapath/DUT2/Out<2>46
                                                       datapath/DUT2/Out<2>350
    SLICE_X21Y73.BX      net (fanout=2)        0.856   datapath/alu_out<2>
    SLICE_X21Y73.CLK     Tdick                -0.011   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[13].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.450ns (3.010ns logic, 6.440ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/ila/U0/I_DQ.G_DW[13].U_DQ (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.444ns (Levels of Logic = 6)
  Clock Path Skew:      -0.161ns (0.610 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/ila/U0/I_DQ.G_DW[13].U_DQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL4 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.AX      net (fanout=11)       1.328   datapath/ram_dout<8>
    SLICE_X11Y66.AMUX    Taxa                  0.313   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X12Y64.B4      net (fanout=30)       1.244   datapath/DUT2/N7
    SLICE_X12Y64.B       Tilo                  0.094   datapath/DUT2/Out<2>46
                                                       datapath/DUT2/Out<2>46
    SLICE_X12Y64.A5      net (fanout=1)        0.244   datapath/DUT2/Out<2>46
    SLICE_X12Y64.A       Tilo                  0.094   datapath/DUT2/Out<2>46
                                                       datapath/DUT2/Out<2>350
    SLICE_X21Y73.BX      net (fanout=2)        0.856   datapath/alu_out<2>
    SLICE_X21Y73.CLK     Tdick                -0.011   datapath/ila/U0/iDATA[15]
                                                       datapath/ila/U0/I_DQ.G_DW[13].U_DQ
    -------------------------------------------------  ---------------------------
    Total                                      9.444ns (2.952ns logic, 6.492ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/accum_reg_1 (SLICE_X12Y65.BX), 202 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_1 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.715ns (Levels of Logic = 6)
  Clock Path Skew:      -0.135ns (0.636 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL3 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B1      net (fanout=11)       1.519   datapath/ram_dout<6>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X10Y62.C1      net (fanout=30)       1.441   datapath/DUT2/N7
    SLICE_X10Y62.C       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>106
    SLICE_X10Y62.B3      net (fanout=1)        0.452   datapath/DUT2/Out<1>106
    SLICE_X10Y62.B       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>162
    SLICE_X12Y65.BX      net (fanout=2)        0.480   datapath/alu_out<1>
    SLICE_X12Y65.CLK     Tdick                -0.018   datapath/accum_reg<3>
                                                       datapath/accum_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.715ns (3.003ns logic, 6.712ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_1 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.472ns (Levels of Logic = 6)
  Clock Path Skew:      -0.135ns (0.636 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL5 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.B3      net (fanout=9)        1.276   datapath/ram_dout<10>
    SLICE_X11Y66.AMUX    Topba                 0.371   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or0000321
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X10Y62.C1      net (fanout=30)       1.441   datapath/DUT2/N7
    SLICE_X10Y62.C       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>106
    SLICE_X10Y62.B3      net (fanout=1)        0.452   datapath/DUT2/Out<1>106
    SLICE_X10Y62.B       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>162
    SLICE_X12Y65.BX      net (fanout=2)        0.480   datapath/alu_out<1>
    SLICE_X12Y65.CLK     Tdick                -0.018   datapath/accum_reg<3>
                                                       datapath/accum_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.472ns (3.003ns logic, 6.469ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     20.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          datapath/accum_reg_1 (FF)
  Requirement:          30.300ns
  Data Path Delay:      9.466ns (Levels of Logic = 6)
  Clock Path Skew:      -0.135ns (0.636 - 0.771)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP to datapath/accum_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y13.DOADOL4 Trcko_DOWA            2.180   datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                       datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    SLICE_X11Y66.AX      net (fanout=11)       1.328   datapath/ram_dout<8>
    SLICE_X11Y66.AMUX    Taxa                  0.313   datapath/DUT2/Out<30>156
                                                       datapath/DUT2/Out_or000032_f7
    SLICE_X11Y67.A1      net (fanout=1)        0.855   datapath/DUT2/Out_or000032
    SLICE_X11Y67.A       Tilo                  0.094   datapath/DUT2/N51
                                                       datapath/DUT2/Out_or000081
    SLICE_X3Y64.B2       net (fanout=39)       1.130   datapath/DUT2/Out_or0000
    SLICE_X3Y64.B        Tilo                  0.094   datapath/DUT2/Out_shift0002<31>
                                                       datapath/DUT2/Out_shift0002<31>1
    SLICE_X6Y69.A3       net (fanout=9)        0.835   datapath/DUT2/Out_shift0002<31>
    SLICE_X6Y69.A        Tilo                  0.094   N16
                                                       datapath/DUT2/Out<16>22
    SLICE_X10Y62.C1      net (fanout=30)       1.441   datapath/DUT2/N7
    SLICE_X10Y62.C       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>106
    SLICE_X10Y62.B3      net (fanout=1)        0.452   datapath/DUT2/Out<1>106
    SLICE_X10Y62.B       Tilo                  0.094   datapath/DUT2/Out<2>330
                                                       datapath/DUT2/Out<1>162
    SLICE_X12Y65.BX      net (fanout=2)        0.480   datapath/alu_out<1>
    SLICE_X12Y65.CLK     Tdick                -0.018   datapath/accum_reg<3>
                                                       datapath/accum_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      9.466ns (2.945ns logic, 6.521ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y18.DIBDIU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.769 - 0.552)
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF to datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y91.AQ         Tcko                  0.433   datapath/ila/U0/I_YES_D.U_ILA/iDATA[2]
                                                          datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.FF
    RAMB36_X1Y18.DIBDIU0    net (fanout=1)        0.382   datapath/ila/U0/I_YES_D.U_ILA/iDATA[0]
    RAMB36_X1Y18.CLKBWRCLKU Trckd_DIB   (-Th)     0.286   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.529ns (0.147ns logic, 0.382ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y18.DIBDIL1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.760 - 0.538)
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF to datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y90.AQ         Tcko                  0.433   datapath/ila/U0/I_YES_D.U_ILA/iDATA[1]
                                                          datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.FF
    RAMB36_X1Y18.DIBDIL1    net (fanout=1)        0.391   datapath/ila/U0/I_YES_D.U_ILA/iDATA[1]
    RAMB36_X1Y18.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.538ns (0.147ns logic, 0.391ns route)
                                                          (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X1Y18.DIBDIL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.326ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 0)
  Clock Path Skew:      0.214ns (0.760 - 0.546)
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF to datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y89.AQ         Tcko                  0.433   datapath/ila/U0/I_YES_D.U_ILA/iDATA[80]
                                                          datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.FF
    RAMB36_X1Y18.DIBDIL8    net (fanout=1)        0.393   datapath/ila/U0/I_YES_D.U_ILA/iDATA[71]
    RAMB36_X1Y18.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.540ns (0.147ns logic, 0.393ns route)
                                                          (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X1Y15.DIBDIL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.781 - 0.575)
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF to datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y74.AQ         Tcko                  0.433   datapath/ila/U0/I_YES_D.U_ILA/iDATA[109]
                                                          datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.FF
    RAMB36_X1Y15.DIBDIL8    net (fanout=1)        0.386   datapath/ila/U0/I_YES_D.U_ILA/iDATA[107]
    RAMB36_X1Y15.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.533ns (0.147ns logic, 0.386ns route)
                                                          (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X1Y15.DIBDIL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 0)
  Clock Path Skew:      0.206ns (0.781 - 0.575)
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF to datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y74.BQ         Tcko                  0.433   datapath/ila/U0/I_YES_D.U_ILA/iDATA[109]
                                                          datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[109].I_SRLT_NE_0.FF
    RAMB36_X1Y15.DIBDIL9    net (fanout=1)        0.390   datapath/ila/U0/I_YES_D.U_ILA/iDATA[109]
    RAMB36_X1Y15.CLKBWRCLKL Trckd_DIB   (-Th)     0.286   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.537ns (0.147ns logic, 0.390ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X1Y15.DIPBDIPU0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.196ns (0.785 - 0.589)
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF to datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X28Y79.BQ         Tcko                  0.433   datapath/ila/U0/I_YES_D.U_ILA/iDATA[52]
                                                          datapath/ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.FF
    RAMB36_X1Y15.DIPBDIPU0  net (fanout=1)        0.389   datapath/ila/U0/I_YES_D.U_ILA/iDATA[52]
    RAMB36_X1Y15.CLKBWRCLKU Trckd_DIPB  (-Th)     0.286   datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                          datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    ----------------------------------------------------  ---------------------------
    Total                                         0.536ns (0.147ns logic, 0.389ns route)
                                                          (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X41Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.344ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_TQ0.G_TW[0].U_TQ (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.353ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.153 - 0.144)
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_TQ0.G_TW[0].U_TQ to datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y99.BQ      Tcko                  0.433   datapath/ila/U0/iTRIG_IN
                                                       datapath/ila/U0/I_TQ0.G_TW[0].U_TQ
    SLICE_X41Y99.AX      net (fanout=1)        0.149   datapath/ila/U0/iTRIG_IN
    SLICE_X41Y99.CLK     Tckdi       (-Th)     0.229   datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1[0]
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      0.353ns (0.204ns logic, 0.149ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (SLICE_X33Y123.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y123.CQ     Tcko                  0.414   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    SLICE_X33Y123.CX     net (fanout=2)        0.154   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X33Y123.CLK    Tckdi       (-Th)     0.218   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/FULL_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_FULL
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.196ns logic, 0.154ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM (SLICE_X32Y121.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y121.AQ     Tcko                  0.433   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    SLICE_X32Y121.AX     net (fanout=2)        0.158   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X32Y121.CLK    Tckdi       (-Th)     0.236   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/ARM_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ARM
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.197ns logic, 0.158ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------

Paths for end point datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (SLICE_X36Y120.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.358ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 30.300ns
  Destination Clock:    clk rising at 30.300ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR to datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y120.CQ     Tcko                  0.433   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    SLICE_X36Y120.CX     net (fanout=3)        0.155   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X36Y120.CLK    Tckdi       (-Th)     0.230   datapath/ila/U0/I_YES_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       datapath/ila/U0/I_YES_D.U_ILA/U_STAT/U_ECR
    -------------------------------------------------  ---------------------------
    Total                                      0.358ns (0.203ns logic, 0.155ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_USER_CLK = PERIOD TIMEGRP "CLK_33MHZ_FPGA" 30.3 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.078ns (period - min period limit)
  Period: 30.300ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL
  Logical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBL
  Location pin: RAMB36_X0Y16.CLKBWRCLKL
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 28.078ns (period - min period limit)
  Period: 30.300ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBU
  Logical resource: datapath/ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKBU
  Location pin: RAMB36_X0Y16.CLKBWRCLKU
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 28.078ns (period - min period limit)
  Period: 30.300ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: datapath/blk_mem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y13.CLKARDCLKL
  Clock network: clk
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_33MHZ_FPGA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_33MHZ_FPGA |   11.192|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29409 paths, 0 nets, and 3843 connections

Design statistics:
   Minimum period:  11.192ns{1}   (Maximum frequency:  89.350MHz)
   Maximum path delay from/to any node:   2.947ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 25 17:14:54 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 624 MB



