
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359956500                       # Number of ticks simulated
final_tick                               2267538179000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              296111123                       # Simulator instruction rate (inst/s)
host_op_rate                                296099692                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              572481853                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813060                       # Number of bytes of host memory used
host_seconds                                     0.63                       # Real time elapsed on the host
sim_insts                                   186170335                       # Number of instructions simulated
sim_ops                                     186170335                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus04.inst       123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       210240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        35200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data        82368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst       108416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data       593856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1153728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        35200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst       108416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        267200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       572672                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          572672                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         3285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data         1287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst         1694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data         9279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          8948                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8948                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus04.inst    343330375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data    584070575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst     97789594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data    228827650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst    301191950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data   1649799351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data       177799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3205187293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst    343330375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst     97789594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst    301191950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        742311918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1590947795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1590947795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1590947795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst    343330375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data    584070575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst     97789594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data    228827650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst    301191950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data   1649799351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data       177799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4796135089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855833                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280695                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575138                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852111                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428135                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853352                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574783                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609089                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         233.461731                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   232.887301                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574429                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.454858                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.455980                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362795500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362960000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.731352                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.157277                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574075                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881167                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882288                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141340500     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154499000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         63000000     75.81%     75.81% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.19%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4890                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.733111                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67539                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4890                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.811656                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.150735                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.582376                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047169                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.864419                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.911588                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131550                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131550                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31333                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31333                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25790                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25790                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          587                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          587                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57123                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57123                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57123                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57123                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2857                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2857                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           19                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4982                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4982                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4982                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4982                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34190                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34190                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27915                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27915                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62105                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62105                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62105                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62105                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083562                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083562                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076124                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076124                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.031353                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080219                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080219                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080219                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080219                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2982                       # number of writebacks
system.cpu04.dcache.writebacks::total            2982                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999374                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270120                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.659566                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.403550                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.595823                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051569                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948429                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          344056                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         344056                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168365                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168365                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168365                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168365                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168365                       # number of overall hits
system.cpu04.icache.overall_hits::total        168365                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170807                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170807                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170807                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170807                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170807                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170807                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014297                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014297                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014297                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014297                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014297                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014297                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356055500     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363110500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1922236000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.521981                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39793                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.279679                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.946703                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.575278                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126849                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702295                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829144                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23768                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23768                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12960                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12960                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1549                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1549                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          644                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          644                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061184                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047339                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          817                       # number of writebacks
system.cpu05.dcache.writebacks::total             817                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.195386                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.804614                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383194                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616806                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558753500     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568529500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1710019500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.818080                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.610522                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.207558                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210177                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621499                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831676                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8101                       # number of writebacks
system.cpu06.dcache.writebacks::total            8101                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875834                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.386805                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.489029                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403099                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596658                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189544                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044822                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144722                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685634                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687870                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.459077                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.314624                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144454                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707646                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002235                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709881                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267375                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.123276                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144099                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791256                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793491                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.092181                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948435                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143745                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775290                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777524                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855398                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143391                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765343                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855621                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143037                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777062                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002232                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998528                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855845                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142683                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362849500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.856069                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142328                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362804500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          363014000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.131981                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.707241                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.424740                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006689                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898695                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18760                       # number of replacements
system.l2.tags.tagsinuse                  4008.877553                       # Cycle average of tags in use
system.l2.tags.total_refs                       21446                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.143177                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1729.487928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        1.318947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        1.604768                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.887068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst       17.561779                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data       38.607189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst               1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        2.497331                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.010369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        1.571040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        1.003189                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst   401.835364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   330.279518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst   133.350003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   146.457727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst   439.472392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   761.932942                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.422238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000217                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.004288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.009426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000610                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.098104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.080635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.032556                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.035756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.107293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.186019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978730                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4040                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    420866                       # Number of tag accesses
system.l2.tags.data_accesses                   420866                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        11903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11903                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         4950                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4950                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  110                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          221                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data           70                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data          504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   795                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          733                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         2763                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4007                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         1034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          701                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data         2437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4174                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          511                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         1255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         2763                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data         2941                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8976                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          511                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         1255                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          733                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          771                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         2763                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data         2941                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2.overall_hits::total                    8976                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus04.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 21                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         1712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data         6105                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8360                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          550                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst         1694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4175                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         1573                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data          745                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data         3179                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5497                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus04.inst         1931                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         3285                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          550                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data         1287                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst         1694                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data         9284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18032                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus04.inst         1931                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         3285                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          550                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data         1287                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst         1694                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data         9284                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data            1                       # number of overall misses
system.l2.overall_misses::total                 18032                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        11903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4950                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              131                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         1933                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data          612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data         6609                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         2607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data         1446                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data         5616                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9671                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         4540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         2058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data        12225                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27008                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         4540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         2058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data        12225                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27008                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.037037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.400000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.160305                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.885670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.923740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913162                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.510266                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.603376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.515214                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.566061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.568400                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.723568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.625364                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.759427                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.667654                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.790745                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.723568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.428683                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.625364                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.380076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.759427                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.667654                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 8948                       # number of writebacks
system.l2.writebacks::total                      8948                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9672                       # Transaction distribution
system.membus.trans_dist::WriteReq                 34                       # Transaction distribution
system.membus.trans_dist::WriteResp                34                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8948                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7062                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              141                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             98                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              32                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8593                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           68                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1726400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1726672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1726672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34548                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34548    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34548                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534664409                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532340112.644368                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324296.355632                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534664494                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532340197.600801                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324296.399200                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534664579                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532340282.557232                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324296.442768                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534664664                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532340367.513664                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324296.486336                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34683                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8142                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28503                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4594                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63186                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12736                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308304                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170695                       # Number of instructions committed
system.switch_cpus04.committedOps              170695                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164877                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17814                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164877                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227451                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116842                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63450                       # number of memory refs
system.switch_cpus04.num_load_insts             34887                       # Number of load instructions
system.switch_cpus04.num_store_insts            28563                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235115.776626                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73188.223374                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237390                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762610                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23494                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99881     58.48%     60.13% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.23% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.25% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35840     20.98%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28843     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170807                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534664943                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636163673.635105                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898501269.364895                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198141                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801859                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535076359                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1659194400.675061                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2875881958.324939                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634142                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365858                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534664919                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532340622.382961                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324296.617039                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534665004                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532340707.339394                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324296.660607                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534665089                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532340792.295826                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324296.704175                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534665174                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532340877.252258                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324296.747742                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534665259                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532340962.208691                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324296.791310                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534665344                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532341047.165122                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324296.834878                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534665429                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532341132.121554                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324296.878446                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534665514                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532341217.077987                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324296.922013                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534665689                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531774490.278115                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891198.721885                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        55502                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         9363                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2850                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1627                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18516                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                34                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               34                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        11903                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4950                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5098                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             246                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            99                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9393                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8182                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10334                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         6469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        14444                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         3091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         5815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        11754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side        36730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 78527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       257728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       505360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       115712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       192920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       467008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      1322560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2865040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18760                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            74296                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.864542                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.709535                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59720     80.38%     80.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5458      7.35%     87.73% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2269      3.05%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1413      1.90%     92.68% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1166      1.57%     94.25% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    847      1.14%     95.39% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    435      0.59%     95.98% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    216      0.29%     96.27% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    123      0.17%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    133      0.18%     96.61% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   235      0.32%     96.93% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   210      0.28%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   110      0.15%     97.36% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   167      0.22%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   313      0.42%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  1434      1.93%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                    47      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              74296                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.077352                       # Number of seconds simulated
sim_ticks                                 77352331000                       # Number of ticks simulated
final_tick                               2345252075000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3490860                       # Simulator instruction rate (inst/s)
host_op_rate                                  3490859                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              784709739                       # Simulator tick rate (ticks/s)
host_mem_usage                                 837956                       # Number of bytes of host memory used
host_seconds                                    98.57                       # Real time elapsed on the host
sim_insts                                   344109392                       # Number of instructions simulated
sim_ops                                     344109392                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        15424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         9472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data        10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst      1135808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     20924992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        20096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        20224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data        12992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data         6656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       133632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data       238464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data       105408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data         9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22737664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        15424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst         2688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst      1135808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        20096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst          576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       133632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1370176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     22102848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22102848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data          148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data          168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst        17747                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       326953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data          316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data          203                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data          104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data          107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         2088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data         3726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst          867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data         1647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data          144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              355276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        345357                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             345357                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       199399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       122453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst        34750                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data       139000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst     14683565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    270515338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       259798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data       261453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst         6619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data       167959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst         4137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        86048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst         7446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        88530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst        19857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data        76947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      1727576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data      3082829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst       717341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data      1362700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data       119143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        38060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        42197                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        33923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst          827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        39714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        52125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        59572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             293949306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       199399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst        34750                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst     14683565                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       259798                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst         6619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst         4137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst         7446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst        19857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      1727576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst       717341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst          827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        52125                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17713442                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       285742494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            285742494                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       285742494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       199399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       122453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst        34750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data       139000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst     14683565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    270515338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       259798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data       261453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst         6619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data       167959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst         4137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        86048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst         7446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        88530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst        19857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data        76947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      1727576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data      3082829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst       717341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data      1362700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data       119143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        38060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        42197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        33923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst          827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        39714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        52125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        59572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            579691800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     82                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     2757                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    831     32.00%     32.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   170      6.55%     38.54% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    79      3.04%     41.59% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.04%     41.62% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  1516     58.38%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               2597                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     831     43.46%     43.46% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    170      8.89%     52.35% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     79      4.13%     56.49% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.05%     56.54% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    831     43.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1912                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            77408596000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              12750000      0.02%     99.82% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               3871000      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             134908000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        77560289500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.548153                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.736234                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                2099     83.73%     83.73% # number of callpals executed
system.cpu00.kern.callpal::rdps                   160      6.38%     90.11% # number of callpals executed
system.cpu00.kern.callpal::rti                    248      9.89%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 2507                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             250                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements            1091                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         438.447906                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs             23291                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs            1091                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           21.348304                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   399.064058                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    39.383848                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.779422                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.076922                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.856344                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          276253                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         276253                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        86848                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         86848                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        45838                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        45838                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         1658                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         1658                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         1397                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1397                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       132686                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         132686                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       132686                       # number of overall hits
system.cpu00.dcache.overall_hits::total        132686                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data         1198                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total         1198                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          389                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          389                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           27                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           27                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          116                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data         1587                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         1587                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data         1587                       # number of overall misses
system.cpu00.dcache.overall_misses::total         1587                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        88046                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        88046                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        46227                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        46227                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         1685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1685                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         1513                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1513                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       134273                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       134273                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       134273                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       134273                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.013607                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.013607                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.008415                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.008415                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.016024                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.016024                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.076669                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.076669                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.011819                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.011819                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.011819                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.011819                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks          163                       # number of writebacks
system.cpu00.dcache.writebacks::total             163                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             814                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            106002                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             814                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs          130.223587                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   456.025809                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    55.974191                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.890675                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.109325                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          873050                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         873050                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       435304                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        435304                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       435304                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         435304                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       435304                       # number of overall hits
system.cpu00.icache.overall_hits::total        435304                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          814                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          814                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          814                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          814                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          814                       # number of overall misses
system.cpu00.icache.overall_misses::total          814                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       436118                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       436118                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       436118                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       436118                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       436118                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       436118                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001866                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001866                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001866                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001866                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001866                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001866                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          814                       # number of writebacks
system.cpu00.icache.writebacks::total             814                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                     1387                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    317     25.79%     25.79% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    79      6.43%     32.22% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.08%     32.30% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   832     67.70%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               1229                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     317     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     79     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.14%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    316     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 713                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            76992536500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              41059000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        77037631000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.379808                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.580146                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                1069     81.79%     81.79% # number of callpals executed
system.cpu01.kern.callpal::rdps                   158     12.09%     93.88% # number of callpals executed
system.cpu01.kern.callpal::rti                     80      6.12%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                 1307                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                80                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements            1088                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         316.219996                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              6092                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs            1088                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs            5.599265                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   290.655512                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    25.564484                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.567687                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.049931                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.617617                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          330                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.644531                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          108163                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         108163                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        34604                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         34604                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data        16844                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total        16844                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          231                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          231                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          221                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        51448                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          51448                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        51448                       # number of overall hits
system.cpu01.dcache.overall_hits::total         51448                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data         1340                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1340                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           91                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           91                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           19                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           26                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data         1431                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         1431                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data         1431                       # number of overall misses
system.cpu01.dcache.overall_misses::total         1431                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        35944                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        35944                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data        16935                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total        16935                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        52879                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        52879                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        52879                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        52879                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.037280                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.037280                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.005373                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.005373                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.076000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.076000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.105263                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.105263                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.027062                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.027062                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.027062                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.027062                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu01.dcache.writebacks::total              83                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             537                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             21719                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             537                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           40.445065                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   477.560357                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst    19.439643                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.932735                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.037968                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          341605                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         341605                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst       169997                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total        169997                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst       169997                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total         169997                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst       169997                       # number of overall hits
system.cpu01.icache.overall_hits::total        169997                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          537                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          537                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          537                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          537                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          537                       # number of overall misses
system.cpu01.icache.overall_misses::total          537                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst       170534                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total       170534                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst       170534                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total       170534                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst       170534                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total       170534                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003149                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003149                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003149                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003149                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003149                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003149                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          537                       # number of writebacks
system.cpu01.icache.writebacks::total             537                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                    125                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    93463                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   5908     43.53%     43.53% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    40      0.29%     43.83% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    79      0.58%     44.41% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  7544     55.59%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              13571                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    5907     49.50%     49.50% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     40      0.34%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     79      0.66%     50.50% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   5907     49.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total               11933                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            76746402500     98.95%     98.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               2860000      0.00%     98.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               3871000      0.00%     98.96% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             807209000      1.04%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        77560342500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.999831                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.783006                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.879301                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::3                      161     63.39%     63.39% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      2.36%     65.75% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      0.39%     66.14% # number of syscalls executed
system.cpu02.kern.syscall::17                      75     29.53%     95.67% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.39%     96.06% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.39%     96.46% # number of syscalls executed
system.cpu02.kern.syscall::71                       6      2.36%     98.82% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      0.39%     99.21% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      0.39%     99.61% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      0.39%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  254                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 128      0.25%      0.28% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.28% # number of callpals executed
system.cpu02.kern.callpal::swpipl               11179     21.78%     22.06% # number of callpals executed
system.cpu02.kern.callpal::rdps                   351      0.68%     22.74% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.00%     22.75% # number of callpals executed
system.cpu02.kern.callpal::rti                   2273      4.43%     27.17% # number of callpals executed
system.cpu02.kern.callpal::callsys                263      0.51%     27.69% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     27.69% # number of callpals executed
system.cpu02.kern.callpal::rdunique             37118     72.31%    100.00% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                51332                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            2400                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              2228                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              2227                      
system.cpu02.kern.mode_good::user                2228                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.927917                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.962619                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       5662596000      7.23%      7.23% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        72689025500     92.77%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    128                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          512245                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         510.035816                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          50566423                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          512245                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           98.715308                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     0.355906                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   509.679910                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.000695                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.995469                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.996164                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          228                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       103108665                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      103108665                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     32761386                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      32761386                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     17831743                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     17831743                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        94172                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        94172                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        97167                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        97167                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     50593129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       50593129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     50593129                       # number of overall hits
system.cpu02.dcache.overall_hits::total      50593129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       141763                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       141763                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data       368319                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total       368319                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         3155                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         3155                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           93                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       510082                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       510082                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       510082                       # number of overall misses
system.cpu02.dcache.overall_misses::total       510082                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     32903149                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     32903149                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     18200062                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     18200062                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        97327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        97327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        97260                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        97260                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     51103211                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     51103211                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     51103211                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     51103211                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.004308                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.004308                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.020237                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.020237                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.032416                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.032416                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000956                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000956                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.009981                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.009981                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.009981                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.009981                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       440121                       # number of writebacks
system.cpu02.dcache.writebacks::total          440121                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           88472                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         152646385                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           88472                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1725.363787                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst     1.032137                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   510.967863                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.002016                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.997984                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          384                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       308258460                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      308258460                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    153996522                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     153996522                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    153996522                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      153996522                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    153996522                       # number of overall hits
system.cpu02.icache.overall_hits::total     153996522                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        88472                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        88472                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        88472                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        88472                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        88472                       # number of overall misses
system.cpu02.icache.overall_misses::total        88472                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    154084994                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    154084994                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    154084994                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    154084994                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    154084994                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    154084994                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000574                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000574                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000574                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000574                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000574                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000574                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        88472                       # number of writebacks
system.cpu02.icache.writebacks::total           88472                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     84                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     1420                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    341     27.21%     27.21% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    79      6.30%     33.52% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.16%     33.68% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   831     66.32%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               1253                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     341     44.81%     44.81% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     79     10.38%     55.19% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.26%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    339     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 761                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            76985221500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               3871000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              46040000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        77035463000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.407942                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.607342                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      0.22%      0.22% # number of callpals executed
system.cpu03.kern.callpal::swpipl                1091     81.66%     81.89% # number of callpals executed
system.cpu03.kern.callpal::rdps                   161     12.05%     93.94% # number of callpals executed
system.cpu03.kern.callpal::rti                     81      6.06%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 1336                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel              84                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             766                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         409.771480                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10493                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             766                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           13.698433                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    92.123538                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   317.647942                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.179929                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.620406                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.800335                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           89043                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          89043                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        26569                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         26569                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        15803                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        15803                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          306                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          289                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          289                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        42372                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          42372                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        42372                       # number of overall hits
system.cpu03.dcache.overall_hits::total         42372                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          707                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          707                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          308                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          308                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           25                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           25                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           33                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         1015                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         1015                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         1015                       # number of overall misses
system.cpu03.dcache.overall_misses::total         1015                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        27276                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        27276                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        16111                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        16111                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          331                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          322                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          322                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        43387                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        43387                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        43387                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        43387                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.025920                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.025920                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.019117                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.019117                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.075529                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.075529                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.102484                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.102484                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.023394                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.023394                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.023394                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.023394                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          271                       # number of writebacks
system.cpu03.dcache.writebacks::total             271                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1241                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             64197                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1241                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           51.730056                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    43.066896                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   468.933104                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.084115                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.915885                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          255281                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         255281                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       125779                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        125779                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       125779                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         125779                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       125779                       # number of overall hits
system.cpu03.icache.overall_hits::total        125779                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1241                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1241                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1241                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1241                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1241                       # number of overall misses
system.cpu03.icache.overall_misses::total         1241                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       127020                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       127020                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       127020                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       127020                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       127020                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       127020                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.009770                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009770                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.009770                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009770                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.009770                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009770                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1241                       # number of writebacks
system.cpu03.icache.writebacks::total            1241                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1547                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    396     28.51%     28.51% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    79      5.69%     34.20% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.07%     34.27% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   913     65.73%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               1389                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     396     45.46%     45.46% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     79      9.07%     54.54% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.11%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    395     45.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 871                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            76991115500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               3871000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              42352500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        77037503500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.432640                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.627070                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                1229     83.78%     83.78% # number of callpals executed
system.cpu04.kern.callpal::rdps                   158     10.77%     94.55% # number of callpals executed
system.cpu04.kern.callpal::rti                     80      5.45%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 1467                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            1279                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         405.921073                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6118                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1279                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            4.783425                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   405.921073                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.792815                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.792815                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          113615                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         113615                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        36142                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         36142                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        17709                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        17709                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          237                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          237                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          225                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          225                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        53851                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          53851                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        53851                       # number of overall hits
system.cpu04.dcache.overall_hits::total         53851                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         1491                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         1491                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data          133                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data           32                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           32                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           35                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         1624                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         1624                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         1624                       # number of overall misses
system.cpu04.dcache.overall_misses::total         1624                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        37633                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        37633                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        17842                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        17842                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        55475                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        55475                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        55475                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        55475                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.039619                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.039619                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.007454                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.007454                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.118959                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.118959                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.134615                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.134615                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.029274                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.029274                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.029274                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.029274                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          169                       # number of writebacks
system.cpu04.dcache.writebacks::total             169                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             626                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             39468                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             626                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           63.047923                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     1.021139                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   510.978861                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.001994                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.998006                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          358022                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         358022                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       178072                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        178072                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       178072                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         178072                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       178072                       # number of overall hits
system.cpu04.icache.overall_hits::total        178072                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst          626                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          626                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst          626                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          626                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst          626                       # number of overall misses
system.cpu04.icache.overall_misses::total          626                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       178698                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       178698                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       178698                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       178698                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       178698                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       178698                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.003503                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.003503                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.003503                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.003503                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.003503                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.003503                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          626                       # number of writebacks
system.cpu04.icache.writebacks::total             626                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                     1387                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    317     25.79%     25.79% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    79      6.43%     32.22% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.08%     32.30% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   832     67.70%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               1229                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     317     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     79     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.14%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    316     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 713                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            76992366500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              41059000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        77037461000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.379808                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.580146                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                1069     81.79%     81.79% # number of callpals executed
system.cpu05.kern.callpal::rdps                   158     12.09%     93.88% # number of callpals executed
system.cpu05.kern.callpal::rti                     80      6.12%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                 1307                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1176                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         440.252162                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              5267                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1176                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            4.478741                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   440.252162                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.859868                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.859868                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          108461                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         108461                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        34655                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         34655                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        16837                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        16837                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          240                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          240                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          221                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        51492                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          51492                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        51492                       # number of overall hits
system.cpu05.dcache.overall_hits::total         51492                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1397                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1397                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           98                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           98                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           19                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           26                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         1495                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         1495                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         1495                       # number of overall misses
system.cpu05.dcache.overall_misses::total         1495                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        36052                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        36052                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        16935                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        16935                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          259                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        52987                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        52987                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        52987                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        52987                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.038750                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.038750                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.005787                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.005787                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.073359                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.073359                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.105263                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.105263                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.028214                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.028214                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.028214                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.028214                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu05.dcache.writebacks::total              83                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             559                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             23541                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             559                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           42.112701                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          342167                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         342167                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       170245                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        170245                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       170245                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         170245                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       170245                       # number of overall hits
system.cpu05.icache.overall_hits::total        170245                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          559                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          559                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          559                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          559                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          559                       # number of overall misses
system.cpu05.icache.overall_misses::total          559                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       170804                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       170804                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       170804                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       170804                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       170804                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       170804                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003273                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003273                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003273                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003273                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003273                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003273                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          559                       # number of writebacks
system.cpu05.icache.writebacks::total             559                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1449                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    363     28.12%     28.12% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    79      6.12%     34.24% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.08%     34.31% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   848     65.69%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1291                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     363     45.09%     45.09% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     79      9.81%     54.91% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.12%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    362     44.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 805                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            76989765500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              41534500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        77035335500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.426887                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.623548                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                1131     82.62%     82.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                   158     11.54%     94.16% # number of callpals executed
system.cpu06.kern.callpal::rti                     80      5.84%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                 1369                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             303                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         445.563419                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               983                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             303                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs            3.244224                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   445.563419                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.870241                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.870241                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           76756                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          76756                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        23881                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         23881                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        13205                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        13205                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          262                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          262                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          228                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          228                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        37086                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          37086                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        37086                       # number of overall hits
system.cpu06.dcache.overall_hits::total         37086                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          434                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          434                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           80                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           14                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           32                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           32                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          514                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          514                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          514                       # number of overall misses
system.cpu06.dcache.overall_misses::total          514                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        24315                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        24315                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        13285                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        13285                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          260                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        37600                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        37600                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        37600                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        37600                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.017849                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.017849                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.006022                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.006022                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.050725                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.050725                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.123077                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.123077                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.013670                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.013670                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.013670                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.013670                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu06.dcache.writebacks::total              72                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             383                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             28069                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             383                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           73.287206                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          218905                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         218905                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       108878                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        108878                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       108878                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         108878                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       108878                       # number of overall hits
system.cpu06.icache.overall_hits::total        108878                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          383                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          383                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          383                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          383                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          383                       # number of overall misses
system.cpu06.icache.overall_misses::total          383                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       109261                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       109261                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       109261                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       109261                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       109261                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       109261                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003505                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003505                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003505                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003505                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003505                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003505                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          383                       # number of writebacks
system.cpu06.icache.writebacks::total             383                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                     1387                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    317     25.79%     25.79% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    79      6.43%     32.22% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.08%     32.30% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   832     67.70%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1229                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     317     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     79     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.14%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    316     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 713                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            76992227500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              41059000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        77037322000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.379808                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.580146                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                1069     81.79%     81.79% # number of callpals executed
system.cpu07.kern.callpal::rdps                   158     12.09%     93.88% # number of callpals executed
system.cpu07.kern.callpal::rti                     80      6.12%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                 1307                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements            1179                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         447.865070                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              5492                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs            1179                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            4.658185                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   447.865070                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.874736                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.874736                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses          108648                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses         108648                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        34698                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         34698                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data        16835                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total        16835                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          246                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          246                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          221                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        51533                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          51533                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        51533                       # number of overall hits
system.cpu07.dcache.overall_hits::total         51533                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data         1426                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1426                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data          100                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           19                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           26                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data         1526                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         1526                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data         1526                       # number of overall misses
system.cpu07.dcache.overall_misses::total         1526                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        36124                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        36124                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data        16935                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total        16935                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          265                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        53059                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        53059                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        53059                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        53059                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.039475                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.039475                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.005905                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.005905                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.071698                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.071698                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.105263                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.105263                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.028760                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.028760                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.028760                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.028760                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           97                       # number of writebacks
system.cpu07.dcache.writebacks::total              97                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             648                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             41106                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             648                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           63.435185                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    99.071595                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   406.928405                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.193499                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.794782                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          342616                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         342616                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst       170336                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total        170336                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst       170336                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total         170336                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst       170336                       # number of overall hits
system.cpu07.icache.overall_hits::total        170336                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          648                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          648                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          648                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          648                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          648                       # number of overall misses
system.cpu07.icache.overall_misses::total          648                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst       170984                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total       170984                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst       170984                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total       170984                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst       170984                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total       170984                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003790                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003790                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003790                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003790                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003790                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003790                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          648                       # number of writebacks
system.cpu07.icache.writebacks::total             648                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     81                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                     2102                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    512     31.28%     31.28% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    79      4.83%     36.10% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.06%     36.16% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  1045     63.84%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               1637                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     512     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     79      7.16%     53.58% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.09%     53.67% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    511     46.33%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                1103                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            76770244500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               3871000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              55491500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        76829771500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.488995                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.673794                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.06%      0.06% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  14      0.80%      0.86% # number of callpals executed
system.cpu08.kern.callpal::tbi                      2      0.11%      0.98% # number of callpals executed
system.cpu08.kern.callpal::swpipl                1457     83.59%     84.57% # number of callpals executed
system.cpu08.kern.callpal::rdps                   158      9.06%     93.63% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.06%     93.69% # number of callpals executed
system.cpu08.kern.callpal::rti                    100      5.74%     99.43% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      0.52%     99.94% # number of callpals executed
system.cpu08.kern.callpal::imb                      1      0.06%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                 1743                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             115                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                20                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                21                      
system.cpu08.kern.mode_good::user                  20                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.182609                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.303704                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         66020000     49.30%     49.30% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           67886500     50.70%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     14                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            6758                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         486.483690                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs            109540                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            6758                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           16.208938                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   486.483690                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.950163                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.950163                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          491                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.958984                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          316603                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         316603                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        89567                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         89567                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        56292                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        56292                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          774                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          774                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          837                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          837                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data       145859                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total         145859                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data       145859                       # number of overall hits
system.cpu08.dcache.overall_hits::total        145859                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         4780                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         4780                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2306                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2306                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          136                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          136                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           47                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         7086                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         7086                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         7086                       # number of overall misses
system.cpu08.dcache.overall_misses::total         7086                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        94347                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        94347                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        58598                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        58598                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          910                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          884                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          884                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data       152945                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total       152945                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data       152945                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total       152945                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.050664                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.050664                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.039353                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.039353                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.149451                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.149451                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.053167                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.053167                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.046330                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.046330                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.046330                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.046330                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3522                       # number of writebacks
system.cpu08.dcache.writebacks::total            3522                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            3407                       # number of replacements
system.cpu08.icache.tags.tagsinuse         511.999784                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            414778                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            3407                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          121.742882                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.000339                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.999445                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000001                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999999                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          897254                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         897254                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       443515                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        443515                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       443515                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         443515                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       443515                       # number of overall hits
system.cpu08.icache.overall_hits::total        443515                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         3408                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         3408                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         3408                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         3408                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         3408                       # number of overall misses
system.cpu08.icache.overall_misses::total         3408                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       446923                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       446923                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       446923                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       446923                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       446923                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       446923                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.007625                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.007625                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.007625                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.007625                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.007625                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.007625                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         3407                       # number of writebacks
system.cpu08.icache.writebacks::total            3407                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     84                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                     2202                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    443     30.36%     30.36% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    79      5.41%     35.78% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.14%     35.92% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   935     64.08%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               1459                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     443     45.91%     45.91% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     79      8.19%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.21%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    441     45.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 965                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            76981409500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               3871000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              49639500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        77035250500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.471658                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.661412                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  57      3.54%      3.54% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      0.25%      3.79% # number of callpals executed
system.cpu09.kern.callpal::swpipl                1230     76.40%     80.19% # number of callpals executed
system.cpu09.kern.callpal::rdps                   161     10.00%     90.19% # number of callpals executed
system.cpu09.kern.callpal::rti                    148      9.19%     99.38% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      0.56%     99.94% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.06%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                 1610                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             205                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                67                      
system.cpu09.kern.mode_good::user                  67                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.326829                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.492647                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1295750500     99.37%     99.37% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8211000      0.63%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2657                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         435.842181                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             48951                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2657                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           18.423410                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     0.639186                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   435.202994                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.001248                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.850006                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.851254                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses          161824                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses         161824                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        47912                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         47912                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        27107                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        27107                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          690                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          690                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          676                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          676                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        75019                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          75019                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        75019                       # number of overall hits
system.cpu09.dcache.overall_hits::total         75019                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         2144                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         2144                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          822                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          822                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           49                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           37                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2966                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2966                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2966                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2966                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        50056                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        50056                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        27929                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        27929                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          739                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          713                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          713                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        77985                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        77985                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        77985                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        77985                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.042832                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.042832                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.029432                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.029432                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.066306                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.066306                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.051893                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.051893                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.038033                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.038033                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.038033                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.038033                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1268                       # number of writebacks
system.cpu09.dcache.writebacks::total            1268                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1979                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            149922                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1979                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           75.756443                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    35.807651                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   476.192349                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.069937                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.930063                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          511971                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         511971                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       253017                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        253017                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       253017                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         253017                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       253017                       # number of overall hits
system.cpu09.icache.overall_hits::total        253017                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1979                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1979                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1979                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1979                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1979                       # number of overall misses
system.cpu09.icache.overall_misses::total         1979                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       254996                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       254996                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       254996                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       254996                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       254996                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       254996                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.007761                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.007761                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.007761                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.007761                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.007761                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.007761                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1979                       # number of writebacks
system.cpu09.icache.writebacks::total            1979                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                     1387                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    317     25.79%     25.79% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    79      6.43%     32.22% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.08%     32.30% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   832     67.70%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               1229                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     317     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     79     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.14%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    316     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 713                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            76992196500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              41059000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        77037291000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.379808                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.580146                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                1069     81.79%     81.79% # number of callpals executed
system.cpu10.kern.callpal::rdps                   158     12.09%     93.88% # number of callpals executed
system.cpu10.kern.callpal::rti                     80      6.12%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                 1307                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements            1261                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.343451                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              4984                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs            1261                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            3.952419                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   380.084331                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    18.259120                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.742352                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.035662                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.778015                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses          108985                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses         108985                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        34678                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         34678                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data        16858                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total        16858                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          255                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          255                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          220                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        51536                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          51536                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        51536                       # number of overall hits
system.cpu10.dcache.overall_hits::total         51536                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data         1554                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1554                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           77                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           19                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           27                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data         1631                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         1631                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data         1631                       # number of overall misses
system.cpu10.dcache.overall_misses::total         1631                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        36232                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        36232                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data        16935                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total        16935                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        53167                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        53167                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        53167                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        53167                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.042890                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.042890                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004547                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004547                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.069343                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.069343                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.109312                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.109312                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.030677                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.030677                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.030677                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.030677                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           78                       # number of writebacks
system.cpu10.dcache.writebacks::total              78                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             538                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             21609                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             538                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           40.165428                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   404.606729                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst    20.393271                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.790248                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.039831                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          343046                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         343046                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst       170716                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total        170716                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst       170716                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total         170716                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst       170716                       # number of overall hits
system.cpu10.icache.overall_hits::total        170716                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          538                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          538                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          538                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          538                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          538                       # number of overall misses
system.cpu10.icache.overall_misses::total          538                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst       171254                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total       171254                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst       171254                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total       171254                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst       171254                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total       171254                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003142                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003142                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003142                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003142                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003142                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003142                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          538                       # number of writebacks
system.cpu10.icache.writebacks::total             538                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                     1387                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    317     25.79%     25.79% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    79      6.43%     32.22% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.08%     32.30% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   832     67.70%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               1229                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     317     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     79     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.14%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    316     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 713                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            76992154000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              41059000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        77037248500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.379808                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.580146                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                1069     81.79%     81.79% # number of callpals executed
system.cpu11.kern.callpal::rdps                   158     12.09%     93.88% # number of callpals executed
system.cpu11.kern.callpal::rti                     80      6.12%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                 1307                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements            1124                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         393.147396                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              4899                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1124                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs            4.358541                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   374.356251                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    18.791145                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.731165                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.036701                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767866                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          108934                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         108934                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        34842                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         34842                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data        16861                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total        16861                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          258                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          258                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          221                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        51703                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          51703                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        51703                       # number of overall hits
system.cpu11.dcache.overall_hits::total         51703                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data         1426                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         1426                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           74                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           74                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           19                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           26                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data         1500                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         1500                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data         1500                       # number of overall misses
system.cpu11.dcache.overall_misses::total         1500                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        36268                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        36268                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data        16935                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total        16935                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          277                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        53203                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        53203                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        53203                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        53203                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.039318                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.039318                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004370                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004370                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.068592                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.068592                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.105263                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.105263                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.028194                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.028194                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.028194                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.028194                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           72                       # number of writebacks
system.cpu11.dcache.writebacks::total              72                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             537                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             21511                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             537                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           40.057728                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   405.560375                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst    19.439625                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.792110                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.037968                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          343225                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         343225                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst       170807                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total        170807                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst       170807                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total         170807                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst       170807                       # number of overall hits
system.cpu11.icache.overall_hits::total        170807                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          537                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          537                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          537                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          537                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          537                       # number of overall misses
system.cpu11.icache.overall_misses::total          537                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst       171344                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total       171344                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst       171344                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total       171344                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst       171344                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total       171344                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003134                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003134                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003134                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003134                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003134                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003134                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          537                       # number of writebacks
system.cpu11.icache.writebacks::total             537                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                     1387                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    317     25.79%     25.79% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    79      6.43%     32.22% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.08%     32.30% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   832     67.70%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1229                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     317     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     79     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.14%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    316     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 713                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            76992111500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              41059000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        77037206000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.379808                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.580146                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                1069     81.79%     81.79% # number of callpals executed
system.cpu12.kern.callpal::rdps                   158     12.09%     93.88% # number of callpals executed
system.cpu12.kern.callpal::rti                     80      6.12%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                 1307                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements            1106                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         396.389782                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              4951                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs            1106                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs            4.476492                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   378.303277                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    18.086505                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.738874                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.035325                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.774199                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          109003                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         109003                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        34890                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         34890                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data        16858                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total        16858                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          261                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          261                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          221                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          221                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        51748                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          51748                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        51748                       # number of overall hits
system.cpu12.dcache.overall_hits::total         51748                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data         1414                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         1414                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           77                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           77                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           19                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           26                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data         1491                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         1491                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data         1491                       # number of overall misses
system.cpu12.dcache.overall_misses::total         1491                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        36304                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        36304                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data        16935                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total        16935                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          280                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        53239                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        53239                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        53239                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        53239                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038949                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038949                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.004547                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.004547                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.067857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.067857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.105263                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.105263                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.028006                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.028006                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.028006                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.028006                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           82                       # number of writebacks
system.cpu12.dcache.writebacks::total              82                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             537                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             21511                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             537                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           40.057728                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   405.560372                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst    19.439628                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.792110                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.037968                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          343405                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         343405                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst       170897                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total        170897                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst       170897                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total         170897                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst       170897                       # number of overall hits
system.cpu12.icache.overall_hits::total        170897                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          537                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          537                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          537                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          537                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          537                       # number of overall misses
system.cpu12.icache.overall_misses::total          537                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst       171434                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total       171434                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst       171434                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total       171434                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst       171434                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total       171434                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003132                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003132                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003132                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003132                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003132                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003132                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          537                       # number of writebacks
system.cpu12.icache.writebacks::total             537                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                     1387                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    317     25.79%     25.79% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    79      6.43%     32.22% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.08%     32.30% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   832     67.70%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               1229                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     317     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     79     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.14%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    316     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 713                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            76992069000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              41059000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        77037163500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.379808                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.580146                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                1069     81.79%     81.79% # number of callpals executed
system.cpu13.kern.callpal::rdps                   158     12.09%     93.88% # number of callpals executed
system.cpu13.kern.callpal::rti                     80      6.12%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                 1307                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements            1109                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         405.197068                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              5055                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs            1109                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs            4.558161                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   387.359226                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    17.837843                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.756561                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.034840                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.791401                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses          109107                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses         109107                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        34896                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         34896                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data        16860                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total        16860                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          264                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          264                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          220                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        51756                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          51756                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        51756                       # number of overall hits
system.cpu13.dcache.overall_hits::total         51756                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data         1444                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1444                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           75                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           19                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           27                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data         1519                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1519                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data         1519                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1519                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        36340                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        36340                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data        16935                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total        16935                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          283                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        53275                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        53275                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        53275                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        53275                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.039736                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.039736                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004429                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004429                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.067138                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.067138                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.109312                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.109312                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.028512                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.028512                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.028512                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.028512                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           71                       # number of writebacks
system.cpu13.dcache.writebacks::total              71                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             537                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs             21511                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             537                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           40.057728                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   405.560369                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst    19.439631                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.792110                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.037968                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          343585                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         343585                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst       170987                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total        170987                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst       170987                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total         170987                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst       170987                       # number of overall hits
system.cpu13.icache.overall_hits::total        170987                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          537                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          537                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          537                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          537                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          537                       # number of overall misses
system.cpu13.icache.overall_misses::total          537                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst       171524                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total       171524                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst       171524                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total       171524                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst       171524                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total       171524                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003131                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003131                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003131                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003131                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003131                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003131                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          537                       # number of writebacks
system.cpu13.icache.writebacks::total             537                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                     1387                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    317     25.79%     25.79% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    79      6.43%     32.22% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.08%     32.30% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   832     67.70%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               1229                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     317     44.46%     44.46% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     79     11.08%     55.54% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.14%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    316     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 713                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            76992026500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              41059000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        77037121000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.379808                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.580146                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                1069     81.79%     81.79% # number of callpals executed
system.cpu14.kern.callpal::rdps                   158     12.09%     93.88% # number of callpals executed
system.cpu14.kern.callpal::rti                     80      6.12%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                 1307                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements            1090                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         397.393078                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              5082                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs            1090                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs            4.662385                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   381.725336                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    15.667742                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.745557                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.030601                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.776158                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          109176                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         109176                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        34942                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         34942                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data        16860                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total        16860                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          267                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          267                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          220                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        51802                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          51802                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        51802                       # number of overall hits
system.cpu14.dcache.overall_hits::total         51802                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data         1434                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         1434                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           75                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           75                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           19                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           27                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data         1509                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         1509                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data         1509                       # number of overall misses
system.cpu14.dcache.overall_misses::total         1509                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        36376                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        36376                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data        16935                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total        16935                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          247                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        53311                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        53311                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        53311                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        53311                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.039422                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.039422                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004429                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004429                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.066434                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.066434                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.109312                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.109312                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.028306                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.028306                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.028306                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.028306                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           80                       # number of writebacks
system.cpu14.dcache.writebacks::total              80                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             537                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             21511                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             537                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           40.057728                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   405.560366                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst    19.439634                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.792110                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.037968                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          343765                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         343765                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst       171077                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total        171077                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst       171077                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total         171077                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst       171077                       # number of overall hits
system.cpu14.icache.overall_hits::total        171077                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst          537                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          537                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst          537                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          537                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst          537                       # number of overall misses
system.cpu14.icache.overall_misses::total          537                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst       171614                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total       171614                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst       171614                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total       171614                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst       171614                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total       171614                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003129                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003129                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003129                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003129                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003129                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003129                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          537                       # number of writebacks
system.cpu14.icache.writebacks::total             537                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     80                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     1413                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    328     26.14%     26.14% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    79      6.29%     32.43% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.16%     32.59% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   846     67.41%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               1255                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     328     44.50%     44.50% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     79     10.72%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.27%     55.50% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    328     44.50%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 737                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            76991654500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               3871000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              41313000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        77037033500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.387707                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.587251                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                1095     82.15%     82.15% # number of callpals executed
system.cpu15.kern.callpal::rdps                   158     11.85%     94.00% # number of callpals executed
system.cpu15.kern.callpal::rti                     80      6.00%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                 1333                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              80                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements            1115                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         459.388804                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              5600                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs            1115                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs            5.022422                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   430.408553                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    28.980251                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.840642                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.056602                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.897244                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses          110180                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses         110180                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        35226                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         35226                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data        17001                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total        17001                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          273                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          273                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          220                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          220                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        52227                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          52227                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        52227                       # number of overall hits
system.cpu15.dcache.overall_hits::total         52227                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data         1472                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1472                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           83                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           83                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           21                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           29                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data         1555                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1555                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data         1555                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1555                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        36698                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        36698                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data        17084                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total        17084                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          249                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          249                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        53782                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        53782                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        53782                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        53782                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.040111                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.040111                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004858                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004858                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.116466                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.116466                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.028913                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.028913                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.028913                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028913                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu15.dcache.writebacks::total              75                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             534                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs             21407                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             534                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           40.088015                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   411.585613                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst    19.414387                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.803878                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.037919                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          346630                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         346630                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst       172514                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total        172514                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst       172514                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total         172514                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst       172514                       # number of overall hits
system.cpu15.icache.overall_hits::total        172514                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          534                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          534                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          534                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          534                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          534                       # number of overall misses
system.cpu15.icache.overall_misses::total          534                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst       173048                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total       173048                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst       173048                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total       173048                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst       173048                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total       173048                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003086                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003086                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003086                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003086                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003086                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003086                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          534                       # number of writebacks
system.cpu15.icache.writebacks::total             534                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 322                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2666496                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        329                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1528                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1528                       # Transaction distribution
system.iobus.trans_dist::WriteReq               44340                       # Transaction distribution
system.iobus.trans_dist::WriteResp              44340                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         3176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1358                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1708                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        83518                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   91736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        12704                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1869                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          854                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1080                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        16731                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2667256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2683987                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                41759                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                41759                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               375831                       # Number of tag accesses
system.iocache.tags.data_accesses              375831                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        41664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        41664                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        41664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           41664                       # number of writebacks
system.iocache.writebacks::total                41664                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    361523                       # number of replacements
system.l2.tags.tagsinuse                  3934.461258                       # Cycle average of tags in use
system.l2.tags.total_refs                      406937                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    361523                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.125619                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2482.497934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        0.002697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.606952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     9.197411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     0.927927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     0.651379                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     1.488301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   511.982710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   725.416685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst    14.661495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     1.842435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     2.692736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data    26.987832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     1.170071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     1.361623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     2.228585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data    12.690892                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     3.227553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.712129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst    31.230875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data    18.856441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst    61.413935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data    18.058541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     1.472060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.363835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.005441                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.328358                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.234021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.003760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     0.722481                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     1.424161                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.606079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.002245                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.124996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.177104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.003579                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.000450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.006589                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.003098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.007625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.004604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.014994                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.004409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000089                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000057                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.960562                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4061                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1032                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          843                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991455                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10262084                       # Number of tag accesses
system.l2.tags.data_accesses                 10262084                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       446307                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           446307                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        56925                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            56925                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus02.data           11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        77229                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data          247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data           66                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 77653                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          573                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          495                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        70725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst          927                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst          618                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          554                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          374                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          624                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         1320                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         1112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst          538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst          537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst          537                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst          536                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              80478                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data          790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data          854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data       106627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          386                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data          865                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          891                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data          230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data          882                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data         2166                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          949                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data          825                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data          769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data          794                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data          807                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data          818                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data          869                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            119522                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          573                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data          814                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          495                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data          854                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        70725                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data       183856                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst          927                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data          399                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst          618                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data          889                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          554                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          891                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          374                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data          231                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          624                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data          882                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         1320                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data         2413                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         1112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data         1015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst          538                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data          841                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst          537                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data          769                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          537                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          810                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst          537                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data          807                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst          536                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data          834                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          471                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data          870                       # number of demand (read+write) hits
system.l2.demand_hits::total                   277653                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          573                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data          814                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          495                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data          854                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        70725                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data       183856                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst          927                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data          399                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst          618                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data          889                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          554                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          891                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          374                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data          231                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          624                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data          882                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         1320                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data         2413                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         1112                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data         1015                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst          538                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data          841                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst          537                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data          769                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          537                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          810                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst          537                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data          807                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst          536                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data          834                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          471                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data          870                       # number of overall hits
system.l2.overall_hits::total                  277653                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           43                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           36                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data           45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                894                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          101                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              424                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data           36                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data       290873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data           42                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data           43                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           32                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data         1918                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data          691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data            6                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              293990                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          241                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst        17747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst            8                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst            9                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         2088                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst          867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           63                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            21409                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data          148                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data        36106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          122                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data          161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data           77                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           75                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           64                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data         1809                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data          957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data          140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data           45                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data           39                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data           45                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           68                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           40001                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          241                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data          148                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data          184                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst        17747                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       326979                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data          316                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst            8                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data          203                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data          120                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst            9                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data          107                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst           24                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data          109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         2088                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data         3727                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst          867                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data         1648                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data          144                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data           62                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data           57                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           63                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           88                       # number of demand (read+write) misses
system.l2.demand_misses::total                 355400                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          241                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data          148                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data          184                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst        17747                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       326979                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          314                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data          316                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst            8                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data          203                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data          120                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst            9                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data          107                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst           24                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data          109                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         2088                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data         3727                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst          867                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data         1648                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data          144                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data           62                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data           51                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data           57                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data           48                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           63                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           88                       # number of overall misses
system.l2.overall_misses::total                355400                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       446307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       446307                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        56925                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        56925                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          292                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           45                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              914                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data          102                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            432                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           70                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           36                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data       368102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data           66                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data           43                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           33                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data           45                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data         2165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data          757                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data           22                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            371643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        88472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst          626                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst          559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          383                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         3408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         1979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst          538                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst          537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst          537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst          537                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          534                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         101887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data          892                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data         1002                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       142733                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data          508                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         1026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data          968                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          305                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data          946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data         3975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data         1906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data          965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data          812                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data          839                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data          863                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        159523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          814                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data          962                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data         1038                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        88472                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       510835                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1241                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data          715                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst          626                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data         1092                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst          559                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data         1011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          383                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          338                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          648                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data          991                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         3408                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data         6140                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         1979                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data         2663                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst          538                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data          985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst          537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data          831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data          861                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst          537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          864                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst          537                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data          882                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          958                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               633053                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          814                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data          962                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data         1038                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        88472                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       510835                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1241                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data          715                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst          626                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data         1092                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst          559                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data         1011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          383                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          338                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          648                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data          991                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         3408                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data         6140                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         1979                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data         2663                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst          538                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data          985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst          537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data          831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data          861                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst          537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          864                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst          537                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data          882                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          958                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              633053                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.755556                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.977273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.977778                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.918367                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.978118                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.990196                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.862069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.956522                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.954545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.981481                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.657143                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.790197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.937198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.636364                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.969697                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.885912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.912814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.200000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.272727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.157895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.952381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.791055                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.296069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.078212                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.200595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.253022                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.012780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.008945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.023499                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.037037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.612676                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.438100                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.001862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.117978                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.210125                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.114350                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.147705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.252962                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.240157                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.156920                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.079545                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.245902                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.067653                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.455094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.502099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.145078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.052956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.053635                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.046099                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.052144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.072572                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.250754                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.296069                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.153846                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.078212                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.177264                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.200595                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.640087                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.253022                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.441958                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.012780                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.185897                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.008945                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.118694                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.023499                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.316568                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.037037                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.109990                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.612676                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.607003                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.438100                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.618851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.146193                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.074609                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.059233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.065972                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.001862                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.054422                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.117978                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.091858                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.561406                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.296069                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.153846                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.078212                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.177264                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.200595                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.640087                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.253022                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.441958                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.012780                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.185897                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.008945                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.118694                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.023499                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.316568                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.037037                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.109990                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.612676                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.607003                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.438100                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.618851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.146193                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.074609                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.059233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.065972                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.001862                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.054422                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.117978                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.091858                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.561406                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               303693                       # number of writebacks
system.l2.writebacks::total                    303693                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1433                       # Transaction distribution
system.membus.trans_dist::ReadResp              62938                       # Transaction distribution
system.membus.trans_dist::WriteReq               2676                       # Transaction distribution
system.membus.trans_dist::WriteResp              2676                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       345357                       # Transaction distribution
system.membus.trans_dist::CleanEvict            37859                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1264                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            625                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1436                       # Transaction distribution
system.membus.trans_dist::ReadExReq            294170                       # Transaction distribution
system.membus.trans_dist::ReadExResp           293872                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61505                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         41664                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        41664                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       125182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       125182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8218                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1055739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1063957                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1189139                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2672576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        16731                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     42174400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     42191131                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44863707                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            786648                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  786648    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              786648                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              90410                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             48669                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             139079                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             42635                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         42635                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              155120996                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            436118                       # Number of instructions committed
system.switch_cpus00.committedOps              436118                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       419945                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             30072                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        31330                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             419945                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       554482                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       329100                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              139499                       # number of memory refs
system.switch_cpus00.num_load_insts             90750                       # Number of load instructions
system.switch_cpus00.num_store_insts            48749                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     154683787.560863                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     437208.439137                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.002818                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.997182                       # Percentage of idle cycles
system.switch_cpus00.Branches                   68051                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         1790      0.41%      0.41% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          276287     63.35%     63.76% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           1011      0.23%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     63.99% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          95487     21.89%     85.89% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         48907     11.21%     97.10% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        12636      2.90%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           436118                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              36194                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits             17265                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              53459                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             16573                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         16573                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              154075342                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts            170534                       # Number of instructions committed
system.switch_cpus01.committedOps              170534                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses       164621                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              6764                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts        13758                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts             164621                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads       227551                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes       131771                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               53539                       # number of memory refs
system.switch_cpus01.num_load_insts             36194                       # Number of load instructions
system.switch_cpus01.num_store_insts            17345                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     153905581.386419                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     169760.613581                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001102                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998898                       # Percentage of idle cycles
system.switch_cpus01.Branches                   23692                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          761      0.45%      0.45% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu          109400     64.15%     64.60% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            683      0.40%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     65.00% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          36709     21.53%     86.52% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite         17345     10.17%     96.70% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         5636      3.30%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total           170534                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           32955585                       # DTB read hits
system.switch_cpus02.dtb.read_misses            14405                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       31923809                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          18299898                       # DTB write hits
system.switch_cpus02.dtb.write_misses           27108                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      15922024                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           51255483                       # DTB hits
system.switch_cpus02.dtb.data_misses            41513                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       47845833                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         145583292                       # ITB hits
system.switch_cpus02.itb.fetch_misses             499                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     145583791                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              155120869                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         154043481                       # Number of instructions committed
system.switch_cpus02.committedOps           154043481                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    140335617                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses      1398840                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           4865725                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     18640460                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          140335617                       # number of integer instructions
system.switch_cpus02.num_fp_insts             1398840                       # number of float instructions
system.switch_cpus02.num_int_register_reads    199974083                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    100446766                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads      1002906                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes       942754                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            51342773                       # number of memory refs
system.switch_cpus02.num_load_insts          33015287                       # Number of load instructions
system.switch_cpus02.num_store_insts         18327486                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     620953.641500                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     154499915.358500                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.995997                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.004003                       # Percentage of idle cycles
system.switch_cpus02.Branches                25321164                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     11401578      7.40%      7.40% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        90209551     58.55%     65.94% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         159413      0.10%     66.05% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     66.05% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd        220432      0.14%     66.19% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp            36      0.00%     66.19% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           128      0.00%     66.19% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult          123      0.00%     66.19% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv        109574      0.07%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       33122479     21.50%     87.76% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      18330094     11.90%     99.66% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       531586      0.34%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        154084994                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              27594                       # DTB read hits
system.switch_cpus03.dtb.read_misses                3                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             21                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             16524                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              44118                       # DTB hits
system.switch_cpus03.dtb.data_misses                3                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             21                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             17041                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         17041                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              154071010                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            127017                       # Number of instructions committed
system.switch_cpus03.committedOps              127017                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       121396                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              5460                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         8986                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             121396                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads       165229                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        94695                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               44228                       # number of memory refs
system.switch_cpus03.num_load_insts             27614                       # Number of load instructions
system.switch_cpus03.num_store_insts            16614                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     153944593.914846                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     126416.085154                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000821                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999179                       # Percentage of idle cycles
system.switch_cpus03.Branches                   17018                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          922      0.73%      0.73% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           74993     59.04%     59.77% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            446      0.35%     60.12% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     60.12% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.01%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     60.13% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          28229     22.22%     82.35% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         16618     13.08%     95.43% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         5801      4.57%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           127020                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              37902                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             18188                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              56090                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             18013                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         18013                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              154075087                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            178698                       # Number of instructions committed
system.switch_cpus04.committedOps              178698                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       172405                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              7064                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        14302                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             172405                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads       238206                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       138058                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               56170                       # number of memory refs
system.switch_cpus04.num_load_insts             37902                       # Number of load instructions
system.switch_cpus04.num_store_insts            18268                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     153897195.891008                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     177891.108992                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001155                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998845                       # Percentage of idle cycles
system.switch_cpus04.Branches                   24729                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass          761      0.43%      0.43% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          114262     63.94%     64.37% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            687      0.38%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     64.75% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          38444     21.51%     86.27% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         18268     10.22%     96.49% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         6276      3.51%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           178698                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              36311                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             17274                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              53585                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             16573                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         16573                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              154075002                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            170804                       # Number of instructions committed
system.switch_cpus05.committedOps              170804                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       164882                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              6764                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        13884                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             164882                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads       227821                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       131906                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               53665                       # number of memory refs
system.switch_cpus05.num_load_insts             36311                       # Number of load instructions
system.switch_cpus05.num_store_insts            17354                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     153904972.859953                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     170029.140047                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001104                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998896                       # Percentage of idle cycles
system.switch_cpus05.Branches                   23827                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          761      0.45%      0.45% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu          109544     64.13%     64.58% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            683      0.40%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     64.98% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          36826     21.56%     86.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         17354     10.16%     96.70% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         5636      3.30%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           170804                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              24591                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             13638                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              38229                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             17131                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         17131                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              154070751                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            109261                       # Number of instructions committed
system.switch_cpus06.committedOps              109261                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       104047                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              4672                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         7149                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             104047                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads       140992                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        82535                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               38309                       # number of memory refs
system.switch_cpus06.num_load_insts             24591                       # Number of load instructions
system.switch_cpus06.num_store_insts            13718                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     153962017.375252                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     108733.624748                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000706                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999294                       # Percentage of idle cycles
system.switch_cpus06.Branches                   14271                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          711      0.65%      0.65% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           63434     58.06%     58.71% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            399      0.37%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.07% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          25115     22.99%     82.06% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         13718     12.56%     94.61% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         5884      5.39%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           109261                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              36389                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits             17280                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              53669                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits             16573                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses         16573                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              154074724                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts            170984                       # Number of instructions committed
system.switch_cpus07.committedOps              170984                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses       165056                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              6764                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts        13968                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts             165056                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads       228001                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes       131996                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               53749                       # number of memory refs
system.switch_cpus07.num_load_insts             36389                       # Number of load instructions
system.switch_cpus07.num_store_insts            17360                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     153904515.899677                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     170208.100323                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus07.Branches                   23917                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          761      0.45%      0.45% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu          109640     64.12%     64.57% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            683      0.40%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     64.97% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          36904     21.58%     86.55% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite         17360     10.15%     96.70% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         5636      3.30%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total           170984                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              95127                       # DTB read hits
system.switch_cpus08.dtb.read_misses              130                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          30433                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             59561                       # DTB write hits
system.switch_cpus08.dtb.write_misses              18                       # DTB write misses
system.switch_cpus08.dtb.write_acv                 10                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses         17597                       # DTB write accesses
system.switch_cpus08.dtb.data_hits             154688                       # DTB hits
system.switch_cpus08.dtb.data_misses              148                       # DTB misses
system.switch_cpus08.dtb.data_acv                  10                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          48030                       # DTB accesses
system.switch_cpus08.itb.fetch_hits            156659                       # ITB hits
system.switch_cpus08.itb.fetch_misses             121                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses        156780                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              153659176                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            446765                       # Number of instructions committed
system.switch_cpus08.committedOps              446765                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       432088                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          355                       # Number of float alu accesses
system.switch_cpus08.num_func_calls             13947                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        44060                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             432088                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 355                       # number of float instructions
system.switch_cpus08.num_int_register_reads       593590                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       323447                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          190                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs              155099                       # number of memory refs
system.switch_cpus08.num_load_insts             95387                       # Number of load instructions
system.switch_cpus08.num_store_insts            59712                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     153215232.559299                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     443943.440701                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.002889                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.997111                       # Percentage of idle cycles
system.switch_cpus08.Branches                   63344                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         5565      1.25%      1.25% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          273788     61.26%     62.51% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            869      0.19%     62.70% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     62.70% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            46      0.01%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             3      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     62.71% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          96917     21.69%     84.40% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         59993     13.42%     97.82% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         9742      2.18%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           446923                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              50258                       # DTB read hits
system.switch_cpus09.dtb.read_misses              327                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1838                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             28655                       # DTB write hits
system.switch_cpus09.dtb.write_misses              38                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           878                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              78913                       # DTB hits
system.switch_cpus09.dtb.data_misses              365                       # DTB misses
system.switch_cpus09.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2716                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             39898                       # ITB hits
system.switch_cpus09.itb.fetch_misses             125                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         40023                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              154070585                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            254610                       # Number of instructions committed
system.switch_cpus09.committedOps              254610                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       244126                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              7628                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        25941                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             244126                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       325883                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       187422                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               80092                       # number of memory refs
system.switch_cpus09.num_load_insts             51138                       # Number of load instructions
system.switch_cpus09.num_store_insts            28954                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     153816593.302024                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     253991.697976                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001649                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998351                       # Percentage of idle cycles
system.switch_cpus09.Branches                   37064                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         3501      1.37%      1.37% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu          157112     61.61%     62.99% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            544      0.21%     63.20% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     63.20% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.01%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     63.21% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          52707     20.67%     83.88% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         28976     11.36%     95.25% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess        12121      4.75%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           254996                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              36506                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits             17289                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              53795                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             16573                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         16573                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              154074662                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts            171254                       # Number of instructions committed
system.switch_cpus10.committedOps              171254                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses       165317                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              6764                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts        14094                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts             165317                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads       228271                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes       132131                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               53875                       # number of memory refs
system.switch_cpus10.num_load_insts             36506                       # Number of load instructions
system.switch_cpus10.num_store_insts            17369                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     153904185.067683                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     170476.932317                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001106                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998894                       # Percentage of idle cycles
system.switch_cpus10.Branches                   24052                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          761      0.44%      0.44% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu          109784     64.11%     64.55% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            683      0.40%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     64.95% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          37021     21.62%     86.57% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite         17369     10.14%     96.71% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         5636      3.29%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total           171254                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              36545                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits             17292                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              53837                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits             16573                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses         16573                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              154074577                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts            171344                       # Number of instructions committed
system.switch_cpus11.committedOps              171344                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses       165404                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              6764                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts        14136                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts             165404                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads       228361                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes       132176                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               53917                       # number of memory refs
system.switch_cpus11.num_load_insts             36545                       # Number of load instructions
system.switch_cpus11.num_store_insts            17372                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     153904010.528286                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     170566.471714                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001107                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998893                       # Percentage of idle cycles
system.switch_cpus11.Branches                   24097                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          761      0.44%      0.44% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu          109832     64.10%     64.54% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            683      0.40%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          37060     21.63%     86.57% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite         17372     10.14%     96.71% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         5636      3.29%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total           171344                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              36584                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits             17295                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              53879                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             16573                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         16573                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              154074492                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts            171434                       # Number of instructions committed
system.switch_cpus12.committedOps              171434                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses       165491                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              6764                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts        14178                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts             165491                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads       228451                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes       132221                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               53959                       # number of memory refs
system.switch_cpus12.num_load_insts             36584                       # Number of load instructions
system.switch_cpus12.num_store_insts            17375                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     153903835.988988                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     170656.011012                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001108                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998892                       # Percentage of idle cycles
system.switch_cpus12.Branches                   24142                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          761      0.44%      0.44% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu          109880     64.09%     64.54% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            683      0.40%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     64.94% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          37099     21.64%     86.58% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite         17375     10.14%     96.71% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         5636      3.29%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total           171434                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              36623                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits             17298                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              53921                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             16573                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         16573                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              154074407                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts            171524                       # Number of instructions committed
system.switch_cpus13.committedOps              171524                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses       165578                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              6764                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts        14220                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts             165578                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads       228541                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes       132266                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               54001                       # number of memory refs
system.switch_cpus13.num_load_insts             36623                       # Number of load instructions
system.switch_cpus13.num_store_insts            17378                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     153903661.449789                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     170745.550211                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001108                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998892                       # Percentage of idle cycles
system.switch_cpus13.Branches                   24187                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          761      0.44%      0.44% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu          109928     64.09%     64.53% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            683      0.40%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     64.93% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          37138     21.65%     86.58% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite         17378     10.13%     96.71% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         5636      3.29%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total           171524                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              36662                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits             17301                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              53963                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             16573                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         16573                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              154074322                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts            171614                       # Number of instructions committed
system.switch_cpus14.committedOps              171614                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses       165665                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              6764                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts        14262                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts             165665                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads       228631                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes       132311                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               54043                       # number of memory refs
system.switch_cpus14.num_load_insts             36662                       # Number of load instructions
system.switch_cpus14.num_store_insts            17381                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     153903486.910689                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     170835.089311                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001109                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998891                       # Percentage of idle cycles
system.switch_cpus14.Branches                   24232                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          761      0.44%      0.44% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu          109976     64.08%     64.53% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            683      0.40%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     64.92% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          37177     21.66%     86.59% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite         17381     10.13%     96.72% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         5636      3.28%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total           171614                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              36992                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits             17455                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              54447                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits             16807                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses         16807                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              154074147                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts            173048                       # Number of instructions committed
system.switch_cpus15.committedOps              173048                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses       167039                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              6812                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts        14411                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts             167039                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads       230444                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes       133381                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               54527                       # number of memory refs
system.switch_cpus15.num_load_insts             36992                       # Number of load instructions
system.switch_cpus15.num_store_insts            17535                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     153901883.949143                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     172263.050857                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001118                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998882                       # Percentage of idle cycles
system.switch_cpus15.Branches                   24467                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          749      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu          110826     64.04%     64.48% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            683      0.39%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     64.87% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          37514     21.68%     86.55% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite         17536     10.13%     96.68% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         5740      3.32%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total           173048                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      1281895                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       568801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       157123                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          20999                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8043                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        12956                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1433                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            272355                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2676                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2676                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       446307                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        56925                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           53394                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1166                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           633                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1799                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           371941                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          371941                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        101887                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       169035                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         7214                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         3210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       230461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      1520044                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         1258                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         1118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         3371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side         1350                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         3456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         8625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side        19569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         4845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         8218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         3752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         1074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         1074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         3314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         3377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         1074                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         3351                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         3462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1854168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        64768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        99056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        96256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      9087296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     61007147                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       101568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        79644                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        40448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       114304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        35776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side       100352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        36224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        44928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side       103232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       333888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side       682056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       183424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side       270620                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        34496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side       108608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        99968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side       100032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side       100992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        34368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side       100992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        36864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side       103360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73366811                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          445041                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1731045                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.689958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.635317                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1540056     88.97%     88.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  32479      1.88%     90.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24707      1.43%     92.27% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  39258      2.27%     94.54% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  11341      0.66%     95.19% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  11064      0.64%     95.83% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   5965      0.34%     96.18% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   5885      0.34%     96.52% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   3576      0.21%     96.72% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   2749      0.16%     96.88% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  4022      0.23%     97.11% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  2547      0.15%     97.26% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  2601      0.15%     97.41% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  2856      0.16%     97.58% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  3375      0.19%     97.77% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 37188      2.15%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  1376      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1731045                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.086234                       # Number of seconds simulated
sim_ticks                                 86233627000                       # Number of ticks simulated
final_tick                               2431485702000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1730462                       # Simulator instruction rate (inst/s)
host_op_rate                                  1730462                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55577209                       # Simulator tick rate (ticks/s)
host_mem_usage                                 837956                       # Number of bytes of host memory used
host_seconds                                  1551.60                       # Real time elapsed on the host
sim_insts                                  2684986175                       # Number of instructions simulated
sim_ops                                    2684986175                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        94272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data      6008320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.inst        34560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data      6654656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst        95744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data      7537280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        84096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data      7552512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst        18432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data      6723904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.inst        23872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data      7373056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst        30208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data      7186496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.inst        61440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data      7292864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.inst       119488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data      6431808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.inst        97408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data      7134848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.inst        19264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data      6891904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.inst        16000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data      6692416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.inst        24512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data      6102208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.inst        29824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data      7005824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst        16256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data      6495808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst        26432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data      7245632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          111121344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        94272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus01.inst        34560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst        95744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        84096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus05.inst        23872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst        30208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus07.inst        61440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus08.inst       119488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus09.inst        97408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus10.inst        19264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus11.inst        16000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus12.inst        24512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus13.inst        29824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst        16256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst        26432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        791808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     52028224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        52028224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst         1473                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data        93880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.inst          540                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data       103979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         1496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       117770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst         1314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data       118008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst          288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data       105061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.inst          373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data       115204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst          472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data       112289                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.inst          960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data       113951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.inst         1867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data       100497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.inst         1522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data       111482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.inst          301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data       107686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.inst          250                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data       104569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.inst          383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data        95347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.inst          466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data       109466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst          254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data       101497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst          413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data       113213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1736271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        812941                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             812941                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst      1093216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data     69674908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.inst       400772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data     77170081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      1110286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data     87405346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       975211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data     87581982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst       213745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     77973109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.inst       276829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data     85500938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst       350304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data     83337513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.inst       712483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data     84570999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.inst      1385631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data     74585846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.inst      1129583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data     82738582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.inst       223393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data     79921305                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.inst       185542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data     77607961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.inst       284251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data     70763671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.inst       345851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data     81242367                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst       188511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data     75328016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst       306516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data     84023278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1288608028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst      1093216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus01.inst       400772                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      1110286                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       975211                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst       213745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus05.inst       276829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst       350304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus07.inst       712483                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus08.inst      1385631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus09.inst      1129583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus10.inst       223393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus11.inst       185542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus12.inst       284251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus13.inst       345851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst       188511                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst       306516                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9182126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       603340319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            603340319                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       603340319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst      1093216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data     69674908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.inst       400772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data     77170081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      1110286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data     87405346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       975211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data     87581982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst       213745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     77973109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.inst       276829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data     85500938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst       350304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data     83337513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.inst       712483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data     84570999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.inst      1385631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data     74585846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.inst      1129583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data     82738582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.inst       223393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data     79921305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.inst       185542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data     77607961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.inst       284251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data     70763671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.inst       345851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data     81242367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst       188511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data     75328016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst       306516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data     84023278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1891948346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     43                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                   173605                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    754     30.51%     30.51% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    57      2.31%     32.82% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    88      3.56%     36.38% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                    40      1.62%     38.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  1532     62.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               2471                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     754     45.31%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     57      3.43%     48.74% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     88      5.29%     54.03% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                     40      2.40%     56.43% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    725     43.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1664                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            85998852500     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               4215500      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               4312000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30               5851000      0.01%     99.82% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             153000000      0.18%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        86166231000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.473238                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.673412                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    1                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                  40      0.02%      0.02% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  22      0.01%      0.04% # number of callpals executed
system.cpu00.kern.callpal::tbi                      2      0.00%      0.04% # number of callpals executed
system.cpu00.kern.callpal::swpipl                2027      1.20%      1.24% # number of callpals executed
system.cpu00.kern.callpal::rdps                   179      0.11%      1.35% # number of callpals executed
system.cpu00.kern.callpal::rti                    260      0.15%      1.50% # number of callpals executed
system.cpu00.kern.callpal::callsys                 31      0.02%      1.52% # number of callpals executed
system.cpu00.kern.callpal::rdunique            166098     98.48%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total               168659                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             280                       # number of protection mode switches
system.cpu00.kern.mode_switch::user               153                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel               153                      
system.cpu00.kern.mode_good::user                 153                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.546429                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.706697                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel     106317725500     61.70%     61.70% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user        65987506500     38.30%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements          157129                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         489.986581                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          37053400                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          157129                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          235.815158                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data     0.789520                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   489.197060                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.001542                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.955463                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.957005                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        74317399                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       74317399                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data     29628942                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      29628942                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data      6605688                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      6605688                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data       329985                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       329985                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data       330318                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       330318                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data     36234630                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       36234630                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data     36234630                       # number of overall hits
system.cpu00.dcache.overall_hits::total      36234630                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data       147977                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total       147977                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data        24667                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        24667                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         3437                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         3437                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data         2338                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total         2338                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data       172644                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total       172644                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data       172644                       # number of overall misses
system.cpu00.dcache.overall_misses::total       172644                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data     29776919                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     29776919                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data      6630355                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      6630355                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data       333422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       333422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data       332656                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       332656                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data     36407274                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     36407274                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data     36407274                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     36407274                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.004970                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.004970                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.003720                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.003720                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.010308                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.010308                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.007028                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.007028                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.004742                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.004742                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.004742                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.004742                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        60649                       # number of writebacks
system.cpu00.dcache.writebacks::total           60649                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            6907                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         127265718                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            6907                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        18425.614304                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   108.348159                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   403.651841                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.211617                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.788383                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses       264984125                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses      264984125                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst    132481702                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total     132481702                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst    132481702                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total      132481702                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst    132481702                       # number of overall hits
system.cpu00.icache.overall_hits::total     132481702                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst         6907                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         6907                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst         6907                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         6907                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst         6907                       # number of overall misses
system.cpu00.icache.overall_misses::total         6907                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst    132488609                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total    132488609                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst    132488609                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total    132488609                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst    132488609                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total    132488609                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000052                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000052                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000052                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000052                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000052                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         6907                       # number of writebacks
system.cpu00.icache.writebacks::total            6907                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     39                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                   179723                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    620     31.42%     31.42% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    88      4.46%     35.88% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                    40      2.03%     37.91% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  1225     62.09%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total               1973                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     620     46.44%     46.44% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     88      6.59%     53.03% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                     40      3.00%     56.03% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    587     43.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                1335                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            86561584500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               4312000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30               5874000      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             117439500      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        86689210000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.479184                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.676635                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    1                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                  40      0.02%      0.02% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  22      0.01%      0.04% # number of callpals executed
system.cpu01.kern.callpal::tbi                      2      0.00%      0.04% # number of callpals executed
system.cpu01.kern.callpal::swpipl                1606      0.92%      0.95% # number of callpals executed
system.cpu01.kern.callpal::rdps                   178      0.10%      1.06% # number of callpals executed
system.cpu01.kern.callpal::rti                    239      0.14%      1.19% # number of callpals executed
system.cpu01.kern.callpal::callsys                 60      0.03%      1.23% # number of callpals executed
system.cpu01.kern.callpal::rdunique            172852     98.77%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total               174999                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel             211                       # number of protection mode switches
system.cpu01.kern.mode_switch::user               192                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                50                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel               203                      
system.cpu01.kern.mode_good::user                 192                      
system.cpu01.kern.mode_good::idle                  11                      
system.cpu01.kern.mode_switch_good::kernel     0.962085                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.220000                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.896247                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        201646500      0.11%      0.11% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user        73852396500     42.06%     42.17% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle       101538594000     57.83%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements          163701                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         492.903494                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs          40972947                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          163701                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          250.291367                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2345508114500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     0.621326                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   492.282168                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.001214                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.961489                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.962702                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        82218358                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       82218358                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data     32991826                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total      32991826                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data      7152356                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      7152356                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data       342708                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       342708                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data       342295                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total       342295                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data     40144182                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total       40144182                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data     40144182                       # number of overall hits
system.cpu01.dcache.overall_hits::total      40144182                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data       153053                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       153053                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data        29815                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total        29815                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         3748                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         3748                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data         3417                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total         3417                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data       182868                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       182868                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data       182868                       # number of overall misses
system.cpu01.dcache.overall_misses::total       182868                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data     33144879                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total     33144879                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data      7182171                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      7182171                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data       346456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       346456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data       345712                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       345712                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data     40327050                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total     40327050                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data     40327050                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total     40327050                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.004618                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.004618                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.004151                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.004151                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.010818                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.010818                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.009884                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.009884                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.004535                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.004535                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.004535                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.004535                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        67855                       # number of writebacks
system.cpu01.dcache.writebacks::total           67855                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements            6448                       # number of replacements
system.cpu01.icache.tags.tagsinuse         509.506996                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         142623433                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs            6448                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        22119.018766                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle    2431415830000                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   123.998736                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   385.508260                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.242185                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.752946                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.995131                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses       296285505                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses      296285505                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst    148133058                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total     148133058                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst    148133058                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total      148133058                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst    148133058                       # number of overall hits
system.cpu01.icache.overall_hits::total     148133058                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst         6463                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         6463                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst         6463                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         6463                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst         6463                       # number of overall misses
system.cpu01.icache.overall_misses::total         6463                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst    148139521                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total    148139521                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst    148139521                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total    148139521                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst    148139521                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total    148139521                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000044                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000044                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks         6448                       # number of writebacks
system.cpu01.icache.writebacks::total            6448                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     25                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                   144760                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    971     36.15%     36.15% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    88      3.28%     39.43% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                    28      1.04%     40.47% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  1599     59.53%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               2686                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     971     47.62%     47.62% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     88      4.32%     51.94% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                     28      1.37%     53.31% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    952     46.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2039                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            86080598000     99.82%     99.82% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               4312000      0.01%     99.83% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30               3812000      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             144828000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        86233550000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.595372                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.759121                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      2.27%      2.27% # number of syscalls executed
system.cpu02.kern.syscall::71                      16     36.36%     38.64% # number of syscalls executed
system.cpu02.kern.syscall::73                      11     25.00%     63.64% # number of syscalls executed
system.cpu02.kern.syscall::74                      16     36.36%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   44                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 269      0.19%      0.19% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  57      0.04%      0.23% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      0.24% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2290      1.65%      1.88% # number of callpals executed
system.cpu02.kern.callpal::rdps                   192      0.14%      2.02% # number of callpals executed
system.cpu02.kern.callpal::rti                    280      0.20%      2.22% # number of callpals executed
system.cpu02.kern.callpal::callsys                 92      0.07%      2.29% # number of callpals executed
system.cpu02.kern.callpal::rdunique            135789     97.71%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total               138970                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             337                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               249                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               249                      
system.cpu02.kern.mode_good::user                 249                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.738872                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.849829                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      12323652500     14.29%     14.29% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        73909897500     85.71%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     57                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          177235                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         486.403813                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          40697271                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          177235                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          229.623218                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   486.403813                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.950007                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.950007                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        81544050                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       81544050                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     33255271                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      33255271                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data      6682680                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      6682680                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       269796                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       269796                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       271430                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       271430                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     39937951                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       39937951                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     39937951                       # number of overall hits
system.cpu02.dcache.overall_hits::total      39937951                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       158380                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       158380                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        33688                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        33688                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         3619                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         3619                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data         1414                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total         1414                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       192068                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       192068                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       192068                       # number of overall misses
system.cpu02.dcache.overall_misses::total       192068                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     33413651                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     33413651                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data      6716368                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      6716368                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       273415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       273415                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       272844                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       272844                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     40130019                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     40130019                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     40130019                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     40130019                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.004740                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.004740                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.005016                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.005016                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.013236                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.013236                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.005182                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.005182                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.004786                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.004786                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.004786                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.004786                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        74168                       # number of writebacks
system.cpu02.dcache.writebacks::total           74168                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           14227                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         143745809                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           14227                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs        10103.732973                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          132                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       297394033                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      297394033                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    148675676                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     148675676                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    148675676                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      148675676                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    148675676                       # number of overall hits
system.cpu02.icache.overall_hits::total     148675676                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        14227                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        14227                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        14227                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        14227                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        14227                       # number of overall misses
system.cpu02.icache.overall_misses::total        14227                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    148689903                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    148689903                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    148689903                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    148689903                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    148689903                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    148689903                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000096                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000096                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000096                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000096                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000096                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        14227                       # number of writebacks
system.cpu02.icache.writebacks::total           14227                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                   122745                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    549     29.08%     29.08% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    88      4.66%     33.74% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                    31      1.64%     35.38% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  1220     64.62%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               1888                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     549     45.22%     45.22% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     88      7.25%     52.47% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                     31      2.55%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    546     44.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                1214                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            86596188500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               4312000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30               5227000      0.01%     99.90% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              86711500      0.10%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        86692439000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.447541                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.643008                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    1                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                  50      0.04%      0.04% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  18      0.02%      0.06% # number of callpals executed
system.cpu03.kern.callpal::tbi                     15      0.01%      0.07% # number of callpals executed
system.cpu03.kern.callpal::swpipl                1583      1.35%      1.42% # number of callpals executed
system.cpu03.kern.callpal::rdps                   178      0.15%      1.57% # number of callpals executed
system.cpu03.kern.callpal::rti                    186      0.16%      1.73% # number of callpals executed
system.cpu03.kern.callpal::callsys                 22      0.02%      1.75% # number of callpals executed
system.cpu03.kern.callpal::rdunique            115459     98.25%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total               117511                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             204                       # number of protection mode switches
system.cpu03.kern.mode_switch::user               183                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel               183                      
system.cpu03.kern.mode_good::user                 183                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.897059                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.945736                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      78483440000     47.72%     47.72% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user        85982037500     52.28%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     18                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements          180202                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         506.412665                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs          45010944                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          180202                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          249.780491                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.054074                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   506.358592                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000106                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.988982                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.989087                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1          480                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        90495463                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       90495463                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data     37539518                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total      37539518                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data      6958330                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      6958330                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data       229988                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       229988                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data       229539                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total       229539                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data     44497848                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total       44497848                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data     44497848                       # number of overall hits
system.cpu03.dcache.overall_hits::total      44497848                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data       160319                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       160319                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data        31781                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total        31781                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         1812                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         1812                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data         1956                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total         1956                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data       192100                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       192100                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data       192100                       # number of overall misses
system.cpu03.dcache.overall_misses::total       192100                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data     37699837                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total     37699837                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data      6990111                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      6990111                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data       231800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       231800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data       231495                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       231495                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data     44689948                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total     44689948                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data     44689948                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total     44689948                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.004253                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.004253                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.004547                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.004547                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.007817                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.007817                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.008449                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.008449                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.004299                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.004299                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.004299                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.004299                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        73753                       # number of writebacks
system.cpu03.dcache.writebacks::total           73753                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            4658                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         164253515                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            4658                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        35262.669601                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    11.711793                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   500.288207                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.022875                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.977125                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1          253                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses       344638486                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses      344638486                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst    172312256                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total     172312256                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst    172312256                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total      172312256                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst    172312256                       # number of overall hits
system.cpu03.icache.overall_hits::total     172312256                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         4658                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         4658                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         4658                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         4658                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         4658                       # number of overall misses
system.cpu03.icache.overall_misses::total         4658                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst    172316914                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total    172316914                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst    172316914                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total    172316914                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst    172316914                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total    172316914                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000027                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000027                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         4658                       # number of writebacks
system.cpu03.icache.writebacks::total            4658                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                   178297                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    558     29.82%     29.82% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    88      4.70%     34.53% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                    42      2.24%     36.77% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  1183     63.23%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               1871                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     558     45.37%     45.37% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     88      7.15%     52.52% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                     42      3.41%     55.93% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    542     44.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1230                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            86572502000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               4312000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30               6031000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             105538500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        86688383500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.458157                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.657402                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    1                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  12      0.01%      0.01% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  22      0.01%      0.02% # number of callpals executed
system.cpu04.kern.callpal::swpipl                1546      0.89%      0.91% # number of callpals executed
system.cpu04.kern.callpal::rdps                   176      0.10%      1.01% # number of callpals executed
system.cpu04.kern.callpal::rti                    195      0.11%      1.12% # number of callpals executed
system.cpu04.kern.callpal::callsys                 32      0.02%      1.14% # number of callpals executed
system.cpu04.kern.callpal::rdunique            171965     98.86%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total               173948                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             217                       # number of protection mode switches
system.cpu04.kern.mode_switch::user               166                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel               166                      
system.cpu04.kern.mode_good::user                 166                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.764977                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.866841                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      90571809500     55.18%     55.18% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user        73575909500     44.82%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements          180296                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         507.314020                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs          40665731                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          180296                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          225.549824                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   507.314020                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.990848                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.990848                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        81803790                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       81803790                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data     32827070                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total      32827070                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data      7106449                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      7106449                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data       341119                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       341119                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data       342057                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total       342057                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data     39933519                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total       39933519                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data     39933519                       # number of overall hits
system.cpu04.dcache.overall_hits::total      39933519                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data       161462                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       161462                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data        25274                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total        25274                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         3334                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         3334                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data         1608                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total         1608                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data       186736                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       186736                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data       186736                       # number of overall misses
system.cpu04.dcache.overall_misses::total       186736                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data     32988532                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total     32988532                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data      7131723                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      7131723                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data       344453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       344453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data       343665                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       343665                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data     40120255                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total     40120255                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data     40120255                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total     40120255                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.004894                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.004894                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.003544                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.003544                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.009679                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.009679                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.004679                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.004679                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.004654                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.004654                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.004654                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.004654                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        73766                       # number of writebacks
system.cpu04.dcache.writebacks::total           73766                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            5843                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         138398887                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5843                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        23686.271949                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.093824                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.906176                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000183                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999817                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          228                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses       295010705                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses      295010705                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst    147496588                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total     147496588                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst    147496588                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total      147496588                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst    147496588                       # number of overall hits
system.cpu04.icache.overall_hits::total     147496588                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         5843                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         5843                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         5843                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         5843                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         5843                       # number of overall misses
system.cpu04.icache.overall_misses::total         5843                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst    147502431                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total    147502431                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst    147502431                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total    147502431                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst    147502431                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total    147502431                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000040                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000040                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         5843                       # number of writebacks
system.cpu04.icache.writebacks::total            5843                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     22                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                   180408                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    594     30.46%     30.46% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    88      4.51%     34.97% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                    46      2.36%     37.33% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  1222     62.67%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total               1950                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     594     45.66%     45.66% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     88      6.76%     52.42% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                     46      3.54%     55.96% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    573     44.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                1301                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            86565052500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               4312000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30               6923000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             108545000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        86684832500                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.468903                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.667179                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    1                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                  25      0.01%      0.01% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  41      0.02%      0.04% # number of callpals executed
system.cpu05.kern.callpal::tbi                     15      0.01%      0.05% # number of callpals executed
system.cpu05.kern.callpal::swpipl                1619      0.93%      0.97% # number of callpals executed
system.cpu05.kern.callpal::rdps                   177      0.10%      1.07% # number of callpals executed
system.cpu05.kern.callpal::rti                    199      0.11%      1.19% # number of callpals executed
system.cpu05.kern.callpal::callsys                 24      0.01%      1.20% # number of callpals executed
system.cpu05.kern.callpal::rdunique            172807     98.80%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total               174907                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             240                       # number of protection mode switches
system.cpu05.kern.mode_switch::user               171                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel               171                      
system.cpu05.kern.mode_good::user                 171                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.712500                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.832117                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      82894687000     50.51%     50.51% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user        81208690000     49.49%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     41                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements          188614                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         508.887065                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs          44406775                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          188614                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          235.437322                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   508.887065                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.993920                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.993920                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1          423                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        89308319                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       89308319                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data     36083396                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total      36083396                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data      7586757                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      7586757                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data       342882                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       342882                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data       344217                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total       344217                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data     43670153                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total       43670153                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data     43670153                       # number of overall hits
system.cpu05.dcache.overall_hits::total      43670153                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data       167380                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       167380                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data        27162                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total        27162                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         3387                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         3387                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data         1433                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total         1433                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data       194542                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       194542                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data       194542                       # number of overall misses
system.cpu05.dcache.overall_misses::total       194542                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data     36250776                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total     36250776                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data      7613919                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      7613919                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data       346269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       346269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data       345650                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       345650                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data     43864695                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total     43864695                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data     43864695                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total     43864695                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.004617                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.004617                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.003567                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.003567                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.009781                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.009781                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.004146                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.004146                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.004435                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.004435                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.004435                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.004435                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        78392                       # number of writebacks
system.cpu05.dcache.writebacks::total           78392                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            6276                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         153261693                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            6276                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        24420.282505                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    33.789129                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   478.210871                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.065994                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.934006                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses       325605524                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses      325605524                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst    162793348                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total     162793348                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst    162793348                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total      162793348                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst    162793348                       # number of overall hits
system.cpu05.icache.overall_hits::total     162793348                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         6276                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         6276                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         6276                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         6276                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         6276                       # number of overall misses
system.cpu05.icache.overall_misses::total         6276                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst    162799624                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total    162799624                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst    162799624                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total    162799624                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst    162799624                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total    162799624                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000039                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000039                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         6276                       # number of writebacks
system.cpu05.icache.writebacks::total            6276                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                   140676                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    591     30.50%     30.50% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    88      4.54%     35.04% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                    40      2.06%     37.10% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  1219     62.90%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total               1938                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     591     45.74%     45.74% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     88      6.81%     52.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                     40      3.10%     55.65% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    573     44.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                1292                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            86580612500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               4312000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30               5736000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              95356000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        86686016500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.470057                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.666667                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    1                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  41      0.03%      0.03% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  22      0.02%      0.05% # number of callpals executed
system.cpu06.kern.callpal::tbi                      2      0.00%      0.05% # number of callpals executed
system.cpu06.kern.callpal::swpipl                1607      1.18%      1.23% # number of callpals executed
system.cpu06.kern.callpal::rdps                   178      0.13%      1.36% # number of callpals executed
system.cpu06.kern.callpal::rti                    203      0.15%      1.51% # number of callpals executed
system.cpu06.kern.callpal::callsys                 27      0.02%      1.53% # number of callpals executed
system.cpu06.kern.callpal::rdunique            133897     98.47%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total               135977                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             225                       # number of protection mode switches
system.cpu06.kern.mode_switch::user               181                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel               181                      
system.cpu06.kern.mode_good::user                 181                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.804444                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.891626                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      82126752500     50.14%     50.14% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user        81659163000     49.86%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements          201235                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         509.158415                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs          44106629                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          201235                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs          219.179710                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   509.158415                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.994450                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.994450                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1          407                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        88769202                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       88769202                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data     36479876                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total      36479876                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data      7057415                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      7057415                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data       265260                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       265260                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data       266195                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total       266195                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data     43537291                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total       43537291                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data     43537291                       # number of overall hits
system.cpu06.dcache.overall_hits::total      43537291                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data       179541                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       179541                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data        27674                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total        27674                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         3245                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         3245                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data         1702                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total         1702                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data       207215                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       207215                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data       207215                       # number of overall misses
system.cpu06.dcache.overall_misses::total       207215                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data     36659417                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total     36659417                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data      7085089                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      7085089                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data       268505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       268505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data       267897                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       267897                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data     43744506                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total     43744506                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data     43744506                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total     43744506                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.004898                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.004898                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.003906                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.003906                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.012085                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.012085                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.006353                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.006353                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.004737                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.004737                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.004737                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.004737                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        79938                       # number of writebacks
system.cpu06.dcache.writebacks::total           79938                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            6094                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         155680626                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            6094                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        25546.541844                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses       327368474                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses      327368474                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst    163675096                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total     163675096                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst    163675096                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total      163675096                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst    163675096                       # number of overall hits
system.cpu06.icache.overall_hits::total     163675096                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         6094                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         6094                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         6094                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         6094                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         6094                       # number of overall misses
system.cpu06.icache.overall_misses::total         6094                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst    163681190                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total    163681190                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst    163681190                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total    163681190                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst    163681190                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total    163681190                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000037                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000037                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         6094                       # number of writebacks
system.cpu06.icache.writebacks::total            6094                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     31                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                   169757                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    626     31.35%     31.35% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    88      4.41%     35.75% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                    41      2.05%     37.81% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  1242     62.19%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total               1997                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     626     45.96%     45.96% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     88      6.46%     52.42% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                     41      3.01%     55.43% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    607     44.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                1362                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            86568090000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               4312000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30               5787000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             108244500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        86686433500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.488728                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.682023                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    1                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                  25      0.02%      0.02% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  22      0.01%      0.03% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      0.03% # number of callpals executed
system.cpu07.kern.callpal::swpipl                1641      1.00%      1.03% # number of callpals executed
system.cpu07.kern.callpal::rdps                   177      0.11%      1.13% # number of callpals executed
system.cpu07.kern.callpal::rti                    227      0.14%      1.27% # number of callpals executed
system.cpu07.kern.callpal::callsys                 39      0.02%      1.29% # number of callpals executed
system.cpu07.kern.callpal::rdunique            162595     98.71%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total               164727                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel             249                       # number of protection mode switches
system.cpu07.kern.mode_switch::user               193                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel               193                      
system.cpu07.kern.mode_good::user                 193                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.775100                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.873303                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      92247361500     56.34%     56.34% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user        71494181500     43.66%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements          153341                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         484.423084                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs          39379230                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          153341                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          256.808225                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   484.423084                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.946139                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.946139                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1          278                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        79192585                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       79192585                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data     31753283                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total      31753283                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data      6935868                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      6935868                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data       322229                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       322229                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data       322533                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total       322533                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data     38689151                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total       38689151                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data     38689151                       # number of overall hits
system.cpu07.dcache.overall_hits::total      38689151                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data       142316                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       142316                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data        28873                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total        28873                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         3693                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         3693                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data         2732                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total         2732                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data       171189                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       171189                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data       171189                       # number of overall misses
system.cpu07.dcache.overall_misses::total       171189                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data     31895599                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total     31895599                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data      6964741                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      6964741                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data       325922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       325922                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data       325265                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       325265                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data     38860340                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total     38860340                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data     38860340                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total     38860340                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.004462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.004462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.004146                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.004146                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.011331                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.011331                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.008399                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.008399                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.004405                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.004405                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.004405                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.004405                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        61977                       # number of writebacks
system.cpu07.dcache.writebacks::total           61977                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements            6297                       # number of replacements
system.cpu07.icache.tags.tagsinuse         507.968605                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         134631663                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs            6297                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        21380.286327                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    37.842412                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   470.126193                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.073911                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.918215                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.992126                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses       286813506                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses      286813506                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst    143397300                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total     143397300                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst    143397300                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total      143397300                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst    143397300                       # number of overall hits
system.cpu07.icache.overall_hits::total     143397300                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst         6302                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total         6302                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst         6302                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total         6302                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst         6302                       # number of overall misses
system.cpu07.icache.overall_misses::total         6302                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst    143403602                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total    143403602                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst    143403602                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total    143403602                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst    143403602                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total    143403602                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000044                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000044                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks         6297                       # number of writebacks
system.cpu07.icache.writebacks::total            6297                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     56                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                   182562                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    618     31.79%     31.79% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    88      4.53%     36.32% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                    52      2.67%     38.99% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  1186     61.01%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total               1944                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     618     46.02%     46.02% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     88      6.55%     52.57% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                     52      3.87%     56.44% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    585     43.56%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                1343                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            86546938000     99.84%     99.84% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               4312000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30               7129000      0.01%     99.85% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             128769000      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        86687148000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.493255                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.690844                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    1                       # number of syscalls executed
system.cpu08.kern.callpal::swpctx                  42      0.02%      0.02% # number of callpals executed
system.cpu08.kern.callpal::swpipl                1576      0.88%      0.90% # number of callpals executed
system.cpu08.kern.callpal::rdps                   177      0.10%      1.00% # number of callpals executed
system.cpu08.kern.callpal::rti                    228      0.13%      1.13% # number of callpals executed
system.cpu08.kern.callpal::callsys                 38      0.02%      1.15% # number of callpals executed
system.cpu08.kern.callpal::rdunique            176863     98.85%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total               178924                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel             270                       # number of protection mode switches
system.cpu08.kern.mode_switch::user               166                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel               166                      
system.cpu08.kern.mode_good::user                 166                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.614815                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.761468                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel     106139089000     64.97%     64.97% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user        57236268000     35.03%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     42                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements          145627                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         479.698361                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs          32892870                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          145627                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          225.870683                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   479.698361                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.936911                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.936911                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1          171                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        66179260                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       66179260                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data     25783282                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total      25783282                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data      6361119                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      6361119                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data       350507                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       350507                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data       351217                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total       351217                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data     32144401                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total       32144401                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data     32144401                       # number of overall hits
system.cpu08.dcache.overall_hits::total      32144401                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data       133783                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       133783                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data        24161                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total        24161                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         3985                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         3985                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data         2492                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total         2492                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data       157944                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       157944                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data       157944                       # number of overall misses
system.cpu08.dcache.overall_misses::total       157944                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data     25917065                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total     25917065                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data      6385280                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      6385280                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data       354492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       354492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data       353709                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       353709                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data     32302345                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total     32302345                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data     32302345                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total     32302345                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.005162                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.005162                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.003784                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.003784                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.011241                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.011241                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.007045                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.007045                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.004890                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.004890                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.004890                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.004890                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        59006                       # number of writebacks
system.cpu08.dcache.writebacks::total           59006                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            5892                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         101025954                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            5892                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        17146.292261                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          251                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses       229859268                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses      229859268                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst    114920796                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total     114920796                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst    114920796                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total      114920796                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst    114920796                       # number of overall hits
system.cpu08.icache.overall_hits::total     114920796                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         5892                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         5892                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         5892                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         5892                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         5892                       # number of overall misses
system.cpu08.icache.overall_misses::total         5892                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst    114926688                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total    114926688                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst    114926688                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total    114926688                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst    114926688                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total    114926688                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000051                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000051                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         5892                       # number of writebacks
system.cpu08.icache.writebacks::total            5892                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     41                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                   195018                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    612     31.34%     31.34% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    88      4.51%     35.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                    41      2.10%     37.94% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  1212     62.06%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total               1953                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     612     46.08%     46.08% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     88      6.63%     52.71% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                     41      3.09%     55.80% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    587     44.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                1328                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            86567571500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               4312000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30               5945000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             114145000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        86691973500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.484323                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.679980                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    1                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                  25      0.01%      0.01% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  22      0.01%      0.02% # number of callpals executed
system.cpu09.kern.callpal::tbi                      1      0.00%      0.03% # number of callpals executed
system.cpu09.kern.callpal::swpipl                1610      0.85%      0.87% # number of callpals executed
system.cpu09.kern.callpal::rdps                   178      0.09%      0.97% # number of callpals executed
system.cpu09.kern.callpal::rti                    214      0.11%      1.08% # number of callpals executed
system.cpu09.kern.callpal::callsys                 30      0.02%      1.09% # number of callpals executed
system.cpu09.kern.callpal::rdunique            187999     98.91%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total               190079                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             236                       # number of protection mode switches
system.cpu09.kern.mode_switch::user               166                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel               166                      
system.cpu09.kern.mode_good::user                 166                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.703390                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.825871                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel      99756591000     61.08%     61.08% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user        63575158500     38.92%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements          163416                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         487.059507                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs          36210973                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          163416                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          221.587684                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   487.059507                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.951288                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.951288                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1          172                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        72921147                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       72921147                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data     28502592                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total      28502592                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data      6940884                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      6940884                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data       372407                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       372407                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data       373546                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total       373546                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data     35443476                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total       35443476                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data     35443476                       # number of overall hits
system.cpu09.dcache.overall_hits::total      35443476                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data       150613                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       150613                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data        25439                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total        25439                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         4353                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         4353                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data         2678                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total         2678                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data       176052                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       176052                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data       176052                       # number of overall misses
system.cpu09.dcache.overall_misses::total       176052                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data     28653205                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total     28653205                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data      6966323                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      6966323                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data       376760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       376760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data       376224                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total       376224                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data     35619528                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total     35619528                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data     35619528                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total     35619528                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.005256                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.005256                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.003652                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.003652                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.011554                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.011554                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.007118                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.007118                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.004943                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.004943                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.004943                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.004943                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        65803                       # number of writebacks
system.cpu09.dcache.writebacks::total           65803                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            6132                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         118034961                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            6132                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        19249.015166                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    14.754484                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   497.245516                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.028817                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.971183                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          227                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses       255179236                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses      255179236                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst    127580420                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total     127580420                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst    127580420                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total      127580420                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst    127580420                       # number of overall hits
system.cpu09.icache.overall_hits::total     127580420                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         6132                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         6132                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         6132                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         6132                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         6132                       # number of overall misses
system.cpu09.icache.overall_misses::total         6132                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst    127586552                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total    127586552                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst    127586552                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total    127586552                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst    127586552                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total    127586552                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000048                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000048                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         6132                       # number of writebacks
system.cpu09.icache.writebacks::total            6132                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     38                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                   175815                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    590     30.68%     30.68% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    88      4.58%     35.26% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                    42      2.18%     37.44% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  1203     62.56%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total               1923                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     590     45.81%     45.81% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     88      6.83%     52.64% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                     42      3.26%     55.90% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    568     44.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                1288                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            86553266500     99.85%     99.85% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               4312000      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30               5884500      0.01%     99.86% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             122507000      0.14%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        86685970000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.472153                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.669787                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    1                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                  25      0.01%      0.01% # number of callpals executed
system.cpu10.kern.callpal::swpctx                  22      0.01%      0.03% # number of callpals executed
system.cpu10.kern.callpal::tbi                      1      0.00%      0.03% # number of callpals executed
system.cpu10.kern.callpal::swpipl                1588      0.93%      0.95% # number of callpals executed
system.cpu10.kern.callpal::rdps                   177      0.10%      1.06% # number of callpals executed
system.cpu10.kern.callpal::rti                    206      0.12%      1.18% # number of callpals executed
system.cpu10.kern.callpal::callsys                 30      0.02%      1.20% # number of callpals executed
system.cpu10.kern.callpal::rdunique            169301     98.80%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total               171350                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel             228                       # number of protection mode switches
system.cpu10.kern.mode_switch::user               164                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel               164                      
system.cpu10.kern.mode_good::user                 164                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.719298                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.836735                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2364124031000     97.23%     97.23% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user        67284278000      2.77%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements          156152                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         481.549465                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          38653669                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          156152                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          247.538738                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2345789448500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     0.669237                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   480.880229                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.001307                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.939219                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.940526                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        75875884                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       75875884                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data     30331385                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total      30331385                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data      6671277                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      6671277                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data       334810                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       334810                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data       336046                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       336046                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data     37002662                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       37002662                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data     37002662                       # number of overall hits
system.cpu10.dcache.overall_hits::total      37002662                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data       146053                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       146053                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data        25667                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        25667                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         4437                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         4437                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data         2620                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total         2620                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data       171720                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       171720                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data       171720                       # number of overall misses
system.cpu10.dcache.overall_misses::total       171720                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data     30477438                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total     30477438                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data      6696944                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      6696944                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data       339247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       339247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data       338666                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       338666                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data     37174382                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     37174382                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data     37174382                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     37174382                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.004792                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.004792                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.003833                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.003833                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.013079                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.013079                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.007736                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.007736                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.004619                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.004619                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.004619                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.004619                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        62979                       # number of writebacks
system.cpu10.dcache.writebacks::total           62979                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements            5940                       # number of replacements
system.cpu10.icache.tags.tagsinuse         498.793291                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         127464107                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs            5940                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        21458.603872                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    89.796288                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   408.997003                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.175383                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.798822                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.974206                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          225                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses       269972939                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses      269972939                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst    134977435                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     134977435                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst    134977435                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      134977435                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst    134977435                       # number of overall hits
system.cpu10.icache.overall_hits::total     134977435                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst         6023                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total         6023                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst         6023                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total         6023                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst         6023                       # number of overall misses
system.cpu10.icache.overall_misses::total         6023                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst    134983458                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    134983458                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst    134983458                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    134983458                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst    134983458                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    134983458                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000045                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000045                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks         5940                       # number of writebacks
system.cpu10.icache.writebacks::total            5940                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     26                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                   178969                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    572     30.18%     30.18% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    88      4.64%     34.83% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                    43      2.27%     37.10% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  1192     62.90%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total               1895                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     572     45.72%     45.72% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     88      7.03%     52.76% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                     43      3.44%     56.20% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    548     43.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                1251                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            86572541500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               4312000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30               6046500      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             101411500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        86684311500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.459732                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.660158                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    1                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  10      0.01%      0.01% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  22      0.01%      0.02% # number of callpals executed
system.cpu11.kern.callpal::swpipl                1560      0.90%      0.91% # number of callpals executed
system.cpu11.kern.callpal::rdps                   176      0.10%      1.01% # number of callpals executed
system.cpu11.kern.callpal::rti                    206      0.12%      1.13% # number of callpals executed
system.cpu11.kern.callpal::callsys                 37      0.02%      1.15% # number of callpals executed
system.cpu11.kern.callpal::rdunique            172241     98.85%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total               174252                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel             228                       # number of protection mode switches
system.cpu11.kern.mode_switch::user               174                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel               174                      
system.cpu11.kern.mode_good::user                 174                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.763158                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.865672                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2350864255500     96.69%     96.69% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user        80544006500      3.31%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements          176496                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         501.186304                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          44800440                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          176496                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          253.832608                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2345768144500                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     0.570513                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   500.615791                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.001114                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.977765                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.978880                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1          443                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        88297066                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       88297066                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data     35617369                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total      35617369                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data      7555615                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      7555615                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data       341375                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       341375                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data       338520                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       338520                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data     43172984                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       43172984                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data     43172984                       # number of overall hits
system.cpu11.dcache.overall_hits::total      43172984                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data       159809                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       159809                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data        32517                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        32517                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         3636                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         3636                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data         5705                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total         5705                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data       192326                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       192326                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data       192326                       # number of overall misses
system.cpu11.dcache.overall_misses::total       192326                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data     35777178                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total     35777178                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data      7588132                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      7588132                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data       345011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       345011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data       344225                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       344225                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data     43365310                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     43365310                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data     43365310                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     43365310                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.004467                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.004467                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.004285                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.004285                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.010539                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.010539                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.016573                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.016573                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.004435                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.004435                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.004435                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.004435                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        74861                       # number of writebacks
system.cpu11.dcache.writebacks::total           74861                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements            5944                       # number of replacements
system.cpu11.icache.tags.tagsinuse         497.763007                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         153084248                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            5944                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        25754.415882                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   106.271613                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   391.491394                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.207562                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.764632                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.972193                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          208                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses       322895985                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses      322895985                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst    161438952                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     161438952                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst    161438952                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      161438952                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst    161438952                       # number of overall hits
system.cpu11.icache.overall_hits::total     161438952                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst         6027                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         6027                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst         6027                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         6027                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst         6027                       # number of overall misses
system.cpu11.icache.overall_misses::total         6027                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst    161444979                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    161444979                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst    161444979                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    161444979                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst    161444979                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    161444979                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000037                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000037                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks         5944                       # number of writebacks
system.cpu11.icache.writebacks::total            5944                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     43                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                   194764                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    549     30.02%     30.02% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    88      4.81%     34.83% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                    40      2.19%     37.01% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  1152     62.99%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total               1829                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     549     45.71%     45.71% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     88      7.33%     53.04% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                     40      3.33%     56.37% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    524     43.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                1201                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            86567422000     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               4312000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30               5737000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             109350500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        86686821500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.454861                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.656643                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    1                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                  40      0.02%      0.02% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  22      0.01%      0.03% # number of callpals executed
system.cpu12.kern.callpal::tbi                      2      0.00%      0.03% # number of callpals executed
system.cpu12.kern.callpal::swpipl                1508      0.79%      0.83% # number of callpals executed
system.cpu12.kern.callpal::rdps                   178      0.09%      0.92% # number of callpals executed
system.cpu12.kern.callpal::rti                    193      0.10%      1.02% # number of callpals executed
system.cpu12.kern.callpal::callsys                 35      0.02%      1.04% # number of callpals executed
system.cpu12.kern.callpal::rdunique            188091     98.96%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total               190069                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel             215                       # number of protection mode switches
system.cpu12.kern.mode_switch::user               146                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel               146                      
system.cpu12.kern.mode_good::user                 146                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.679070                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.808864                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2367368098000     97.37%     97.37% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user        64040258000      2.63%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements          165364                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         493.221940                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs          37325733                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          165364                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          225.718615                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2345795225000                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     0.664737                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   492.557203                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.001298                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.962026                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.963324                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        73327538                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       73327538                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data     28725008                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total      28725008                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data      6913992                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      6913992                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data       372378                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       372378                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data       370449                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       370449                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data     35639000                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total       35639000                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data     35639000                       # number of overall hits
system.cpu12.dcache.overall_hits::total      35639000                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data       155191                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       155191                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data        27246                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        27246                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         4314                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         4314                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data         5586                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total         5586                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data       182437                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       182437                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data       182437                       # number of overall misses
system.cpu12.dcache.overall_misses::total       182437                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data     28880199                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total     28880199                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data      6941238                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      6941238                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data       376692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       376692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data       376035                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       376035                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data     35821437                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total     35821437                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data     35821437                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total     35821437                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.005374                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.005374                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.003925                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.003925                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.011452                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.011452                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.014855                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.014855                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.005093                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.005093                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.005093                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.005093                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        66263                       # number of writebacks
system.cpu12.dcache.writebacks::total           66263                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements            5637                       # number of replacements
system.cpu12.icache.tags.tagsinuse         497.723351                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         120122348                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs            5637                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        21309.623559                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   106.991348                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   390.732002                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.208967                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.763148                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.972116                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          222                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses       256910679                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses      256910679                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst    128446761                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     128446761                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst    128446761                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      128446761                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst    128446761                       # number of overall hits
system.cpu12.icache.overall_hits::total     128446761                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst         5719                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         5719                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst         5719                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         5719                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst         5719                       # number of overall misses
system.cpu12.icache.overall_misses::total         5719                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst    128452480                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    128452480                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst    128452480                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    128452480                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst    128452480                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    128452480                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000045                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000045                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks         5637                       # number of writebacks
system.cpu12.icache.writebacks::total            5637                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     36                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                   209060                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    602     30.94%     30.94% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    88      4.52%     35.46% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                    43      2.21%     37.67% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  1213     62.33%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total               1946                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     602     45.95%     45.95% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     88      6.72%     52.67% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                     43      3.28%     55.95% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    577     44.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                1310                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            86562928500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               4312000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30               6081500      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             114799000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        86688121000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.475680                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.673176                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    1                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                  10      0.00%      0.00% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  22      0.01%      0.02% # number of callpals executed
system.cpu13.kern.callpal::swpipl                1581      0.77%      0.79% # number of callpals executed
system.cpu13.kern.callpal::rdps                   176      0.09%      0.88% # number of callpals executed
system.cpu13.kern.callpal::rti                    235      0.12%      0.99% # number of callpals executed
system.cpu13.kern.callpal::callsys                 65      0.03%      1.02% # number of callpals executed
system.cpu13.kern.callpal::rdunique            202125     98.98%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total               204214                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel             257                       # number of protection mode switches
system.cpu13.kern.mode_switch::user               195                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel               195                      
system.cpu13.kern.mode_good::user                 195                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.758755                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.862832                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2359246523000     97.03%     97.03% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user        72162214000      2.97%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements          180538                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         493.948277                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs          41570593                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          180538                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          230.259519                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2345775752000                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     0.659132                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   493.289145                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.001287                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.963455                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.964743                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        81805700                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       81805700                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data     32193380                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total      32193380                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data      7600471                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      7600471                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data       399922                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       399922                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data       397860                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       397860                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data     39793851                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total       39793851                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data     39793851                       # number of overall hits
system.cpu13.dcache.overall_hits::total      39793851                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data       168677                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       168677                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data        32739                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total        32739                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         4975                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         4975                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data         6270                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total         6270                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data       201416                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       201416                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data       201416                       # number of overall misses
system.cpu13.dcache.overall_misses::total       201416                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data     32362057                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total     32362057                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data      7633210                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      7633210                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data       404897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       404897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data       404130                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       404130                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data     39995267                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total     39995267                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data     39995267                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total     39995267                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.005212                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.005212                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.004289                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.004289                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.012287                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.012287                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.015515                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.015515                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.005036                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.005036                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.005036                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.005036                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        74696                       # number of writebacks
system.cpu13.dcache.writebacks::total           74696                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements            6198                       # number of replacements
system.cpu13.icache.tags.tagsinuse         498.211776                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         135402125                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs            6198                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        21846.099548                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   102.897373                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   395.314403                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.200971                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.772098                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.973070                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          224                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses       289468377                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses      289468377                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst    144724767                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     144724767                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst    144724767                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      144724767                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst    144724767                       # number of overall hits
system.cpu13.icache.overall_hits::total     144724767                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst         6281                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total         6281                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst         6281                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total         6281                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst         6281                       # number of overall misses
system.cpu13.icache.overall_misses::total         6281                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst    144731048                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    144731048                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst    144731048                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    144731048                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst    144731048                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    144731048                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000043                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000043                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks         6198                       # number of writebacks
system.cpu13.icache.writebacks::total            6198                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     33                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                   189299                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    591     30.69%     30.69% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    88      4.57%     35.25% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                    44      2.28%     37.54% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  1203     62.46%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total               1926                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     591     45.96%     45.96% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     88      6.84%     52.80% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                     44      3.42%     56.22% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    563     43.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                1286                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            86574317500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               4312000      0.00%     99.88% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30               6185000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             100659000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        86685473500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.467997                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.667705                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    1                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  10      0.01%      0.01% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  22      0.01%      0.02% # number of callpals executed
system.cpu14.kern.callpal::swpipl                1586      0.86%      0.88% # number of callpals executed
system.cpu14.kern.callpal::rdps                   176      0.10%      0.97% # number of callpals executed
system.cpu14.kern.callpal::rti                    210      0.11%      1.09% # number of callpals executed
system.cpu14.kern.callpal::callsys                 38      0.02%      1.11% # number of callpals executed
system.cpu14.kern.callpal::rdunique            182128     98.89%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total               184170                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel             232                       # number of protection mode switches
system.cpu14.kern.mode_switch::user               170                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel               170                      
system.cpu14.kern.mode_good::user                 170                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.732759                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.845771                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2355645920000     96.88%     96.88% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user        75762577500      3.12%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements          184149                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         502.695177                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs          43038833                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          184149                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          233.717441                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2345769212000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     0.749933                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   501.945245                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.001465                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.980362                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.981827                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        84710832                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       84710832                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data     34013899                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total      34013899                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data      7316338                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      7316338                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data       360298                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       360298                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data       358791                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       358791                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data     41330237                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total       41330237                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data     41330237                       # number of overall hits
system.cpu14.dcache.overall_hits::total      41330237                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data       168539                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       168539                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data        29688                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        29688                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         4544                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         4544                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data         5504                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total         5504                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data       198227                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       198227                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data       198227                       # number of overall misses
system.cpu14.dcache.overall_misses::total       198227                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data     34182438                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total     34182438                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data      7346026                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      7346026                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data       364842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       364842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data       364295                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       364295                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data     41528464                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total     41528464                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data     41528464                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total     41528464                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.004931                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.004931                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004041                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004041                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.012455                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.012455                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.015109                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.015109                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.004773                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.004773                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.004773                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.004773                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        74314                       # number of writebacks
system.cpu14.dcache.writebacks::total           74314                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements            5972                       # number of replacements
system.cpu14.icache.tags.tagsinuse         497.393349                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         143415300                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            5972                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        24014.618218                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   104.450772                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   392.942577                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.204005                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.767466                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.971471                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses       303783308                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses      303783308                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst    151882573                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     151882573                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst    151882573                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      151882573                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst    151882573                       # number of overall hits
system.cpu14.icache.overall_hits::total     151882573                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst         6054                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         6054                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst         6054                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         6054                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst         6054                       # number of overall misses
system.cpu14.icache.overall_misses::total         6054                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst    151888627                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    151888627                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst    151888627                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    151888627                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst    151888627                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    151888627                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000040                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000040                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks         5972                       # number of writebacks
system.cpu14.icache.writebacks::total            5972                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     32                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                   126139                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    623     30.63%     30.63% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    88      4.33%     34.96% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                    64      3.15%     38.10% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  1259     61.90%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total               2034                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     623     44.76%     44.76% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     88      6.32%     51.08% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                     64      4.60%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    617     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                1392                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            86563208500     99.86%     99.86% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               4312000      0.00%     99.86% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30               6654500      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             113482500      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        86687657500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.490071                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.684366                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1    100.00%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    1                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                  25      0.02%      0.02% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  22      0.02%      0.04% # number of callpals executed
system.cpu15.kern.callpal::tbi                      1      0.00%      0.04% # number of callpals executed
system.cpu15.kern.callpal::swpipl                1697      1.40%      1.44% # number of callpals executed
system.cpu15.kern.callpal::rdps                   177      0.15%      1.58% # number of callpals executed
system.cpu15.kern.callpal::rti                    208      0.17%      1.75% # number of callpals executed
system.cpu15.kern.callpal::callsys                 25      0.02%      1.77% # number of callpals executed
system.cpu15.kern.callpal::rdunique            119322     98.23%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total               121477                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel             230                       # number of protection mode switches
system.cpu15.kern.mode_switch::user               171                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel               171                      
system.cpu15.kern.mode_good::user                 171                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.743478                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.852868                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2352657424500     96.76%     96.76% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user        78751168500      3.24%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     22                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements          157280                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         489.218634                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs          42934646                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          157280                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          272.982236                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2345536754000                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     0.816400                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   488.402234                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.001595                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.953911                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.955505                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1          430                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        84648402                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       84648402                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data     34822880                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total      34822880                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data      6766776                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      6766776                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data       236965                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       236965                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data       237585                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       237585                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data     41589656                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total       41589656                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data     41589656                       # number of overall hits
system.cpu15.dcache.overall_hits::total      41589656                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data       143200                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       143200                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data        28181                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        28181                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         2387                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         2387                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data         1142                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total         1142                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data       171381                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       171381                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data       171381                       # number of overall misses
system.cpu15.dcache.overall_misses::total       171381                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data     34966080                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total     34966080                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data      6794957                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      6794957                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data       239352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       239352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data       238727                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       238727                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data     41761037                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total     41761037                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data     41761037                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total     41761037                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.004095                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.004095                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004147                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004147                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.009973                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.009973                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.004784                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.004784                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.004104                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.004104                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.004104                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.004104                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        62937                       # number of writebacks
system.cpu15.dcache.writebacks::total           62937                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements            6085                       # number of replacements
system.cpu15.icache.tags.tagsinuse         500.679308                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         151522541                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs            6085                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        24900.992769                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   107.157009                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   393.522299                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.209291                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.768598                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.977889                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1          219                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          221                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses       315838001                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses      315838001                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst    157909756                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     157909756                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst    157909756                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      157909756                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst    157909756                       # number of overall hits
system.cpu15.icache.overall_hits::total     157909756                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst         6163                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total         6163                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst         6163                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total         6163                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst         6163                       # number of overall misses
system.cpu15.icache.overall_misses::total         6163                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst    157915919                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    157915919                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst    157915919                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    157915919                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst    157915919                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    157915919                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000039                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000039                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks         6085                       # number of writebacks
system.cpu15.icache.writebacks::total            6085                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  340                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 340                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2928                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2928                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5514                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          450                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        22056                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          617                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          286                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        22959                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    22959                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2146799                       # number of replacements
system.l2.tags.tagsinuse                  4071.814187                       # Cycle average of tags in use
system.l2.tags.total_refs                     2051751                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2146799                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.955726                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1014.845899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst     5.837196                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data   148.771655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.inst     1.802343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data   168.859090                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst     3.375953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data   193.093311                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     1.665166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data   211.853930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     1.464788                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data   180.675671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.inst     0.720156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data   234.244244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.583397                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data   213.561990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst    10.118406                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data   199.977694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     6.534554                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data   175.021623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     9.845229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data   188.737275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.inst     0.631468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data   177.202104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     0.555695                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data   195.214820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.inst     1.374009                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data   146.829560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.inst     1.804371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data   185.672300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.865419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data   171.609968                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     1.653226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data   216.811679                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.247765                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.001425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.036321                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.inst     0.000440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.041225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.000824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.047142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.051722                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000358                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.044110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.inst     0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.057189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.052139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.002470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.048823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.001595                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.042730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.002404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.046078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.inst     0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.043262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.047660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.inst     0.000335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.035847                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.inst     0.000441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.045330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.041897                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.000404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.052933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994095                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4073                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3850                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.994385                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43693208                       # Number of tag accesses
system.l2.tags.data_accesses                 43693208                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1111357                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1111357                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        13336                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            13336                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data          104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus01.data           92                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data          133                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data           33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data           21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus05.data           47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data           28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data          144                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data           33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data           29                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus13.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data           33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data          184                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1072                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data           59                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus01.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus03.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus05.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus06.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus07.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus08.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus09.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus10.data           28                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus11.data           77                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus12.data           68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus13.data          116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus14.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus15.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                640                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data         1431                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus01.data         1736                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data         2060                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data         1813                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data         2377                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus05.data         2411                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus06.data         1728                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus07.data         1743                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus08.data         1365                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus09.data         1562                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus10.data         1798                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus11.data         1839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus12.data         1775                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus13.data         2321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus14.data         1847                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus15.data         2119                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29925                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst         5434                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst         5923                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        12731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst         3344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         5555                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst         5903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst         5622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst         5342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst         4025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst         4610                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst         5722                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst         5777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst         5336                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst         5815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst         5800                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst         5750                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              92689                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data        64067                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data        60402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        61837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data        58291                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data        70342                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data        67838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data        83506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data        41974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data        46186                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data        52572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data        49920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data        62530                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data        63792                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data        64747                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data        74202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data        46744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            968950                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst         5434                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data        65498                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst         5923                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data        62138                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        12731                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        63897                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst         3344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data        60104                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         5555                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data        72719                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst         5903                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data        70249                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst         5622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data        85234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst         5342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data        43717                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst         4025                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data        47551                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst         4610                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data        54134                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst         5722                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data        51718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst         5777                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data        64369                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst         5336                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data        65567                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst         5815                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data        67068                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst         5800                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data        76049                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst         5750                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data        48863                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1091564                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst         5434                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data        65498                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst         5923                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data        62138                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        12731                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        63897                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst         3344                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data        60104                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         5555                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data        72719                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst         5903                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data        70249                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst         5622                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data        85234                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst         5342                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data        43717                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst         4025                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data        47551                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst         4610                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data        54134                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst         5722                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data        51718                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst         5777                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data        64369                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst         5336                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data        65567                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst         5815                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data        67068                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst         5800                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data        76049                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst         5750                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data        48863                       # number of overall hits
system.l2.overall_hits::total                 1091564                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          559                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data          511                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data          348                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data          378                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data          191                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data          206                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data          222                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data          325                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data          381                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data          350                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data          306                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data          366                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data          207                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data          338                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data          347                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data          485                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5520                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data          138                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data           80                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data           96                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data           73                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data          143                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data           72                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data          108                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data          136                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data          124                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data          163                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data          247                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data          180                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1953                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data        16037                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data        20012                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data        25712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data        22123                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data        17609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data        18635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data        19874                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data        19641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data        17672                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data        17865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data        16613                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data        19283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data        15031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data        18187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data        17031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data        20708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              302033                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst         1473                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus01.inst          540                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         1496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst         1314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst          288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus05.inst          373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst          472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus07.inst          960                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus08.inst         1867                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus09.inst         1522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus10.inst          301                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus11.inst          250                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus12.inst          383                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus13.inst          466                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst          254                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst          413                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12372                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data        77844                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data        84007                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data        92075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data        95885                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data        87453                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data        96569                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data        92416                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data        94348                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data        82825                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data        93630                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data        91079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data        85287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data        80317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data        91279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data        84467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data        92544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1422025                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst         1473                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data        93881                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.inst          540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data       104019                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         1496                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       117787                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst         1314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data       118008                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst          288                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data       105062                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.inst          373                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data       115204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst          472                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data       112290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.inst          960                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data       113989                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.inst         1867                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data       100497                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.inst         1522                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data       111495                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.inst          301                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data       107692                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.inst          250                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data       104570                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.inst          383                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data        95348                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.inst          466                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data       109466                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst          254                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data       101498                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst          413                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data       113252                       # number of demand (read+write) misses
system.l2.demand_misses::total                1736430                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst         1473                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data        93881                       # number of overall misses
system.l2.overall_misses::switch_cpus01.inst          540                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data       104019                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         1496                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       117787                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst         1314                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data       118008                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst          288                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data       105062                       # number of overall misses
system.l2.overall_misses::switch_cpus05.inst          373                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data       115204                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst          472                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data       112290                       # number of overall misses
system.l2.overall_misses::switch_cpus07.inst          960                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data       113989                       # number of overall misses
system.l2.overall_misses::switch_cpus08.inst         1867                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data       100497                       # number of overall misses
system.l2.overall_misses::switch_cpus09.inst         1522                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data       111495                       # number of overall misses
system.l2.overall_misses::switch_cpus10.inst          301                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data       107692                       # number of overall misses
system.l2.overall_misses::switch_cpus11.inst          250                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data       104570                       # number of overall misses
system.l2.overall_misses::switch_cpus12.inst          383                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data        95348                       # number of overall misses
system.l2.overall_misses::switch_cpus13.inst          466                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data       109466                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst          254                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data       101498                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst          413                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data       113252                       # number of overall misses
system.l2.overall_misses::total               1736430                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1111357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1111357                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        13336                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        13336                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          663                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data          603                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data          481                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data          411                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data          212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data          253                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data          250                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data          469                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data          400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data          379                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data          339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data          445                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data          236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data          402                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data          380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data          669                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6592                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data          197                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data          130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data          106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data          150                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data           97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data          138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data          181                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data          138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data          164                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data          201                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data          231                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data          363                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data          216                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2593                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data        17468                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data        21748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data        27772                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data        23936                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data        19986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data        21046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data        21602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data        21384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data        19037                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data        19427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data        18411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data        21122                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data        16806                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data        20508                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data        18878                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data        22827                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            331958                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst         6907                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst         6463                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        14227                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         4658                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         5843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst         6276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst         6094                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst         6302                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst         5892                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst         6132                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst         6023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst         6027                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst         5719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst         6281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst         6054                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst         6163                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         105061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data       141911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data       144409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       153912                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data       154176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data       157795                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data       164407                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data       175922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data       136322                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data       129011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data       146202                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data       140999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data       147817                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data       144109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data       156026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data       158669                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data       139288                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2390975                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst         6907                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data       159379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst         6463                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data       166157                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        14227                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       181684                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         4658                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data       178112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         5843                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data       177781                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst         6276                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data       185453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst         6094                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data       197524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst         6302                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data       157706                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst         5892                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data       148048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst         6132                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data       165629                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst         6023                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data       159410                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst         6027                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data       168939                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst         5719                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data       160915                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst         6281                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data       176534                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst         6054                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data       177547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst         6163                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data       162115                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2827994                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst         6907                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data       159379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst         6463                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data       166157                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        14227                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       181684                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         4658                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data       178112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         5843                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data       177781                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst         6276                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data       185453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst         6094                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data       197524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst         6302                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data       157706                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst         5892                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data       148048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst         6132                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data       165629                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst         6023                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data       159410                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst         6027                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data       168939                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst         5719                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data       160915                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst         6281                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data       176534                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst         6054                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data       177547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst         6163                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data       162115                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2827994                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.843137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data     0.847430                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.723493                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.919708                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.900943                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data     0.814229                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.888000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.692964                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.952500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.923483                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.902655                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.822472                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.877119                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data     0.840796                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.913158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.724963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.837379                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.700508                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.905660                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data     0.826667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.752577                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data     0.811594                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data     0.915493                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data     0.790055                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data     0.685714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data     0.782609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data     0.829268                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data     0.616915                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data     0.705628                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data     0.680441                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data     0.876190                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.753182                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.918079                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data     0.920177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.925825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.924256                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.881067                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data     0.885441                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data     0.920007                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data     0.918490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data     0.928298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data     0.919596                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data     0.902341                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data     0.912934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data     0.894383                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data     0.886825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data     0.902161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data     0.907171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909853                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.213262                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus01.inst     0.083553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.105152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.282095                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.049290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus05.inst     0.059433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.077453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus07.inst     0.152333                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus08.inst     0.316870                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus09.inst     0.248206                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus10.inst     0.049975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus11.inst     0.041480                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus12.inst     0.066970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus13.inst     0.074192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.041956                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.067013                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.117760                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.548541                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.581730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.598231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.621919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.554219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.587378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.525324                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.692097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.642000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.640415                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.645955                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.576977                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.557335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.585024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.532347                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.664408                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.594747                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.213262                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.589042                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.inst     0.083553                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.626028                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.105152                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.648307                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.282095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.662549                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.049290                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.590963                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.inst     0.059433                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.621203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.077453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.568488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.inst     0.152333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.722794                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.inst     0.316870                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.678814                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.inst     0.248206                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.673161                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.inst     0.049975                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.675566                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.inst     0.041480                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.618981                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.inst     0.066970                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.592536                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.inst     0.074192                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.620085                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.041956                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.571668                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.067013                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.698591                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.614015                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.213262                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.589042                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.inst     0.083553                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.626028                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.105152                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.648307                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.282095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.662549                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.049290                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.590963                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.inst     0.059433                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.621203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.077453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.568488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.inst     0.152333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.722794                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.inst     0.316870                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.678814                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.inst     0.248206                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.673161                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.inst     0.049975                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.675566                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.inst     0.041480                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.618981                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.inst     0.066970                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.592536                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.inst     0.074192                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.620085                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.041956                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.571668                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.067013                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.698591                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.614015                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               812941                       # number of writebacks
system.l2.writebacks::total                    812941                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 340                       # Transaction distribution
system.membus.trans_dist::ReadResp            1434737                       # Transaction distribution
system.membus.trans_dist::WriteReq               2928                       # Transaction distribution
system.membus.trans_dist::WriteResp              2928                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       812941                       # Transaction distribution
system.membus.trans_dist::CleanEvict           817048                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            83037                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          47957                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7632                       # Transaction distribution
system.membus.trans_dist::ReadExReq            340538                       # Transaction distribution
system.membus.trans_dist::ReadExResp           301874                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1434397                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6536                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5279821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5286357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5286357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        22959                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    163149568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    163172527                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               163172527                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3539192                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3539192    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3539192                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits           29943671                       # DTB read hits
system.switch_cpus00.dtb.read_misses             3948                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses       29844901                       # DTB read accesses
system.switch_cpus00.dtb.write_hits           6963636                       # DTB write hits
system.switch_cpus00.dtb.write_misses             797                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses       6872130                       # DTB write accesses
system.switch_cpus00.dtb.data_hits           36907307                       # DTB hits
system.switch_cpus00.dtb.data_misses             4745                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses       36717031                       # DTB accesses
system.switch_cpus00.itb.fetch_hits         132013201                       # ITB hits
system.switch_cpus00.itb.fetch_misses              17                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses     132013218                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              172332230                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts         132483864                       # Number of instructions committed
system.switch_cpus00.committedOps           132483864                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses     98309439                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses     37511731                       # Number of float alu accesses
system.switch_cpus00.num_func_calls           1430873                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     12217848                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts           98309439                       # number of integer instructions
system.switch_cpus00.num_fp_insts            37511731                       # number of float instructions
system.switch_cpus00.num_int_register_reads    165040794                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes     66460338                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads     44774601                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes     34490818                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs            37079296                       # number of memory refs
system.switch_cpus00.num_load_insts          30114629                       # Number of load instructions
system.switch_cpus00.num_store_insts          6964667                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     39947370.842925                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     132384859.157075                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.768196                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.231804                       # Percentage of idle cycles
system.switch_cpus00.Branches                14761836                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     10087423      7.61%      7.61% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu        61845224     46.68%     54.29% # Class of executed instruction
system.switch_cpus00.op_class::IntMult         113614      0.09%     54.38% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.38% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd      13414921     10.13%     64.50% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp       1960100      1.48%     65.98% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     65.98% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult      6876750      5.19%     71.17% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv        444920      0.34%     71.51% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt       103970      0.08%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     71.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead       30450298     22.98%     94.57% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite       6964948      5.26%     99.83% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       226441      0.17%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total        132488609                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits           33317617                       # DTB read hits
system.switch_cpus01.dtb.read_misses             3861                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses       33235061                       # DTB read accesses
system.switch_cpus01.dtb.write_hits           7528278                       # DTB write hits
system.switch_cpus01.dtb.write_misses             718                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses       7438081                       # DTB write accesses
system.switch_cpus01.dtb.data_hits           40845895                       # DTB hits
system.switch_cpus01.dtb.data_misses             4579                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses       40673142                       # DTB accesses
system.switch_cpus01.itb.fetch_hits         147734741                       # ITB hits
system.switch_cpus01.itb.fetch_misses              17                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses     147734758                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              173378519                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts         148134942                       # Number of instructions committed
system.switch_cpus01.committedOps           148134942                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    109636105                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses     42818831                       # Number of float alu accesses
system.switch_cpus01.num_func_calls           1521597                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     13555115                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          109636105                       # number of integer instructions
system.switch_cpus01.num_fp_insts            42818831                       # number of float instructions
system.switch_cpus01.num_int_register_reads    185154832                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes     74129060                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads     51110486                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes     39370558                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs            41024426                       # number of memory refs
system.switch_cpus01.num_load_insts          33495196                       # Number of load instructions
system.switch_cpus01.num_store_insts          7529230                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     24456295.528383                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     148922223.471617                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.858943                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.141057                       # Percentage of idle cycles
system.switch_cpus01.Branches                16257129                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     11114610      7.50%      7.50% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu        69267586     46.76%     54.26% # Class of executed instruction
system.switch_cpus01.op_class::IntMult         129695      0.09%     54.35% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.35% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd      15313636     10.34%     64.69% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp       2237570      1.51%     66.20% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     66.20% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult      7849430      5.30%     71.50% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv        507830      0.34%     71.84% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt       118640      0.08%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     71.92% # Class of executed instruction
system.switch_cpus01.op_class::MemRead       33841743     22.84%     94.76% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite       7529345      5.08%     99.85% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       229436      0.15%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total        148139521                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           33549746                       # DTB read hits
system.switch_cpus02.dtb.read_misses             4549                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       33411904                       # DTB read accesses
system.switch_cpus02.dtb.write_hits           6989461                       # DTB write hits
system.switch_cpus02.dtb.write_misses             909                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses       6831163                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           40539207                       # DTB hits
system.switch_cpus02.dtb.data_misses             5458                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       40243067                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         147861309                       # ITB hits
system.switch_cpus02.itb.fetch_misses             216                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     147861525                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              172467279                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         148684445                       # Number of instructions committed
system.switch_cpus02.committedOps           148684445                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    108846074                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses     45657758                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           1326711                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     13654097                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          108846074                       # number of integer instructions
system.switch_cpus02.num_fp_insts            45657758                       # number of float instructions
system.switch_cpus02.num_int_register_reads    186762266                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     72922497                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads     54432183                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes     42013540                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            40682541                       # number of memory refs
system.switch_cpus02.num_load_insts          33691615                       # Number of load instructions
system.switch_cpus02.num_store_insts          6990926                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     23777163.446344                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     148690115.553656                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.862135                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.137865                       # Percentage of idle cycles
system.switch_cpus02.Branches                15963647                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     10966093      7.38%      7.38% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        68694996     46.20%     53.58% # Class of executed instruction
system.switch_cpus02.op_class::IntMult         119527      0.08%     53.66% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     53.66% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd      16347419     10.99%     64.65% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp       2392185      1.61%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     66.26% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult      8355705      5.62%     71.88% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv        525110      0.35%     72.23% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt       122765      0.08%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     72.31% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       33968907     22.85%     95.16% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite       6991388      4.70%     99.86% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       205808      0.14%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        148689903                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits           37815398                       # DTB read hits
system.switch_cpus03.dtb.read_misses             4190                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses       37752718                       # DTB read accesses
system.switch_cpus03.dtb.write_hits           7221835                       # DTB write hits
system.switch_cpus03.dtb.write_misses             897                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses       7142907                       # DTB write accesses
system.switch_cpus03.dtb.data_hits           45037233                       # DTB hits
system.switch_cpus03.dtb.data_misses             5087                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses       44895625                       # DTB accesses
system.switch_cpus03.itb.fetch_hits         171991625                       # ITB hits
system.switch_cpus03.itb.fetch_misses              28                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses     171991653                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              173384940                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts         172311827                       # Number of instructions committed
system.switch_cpus03.committedOps           172311827                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    126309287                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses     53796089                       # Number of float alu accesses
system.switch_cpus03.num_func_calls           1289607                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     15519354                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          126309287                       # number of integer instructions
system.switch_cpus03.num_fp_insts            53796089                       # number of float instructions
system.switch_cpus03.num_int_register_reads    218421183                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes     85637076                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads     64177996                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes     49465241                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs            45158782                       # number of memory refs
system.switch_cpus03.num_load_insts          37935827                       # Number of load instructions
system.switch_cpus03.num_store_insts          7222955                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     151113.812119                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     173233826.187881                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.999128                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.000872                       # Percentage of idle cycles
system.switch_cpus03.Branches                17743844                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     12260524      7.12%      7.12% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu        81647231     47.38%     54.50% # Class of executed instruction
system.switch_cpus03.op_class::IntMult         153766      0.09%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd      19247615     11.17%     65.76% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp       2814520      1.63%     67.39% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     67.39% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult      9848430      5.72%     73.10% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv        630490      0.37%     73.47% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt       146740      0.09%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     73.56% # Class of executed instruction
system.switch_cpus03.op_class::MemRead       38168106     22.15%     95.71% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite       7223094      4.19%     99.90% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       176398      0.10%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total        172316914                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits           33160280                       # DTB read hits
system.switch_cpus04.dtb.read_misses             3569                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses       33095235                       # DTB read accesses
system.switch_cpus04.dtb.write_hits           7475736                       # DTB write hits
system.switch_cpus04.dtb.write_misses             633                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses       7408137                       # DTB write accesses
system.switch_cpus04.dtb.data_hits           40636016                       # DTB hits
system.switch_cpus04.dtb.data_misses             4202                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses       40503372                       # DTB accesses
system.switch_cpus04.itb.fetch_hits         147179245                       # ITB hits
system.switch_cpus04.itb.fetch_misses              17                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses     147179262                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              173376853                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts         147498229                       # Number of instructions committed
system.switch_cpus04.committedOps           147498229                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    109334572                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses     42286426                       # Number of float alu accesses
system.switch_cpus04.num_func_calls           1498429                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     13569113                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          109334572                       # number of integer instructions
system.switch_cpus04.num_fp_insts            42286426                       # number of float instructions
system.switch_cpus04.num_int_register_reads    184285589                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes     74018696                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads     50427607                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes     38896228                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs            40813131                       # number of memory refs
system.switch_cpus04.num_load_insts          33336554                       # Number of load instructions
system.switch_cpus04.num_store_insts          7476577                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     25096497.495868                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     148280355.504132                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.855249                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.144751                       # Percentage of idle cycles
system.switch_cpus04.Branches                16240388                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     11122741      7.54%      7.54% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu        69176069     46.90%     54.44% # Class of executed instruction
system.switch_cpus04.op_class::IntMult         129251      0.09%     54.53% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     54.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd      15133909     10.26%     64.79% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp       2213940      1.50%     66.29% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     66.29% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult      7738960      5.25%     71.53% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv        491440      0.33%     71.87% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt       114610      0.08%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     71.95% # Class of executed instruction
system.switch_cpus04.op_class::MemRead       33680868     22.83%     94.78% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite       7476646      5.07%     99.85% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       223997      0.15%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total        147502431                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits           36423127                       # DTB read hits
system.switch_cpus05.dtb.read_misses             4458                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses       36356250                       # DTB read accesses
system.switch_cpus05.dtb.write_hits           7959811                       # DTB write hits
system.switch_cpus05.dtb.write_misses             884                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses       7880004                       # DTB write accesses
system.switch_cpus05.dtb.data_hits           44382938                       # DTB hits
system.switch_cpus05.dtb.data_misses             5342                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses       44236254                       # DTB accesses
system.switch_cpus05.itb.fetch_hits         162446918                       # ITB hits
system.switch_cpus05.itb.fetch_misses              27                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses     162446945                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              173369747                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts         162794282                       # Number of instructions committed
system.switch_cpus05.committedOps           162794282                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    120334035                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses     47663002                       # Number of float alu accesses
system.switch_cpus05.num_func_calls           1563923                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     14859765                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          120334035                       # number of integer instructions
system.switch_cpus05.num_fp_insts            47663002                       # number of float instructions
system.switch_cpus05.num_int_register_reads    204061028                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes     81469440                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads     56843304                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes     43838372                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs            44562478                       # number of memory refs
system.switch_cpus05.num_load_insts          36601503                       # Number of load instructions
system.switch_cpus05.num_store_insts          7960975                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     9718214.106129                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     163651532.893871                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.943945                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.056055                       # Percentage of idle cycles
system.switch_cpus05.Branches                17634388                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     12113209      7.44%      7.44% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu        76433200     46.95%     54.39% # Class of executed instruction
system.switch_cpus05.op_class::IntMult         147524      0.09%     54.48% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     54.48% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd      17057307     10.48%     64.96% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp       2495135      1.53%     66.49% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.49% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult      8723260      5.36%     71.85% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv        554805      0.34%     72.19% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt       129345      0.08%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     72.27% # Class of executed instruction
system.switch_cpus05.op_class::MemRead       36947929     22.70%     94.96% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite       7961068      4.89%     99.85% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       236842      0.15%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total        162799624                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits           36793093                       # DTB read hits
system.switch_cpus06.dtb.read_misses             3855                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses       36732320                       # DTB read accesses
system.switch_cpus06.dtb.write_hits           7353286                       # DTB write hits
system.switch_cpus06.dtb.write_misses             699                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses       7271238                       # DTB write accesses
system.switch_cpus06.dtb.data_hits           44146379                       # DTB hits
system.switch_cpus06.dtb.data_misses             4554                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses       44003558                       # DTB accesses
system.switch_cpus06.itb.fetch_hits         163347044                       # ITB hits
system.switch_cpus06.itb.fetch_misses              17                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses     163347061                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              173372112                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts         163676636                       # Number of instructions committed
system.switch_cpus06.committedOps           163676636                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    119535519                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses     51028136                       # Number of float alu accesses
system.switch_cpus06.num_func_calls           1355263                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     14951678                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          119535519                       # number of integer instructions
system.switch_cpus06.num_fp_insts            51028136                       # number of float instructions
system.switch_cpus06.num_int_register_reads    206114500                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes     80175520                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads     60809231                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes     46963883                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs            44285997                       # number of memory refs
system.switch_cpus06.num_load_insts          36931777                       # Number of load instructions
system.switch_cpus06.num_store_insts          7354220                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     8832162.532839                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     164539949.467161                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.949057                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.050943                       # Percentage of idle cycles
system.switch_cpus06.Branches                17306567                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     12002521      7.33%      7.33% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu        75797687     46.31%     53.64% # Class of executed instruction
system.switch_cpus06.op_class::IntMult         135074      0.08%     53.72% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     53.72% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd      18277621     11.17%     64.89% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp       2676340      1.64%     66.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     66.53% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult      9330585      5.70%     72.23% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv        581095      0.36%     72.58% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt       135670      0.08%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     72.66% # Class of executed instruction
system.switch_cpus06.op_class::MemRead       37200464     22.73%     95.39% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite       7354332      4.49%     99.88% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       189801      0.12%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total        163681190                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits           32058200                       # DTB read hits
system.switch_cpus07.dtb.read_misses             3994                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses       31992808                       # DTB read accesses
system.switch_cpus07.dtb.write_hits           7290340                       # DTB write hits
system.switch_cpus07.dtb.write_misses             890                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses       7192881                       # DTB write accesses
system.switch_cpus07.dtb.data_hits           39348540                       # DTB hits
system.switch_cpus07.dtb.data_misses             4884                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses       39185689                       # DTB accesses
system.switch_cpus07.itb.fetch_hits         143018124                       # ITB hits
system.switch_cpus07.itb.fetch_misses              17                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses     143018141                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              173372958                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts         143398718                       # Number of instructions committed
system.switch_cpus07.committedOps           143398718                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    106589207                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses     40560344                       # Number of float alu accesses
system.switch_cpus07.num_func_calls           1436375                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     13239386                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          106589207                       # number of integer instructions
system.switch_cpus07.num_fp_insts            40560344                       # number of float instructions
system.switch_cpus07.num_int_register_reads    179173837                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes     72386505                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads     48418856                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes     37282338                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs            39516965                       # number of memory refs
system.switch_cpus07.num_load_insts          32225515                       # Number of load instructions
system.switch_cpus07.num_store_insts          7291450                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     29216292.531870                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     144156665.468130                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.831483                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.168517                       # Percentage of idle cycles
system.switch_cpus07.Branches                15795501                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     10873287      7.58%      7.58% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu        67685781     47.20%     54.78% # Class of executed instruction
system.switch_cpus07.op_class::IntMult         129123      0.09%     54.87% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.87% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd      14501020     10.11%     64.98% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp       2118420      1.48%     66.46% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     66.46% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult      7434120      5.18%     71.65% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv        483750      0.34%     71.98% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt       112770      0.08%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     72.06% # Class of executed instruction
system.switch_cpus07.op_class::MemRead       32551546     22.70%     94.76% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite       7291555      5.08%     99.85% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       222230      0.15%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total        143403602                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits           26093944                       # DTB read hits
system.switch_cpus08.dtb.read_misses             2936                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses       26013621                       # DTB read accesses
system.switch_cpus08.dtb.write_hits           6739291                       # DTB write hits
system.switch_cpus08.dtb.write_misses             545                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses       6646188                       # DTB write accesses
system.switch_cpus08.dtb.data_hits           32833235                       # DTB hits
system.switch_cpus08.dtb.data_misses             3481                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses       32659809                       # DTB accesses
system.switch_cpus08.itb.fetch_hits         114502740                       # ITB hits
system.switch_cpus08.itb.fetch_misses              17                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses     114502757                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              173374412                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts         114923207                       # Number of instructions committed
system.switch_cpus08.committedOps           114923207                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses     86191843                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses     30105025                       # Number of float alu accesses
system.switch_cpus08.num_func_calls           1414161                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     10621965                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts           86191843                       # number of integer instructions
system.switch_cpus08.num_fp_insts            30105025                       # number of float instructions
system.switch_cpus08.num_int_register_reads    142003216                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes     58554840                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads     35968958                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes     27660788                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs            33014595                       # number of memory refs
system.switch_cpus08.num_load_insts          26274493                       # Number of load instructions
system.switch_cpus08.num_store_insts          6740102                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     57843261.992391                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     115531150.007609                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.666368                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.333632                       # Percentage of idle cycles
system.switch_cpus08.Branches                13188696                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass      9096795      7.92%      7.92% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu        53826836     46.84%     54.75% # Class of executed instruction
system.switch_cpus08.op_class::IntMult         110115      0.10%     54.85% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.85% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd      10754584      9.36%     64.20% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp       1569060      1.37%     65.57% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     65.57% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult      5525755      4.81%     70.38% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv        366555      0.32%     70.70% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt        85590      0.07%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     70.77% # Class of executed instruction
system.switch_cpus08.op_class::MemRead       26628850     23.17%     93.94% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite       6740154      5.86%     99.81% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       222394      0.19%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total        114926688                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits           28841096                       # DTB read hits
system.switch_cpus09.dtb.read_misses             4001                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses       28763878                       # DTB read accesses
system.switch_cpus09.dtb.write_hits           7342845                       # DTB write hits
system.switch_cpus09.dtb.write_misses             792                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses       7249319                       # DTB write accesses
system.switch_cpus09.dtb.data_hits           36183941                       # DTB hits
system.switch_cpus09.dtb.data_misses             4793                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses       36013197                       # DTB accesses
system.switch_cpus09.itb.fetch_hits         127179490                       # ITB hits
system.switch_cpus09.itb.fetch_misses              17                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses     127179507                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              173384048                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts         127581759                       # Number of instructions committed
system.switch_cpus09.committedOps           127581759                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses     95587588                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses     33772528                       # Number of float alu accesses
system.switch_cpus09.num_func_calls           1527183                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     11740521                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts           95587588                       # number of integer instructions
system.switch_cpus09.num_fp_insts            33772528                       # number of float instructions
system.switch_cpus09.num_int_register_reads    157949703                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes     65004542                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads     40375889                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes     31019743                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs            36377823                       # number of memory refs
system.switch_cpus09.num_load_insts          29033966                       # Number of load instructions
system.switch_cpus09.num_store_insts          7343857                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     45119301.031577                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     128264746.968423                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.739772                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.260228                       # Percentage of idle cycles
system.switch_cpus09.Branches                14506789                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     10026691      7.86%      7.86% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu        59896560     46.95%     54.80% # Class of executed instruction
system.switch_cpus09.op_class::IntMult         125452      0.10%     54.90% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.90% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd      12058950      9.45%     64.35% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp       1757995      1.38%     65.73% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     65.73% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult      6204815      4.86%     70.60% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv        416740      0.33%     70.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt        97315      0.08%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     71.00% # Class of executed instruction
system.switch_cpus09.op_class::MemRead       29411718     23.05%     94.05% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite       7343959      5.76%     99.81% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       246357      0.19%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total        127586552                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits           30646530                       # DTB read hits
system.switch_cpus10.dtb.read_misses             3645                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses       30569419                       # DTB read accesses
system.switch_cpus10.dtb.write_hits           7035902                       # DTB write hits
system.switch_cpus10.dtb.write_misses             674                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses       6951335                       # DTB write accesses
system.switch_cpus10.dtb.data_hits           37682432                       # DTB hits
system.switch_cpus10.dtb.data_misses             4319                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses       37520754                       # DTB accesses
system.switch_cpus10.itb.fetch_hits         134597136                       # ITB hits
system.switch_cpus10.itb.fetch_misses              17                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses     134597153                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              173372038                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts         134979139                       # Number of instructions committed
system.switch_cpus10.committedOps           134979139                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses     99849894                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses     38857259                       # Number of float alu accesses
system.switch_cpus10.num_func_calls           1444933                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     12427063                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts           99849894                       # number of integer instructions
system.switch_cpus10.num_fp_insts            38857259                       # number of float instructions
system.switch_cpus10.num_int_register_reads    168262027                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes     67261595                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads     46327959                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes     35752688                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs            37857126                       # number of memory refs
system.switch_cpus10.num_load_insts          30820330                       # Number of load instructions
system.switch_cpus10.num_store_insts          7036796                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     37680461.623054                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     135691576.376946                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.782661                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.217339                       # Percentage of idle cycles
system.switch_cpus10.Branches                15002404                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     10215681      7.57%      7.57% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu        62624682     46.39%     53.96% # Class of executed instruction
system.switch_cpus10.op_class::IntMult         113494      0.08%     54.05% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.05% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd      13909635     10.30%     64.35% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp       2035290      1.51%     65.86% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult      7111515      5.27%     71.13% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv        448845      0.33%     71.46% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt       104910      0.08%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     71.54% # Class of executed instruction
system.switch_cpus10.op_class::MemRead       31159764     23.08%     94.62% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite       7036891      5.21%     99.83% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       222751      0.17%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total        134983458                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits           35949264                       # DTB read hits
system.switch_cpus11.dtb.read_misses             3783                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses       35886311                       # DTB read accesses
system.switch_cpus11.dtb.write_hits           7932706                       # DTB write hits
system.switch_cpus11.dtb.write_misses             788                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses       7856900                       # DTB write accesses
system.switch_cpus11.dtb.data_hits           43881970                       # DTB hits
system.switch_cpus11.dtb.data_misses             4571                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses       43743211                       # DTB accesses
system.switch_cpus11.itb.fetch_hits         161115931                       # ITB hits
system.switch_cpus11.itb.fetch_misses              17                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses     161115948                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              173368709                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts         161440408                       # Number of instructions committed
system.switch_cpus11.committedOps           161440408                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    119694021                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses     46588893                       # Number of float alu accesses
system.switch_cpus11.num_func_calls           1557935                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     14774948                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          119694021                       # number of integer instructions
system.switch_cpus11.num_fp_insts            46588893                       # number of float instructions
system.switch_cpus11.num_int_register_reads    202310787                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes     81308200                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads     55607520                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes     42827038                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs            44059671                       # number of memory refs
system.switch_cpus11.num_load_insts          36125972                       # Number of load instructions
system.switch_cpus11.num_store_insts          7933699                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     11079895.477642                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     162288813.522358                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.936091                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.063909                       # Percentage of idle cycles
system.switch_cpus11.Branches                17538450                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     12052691      7.47%      7.47% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu        76299577     47.26%     54.73% # Class of executed instruction
system.switch_cpus11.op_class::IntMult         147346      0.09%     54.82% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.82% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd      16658969     10.32%     65.14% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp       2434245      1.51%     66.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     66.64% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult      8536765      5.29%     71.93% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv        553600      0.34%     72.27% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt       128995      0.08%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     72.35% # Class of executed instruction
system.switch_cpus11.op_class::MemRead       36470867     22.59%     94.94% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite       7933772      4.91%     99.86% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       228152      0.14%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total        161444979                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits           29068018                       # DTB read hits
system.switch_cpus12.dtb.read_misses             3833                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses       28999956                       # DTB read accesses
system.switch_cpus12.dtb.write_hits           7317574                       # DTB write hits
system.switch_cpus12.dtb.write_misses             717                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses       7253763                       # DTB write accesses
system.switch_cpus12.dtb.data_hits           36385592                       # DTB hits
system.switch_cpus12.dtb.data_misses             4550                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses       36253719                       # DTB accesses
system.switch_cpus12.itb.fetch_hits         128107979                       # ITB hits
system.switch_cpus12.itb.fetch_misses              17                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses     128107996                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              173373746                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts         128447930                       # Number of instructions committed
system.switch_cpus12.committedOps           128447930                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses     96093051                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses     34301118                       # Number of float alu accesses
system.switch_cpus12.num_func_calls           1528021                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     11804484                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts           96093051                       # number of integer instructions
system.switch_cpus12.num_fp_insts            34301118                       # number of float instructions
system.switch_cpus12.num_int_register_reads    159085060                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes     65292458                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads     40986195                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes     31515588                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs            36579249                       # number of memory refs
system.switch_cpus12.num_load_insts          29260724                       # Number of load instructions
system.switch_cpus12.num_store_insts          7318525                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     44246142.839956                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     129127603.160044                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.744793                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.255207                       # Percentage of idle cycles
system.switch_cpus12.Branches                14570961                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     10064024      7.83%      7.83% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu        60202737     46.87%     54.70% # Class of executed instruction
system.switch_cpus12.op_class::IntMult         125348      0.10%     54.80% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.80% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd      12253711      9.54%     64.34% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp       1787690      1.39%     65.73% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     65.73% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult      6296940      4.90%     70.63% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv        418130      0.33%     70.96% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt        97640      0.08%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     71.04% # Class of executed instruction
system.switch_cpus12.op_class::MemRead       29644298     23.08%     94.11% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite       7318617      5.70%     99.81% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       243345      0.19%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total        128452480                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits           32563969                       # DTB read hits
system.switch_cpus13.dtb.read_misses             3987                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses       32486824                       # DTB read accesses
system.switch_cpus13.dtb.write_hits           8037726                       # DTB write hits
system.switch_cpus13.dtb.write_misses             712                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses       7957701                       # DTB write accesses
system.switch_cpus13.dtb.data_hits           40601695                       # DTB hits
system.switch_cpus13.dtb.data_misses             4699                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses       40444525                       # DTB accesses
system.switch_cpus13.itb.fetch_hits         144353454                       # ITB hits
system.switch_cpus13.itb.fetch_misses              17                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses     144353471                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              173376338                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts         144726349                       # Number of instructions committed
system.switch_cpus13.committedOps           144726349                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    108121935                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses     39286485                       # Number of float alu accesses
system.switch_cpus13.num_func_calls           1669555                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     13186840                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          108121935                       # number of integer instructions
system.switch_cpus13.num_fp_insts            39286485                       # number of float instructions
system.switch_cpus13.num_int_register_reads    179823287                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes     73547036                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads     46945244                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes     36093988                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs            40809585                       # number of memory refs
system.switch_cpus13.num_load_insts          32770941                       # Number of load instructions
system.switch_cpus13.num_store_insts          8038644                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     27882424.107796                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     145493913.892204                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.839180                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.160820                       # Percentage of idle cycles
system.switch_cpus13.Branches                16204178                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     11166001      7.72%      7.72% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu        68062368     47.03%     54.74% # Class of executed instruction
system.switch_cpus13.op_class::IntMult         143401      0.10%     54.84% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.84% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd      14034394      9.70%     64.54% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp       2047450      1.41%     65.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     65.95% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult      7211915      4.98%     70.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv        479355      0.33%     71.27% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt       111870      0.08%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     71.34% # Class of executed instruction
system.switch_cpus13.op_class::MemRead       33175768     22.92%     94.27% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite       8038717      5.55%     99.82% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       259809      0.18%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total        144731048                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits           34364170                       # DTB read hits
system.switch_cpus14.dtb.read_misses             4167                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses       34303106                       # DTB read accesses
system.switch_cpus14.dtb.write_hits           7710605                       # DTB write hits
system.switch_cpus14.dtb.write_misses             815                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses       7631154                       # DTB write accesses
system.switch_cpus14.dtb.data_hits           42074775                       # DTB hits
system.switch_cpus14.dtb.data_misses             4982                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses       41934260                       # DTB accesses
system.switch_cpus14.itb.fetch_hits         151553556                       # ITB hits
system.switch_cpus14.itb.fetch_misses              17                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses     151553573                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              173371040                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts         151883645                       # Number of instructions committed
system.switch_cpus14.committedOps           151883645                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    112044041                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses     44590110                       # Number of float alu accesses
system.switch_cpus14.num_func_calls           1582601                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     13824976                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          112044041                       # number of integer instructions
system.switch_cpus14.num_fp_insts            44590110                       # number of float instructions
system.switch_cpus14.num_int_register_reads    189855408                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes     75467487                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads     53159372                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes     41029408                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs            42263073                       # number of memory refs
system.switch_cpus14.num_load_insts          34551447                       # Number of load instructions
system.switch_cpus14.num_store_insts          7711626                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     20686481.962565                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     152684558.037435                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.880681                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.119319                       # Percentage of idle cycles
system.switch_cpus14.Branches                16639743                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     11328548      7.46%      7.46% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu        70466669     46.39%     53.85% # Class of executed instruction
system.switch_cpus14.op_class::IntMult         129733      0.09%     53.94% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     53.94% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd      15963274     10.51%     64.45% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp       2336000      1.54%     65.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     65.99% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult      8159835      5.37%     71.36% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv        513985      0.34%     71.70% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt       120130      0.08%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     71.78% # Class of executed instruction
system.switch_cpus14.op_class::MemRead       34916468     22.99%     94.76% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite       7711702      5.08%     99.84% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       242283      0.16%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total        151888627                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits           35085422                       # DTB read hits
system.switch_cpus15.dtb.read_misses             3747                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses       35009116                       # DTB read accesses
system.switch_cpus15.dtb.write_hits           7034008                       # DTB write hits
system.switch_cpus15.dtb.write_misses             769                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses       6943080                       # DTB write accesses
system.switch_cpus15.dtb.data_hits           42119430                       # DTB hits
system.switch_cpus15.dtb.data_misses             4516                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses       41952196                       # DTB accesses
system.switch_cpus15.itb.fetch_hits         157532019                       # ITB hits
system.switch_cpus15.itb.fetch_misses              17                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses     157532036                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              173375407                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts         157911403                       # Number of instructions committed
system.switch_cpus15.committedOps           157911403                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    116009920                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses     48054193                       # Number of float alu accesses
system.switch_cpus15.num_func_calls           1255203                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     14565022                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          116009920                       # number of integer instructions
system.switch_cpus15.num_fp_insts            48054193                       # number of float instructions
system.switch_cpus15.num_int_register_reads    198947609                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes     78383712                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads     57350944                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes     44181653                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs            42244176                       # number of memory refs
system.switch_cpus15.num_load_insts          35209179                       # Number of load instructions
system.switch_cpus15.num_store_insts          7034997                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     14627972.385801                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     158747434.614199                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.915628                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.084372                       # Percentage of idle cycles
system.switch_cpus15.Branches                16735528                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     11657861      7.38%      7.38% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu        74259088     47.02%     54.41% # Class of executed instruction
system.switch_cpus15.op_class::IntMult         134784      0.09%     54.49% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     54.49% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd      17187820     10.88%     65.38% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp       2511885      1.59%     66.97% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     66.97% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult      8805155      5.58%     72.54% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv        567880      0.36%     72.90% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt       132415      0.08%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     72.99% # Class of executed instruction
system.switch_cpus15.op_class::MemRead       35448697     22.45%     95.43% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite       7035120      4.45%     99.89% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       175214      0.11%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total        157915919                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5998754                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2711648                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       978677                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1143995                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1006497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       137498                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                340                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2660600                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2928                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2928                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1111357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        13336                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1186154                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           83950                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         48597                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         132547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           370622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          370622                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        105061                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2555199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        14820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side       488637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side        13442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       517237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side        34087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       543270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side        10414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       550414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        11976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       545548                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side        12955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       565642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side        12788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       601754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side        13014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       482584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side        12865                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       450640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side        12709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       503240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side        12325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       487324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side        12379                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       548607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side        11740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       516598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side        12933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       570135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side        12373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       566989                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side        12638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       482164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8644241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       506432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     14808711                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side       446656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     15859072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      1271040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     17005448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       368384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side     16816072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       392512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     16692976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side       427456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     17504168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side       428416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     18390088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side       429568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     14817744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side       446272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     13900256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side       420928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side     15484496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side       403328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     14994704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       406528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     16822552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side       385344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     15711616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side       425728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     17396832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side       404416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     17277536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side       414400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     14920080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              265979759                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2146799                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          8148821                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.781922                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.281263                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5624043     69.02%     69.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1766979     21.68%     90.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 303860      3.73%     94.43% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  90516      1.11%     95.54% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  33111      0.41%     95.95% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  28245      0.35%     96.29% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  24313      0.30%     96.59% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  24048      0.30%     96.89% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  22782      0.28%     97.17% # Request fanout histogram
system.tol2bus.snoop_fanout::9                  22505      0.28%     97.44% # Request fanout histogram
system.tol2bus.snoop_fanout::10                 22868      0.28%     97.72% # Request fanout histogram
system.tol2bus.snoop_fanout::11                 23595      0.29%     98.01% # Request fanout histogram
system.tol2bus.snoop_fanout::12                 25388      0.31%     98.32% # Request fanout histogram
system.tol2bus.snoop_fanout::13                 28500      0.35%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::14                 36078      0.44%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 67498      0.83%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::16                  4492      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8148821                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.054881                       # Number of seconds simulated
sim_ticks                                 54880645000                       # Number of ticks simulated
final_tick                               2486366347000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               40422697                       # Simulator instruction rate (inst/s)
host_op_rate                                 40422683                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              793374103                       # Simulator tick rate (ticks/s)
host_mem_usage                                 838980                       # Number of bytes of host memory used
host_seconds                                    69.17                       # Real time elapsed on the host
sim_insts                                  2796186767                       # Number of instructions simulated
sim_ops                                    2796186767                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus00.inst        10304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus00.data         7232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus01.data         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.inst       498688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus02.data     15523008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.inst        36864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus03.data        87040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.inst       113536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus04.data       620032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus05.data         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus06.data         2880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus07.data         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus08.data         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus09.data         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus10.data         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus11.data         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus12.data         2624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus13.data         2560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.inst          640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus14.data         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus15.data         4224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16939328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus00.inst        10304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus02.inst       498688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus03.inst        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus04.inst       113536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus06.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus14.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus15.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        664192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13193984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13193984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus00.inst          161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus00.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus01.data           63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.inst         7792                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus02.data       242547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.inst          576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus03.data         1360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.inst         1774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus04.data         9688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus05.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus06.data           45                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus07.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus08.data           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus09.data           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus10.data           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus11.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus12.data           41                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus13.data           40                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus14.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus15.data           66                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              264677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        206156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             206156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus00.inst       187753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus00.data       131777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus01.data        73469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.inst      9086774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus02.data    282850320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.inst       671712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus03.data      1585987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.inst      2068780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus04.data     11297826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus05.data        47813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.inst         1166                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus06.data        52478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus07.data        48979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus08.data        71136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus09.data        50145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus10.data        78133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus11.data        46647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus12.data        47813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus13.data        46647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.inst        11662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus14.data        48979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.inst        74635                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus15.data        76967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             308657597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus00.inst       187753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus02.inst      9086774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus03.inst       671712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus04.inst      2068780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus06.inst         1166                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus14.inst        11662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus15.inst        74635                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12102482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       240412335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            240412335                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       240412335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.inst       187753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus00.data       131777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus01.data        73469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.inst      9086774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus02.data    282850320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.inst       671712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus03.data      1585987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.inst      2068780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus04.data     11297826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus05.data        47813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.inst         1166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus06.data        52478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus07.data        48979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus08.data        71136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus09.data        50145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus10.data        78133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus11.data        46647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus12.data        47813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus13.data        46647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.inst        11662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus14.data        48979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.inst        74635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus15.data        76967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            549069932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     61                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     2234                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    712     33.63%     33.63% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   156      7.37%     41.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                    57      2.69%     43.69% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.05%     43.74% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  1191     56.26%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               2117                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     712     43.49%     43.49% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    156      9.53%     53.02% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                     57      3.48%     56.51% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.06%     56.57% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    711     43.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                1637                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0            54782092000     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              11700000      0.02%     99.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22               2793000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             114122000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total        54910871500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.596977                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.773264                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                1689     83.61%     83.61% # number of callpals executed
system.cpu00.kern.callpal::rdps                   117      5.79%     89.41% # number of callpals executed
system.cpu00.kern.callpal::rti                    214     10.59%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 2020                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             214                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements             170                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         488.658138                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            111539                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             628                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs          177.609873                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   488.658138                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.954410                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.954410                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          206302                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         206302                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        64656                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         64656                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        35037                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        35037                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         1472                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         1472                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         1228                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1228                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        99693                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          99693                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        99693                       # number of overall hits
system.cpu00.dcache.overall_hits::total         99693                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          240                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          240                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          243                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          243                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           37                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           37                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           82                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          483                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          483                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          483                       # number of overall misses
system.cpu00.dcache.overall_misses::total          483                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        64896                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        64896                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        35280                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        35280                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         1509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1509                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         1310                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1310                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       100176                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       100176                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       100176                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       100176                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.003698                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.003698                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.006888                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.006888                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.024520                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.024520                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.062595                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.062595                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.004822                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.004822                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.004822                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.004822                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           83                       # number of writebacks
system.cpu00.dcache.writebacks::total              83                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             511                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs           5942757                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            1023                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         5809.146628                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    53.265287                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   458.734713                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.104034                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.895966                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          635459                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         635459                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       316963                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        316963                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       316963                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         316963                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       316963                       # number of overall hits
system.cpu00.icache.overall_hits::total        316963                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          511                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          511                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          511                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          511                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          511                       # number of overall misses
system.cpu00.icache.overall_misses::total          511                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       317474                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       317474                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       317474                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       317474                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       317474                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       317474                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.001610                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.001610                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.001610                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.001610                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          511                       # number of writebacks
system.cpu00.icache.writebacks::total             511                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0            54876150500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22               2793000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31              31161500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total        54910269500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu01.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu01.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                  937                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                58                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements             210                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         472.663517                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             31133                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             607                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           51.289951                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   472.663517                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.923171                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.923171                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           57141                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          57141                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data        18317                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         18317                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data         9281                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         9281                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data          208                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total          208                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data          172                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data        27598                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          27598                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data        27598                       # number of overall hits
system.cpu01.dcache.overall_hits::total         27598                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data          330                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          330                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data           36                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           36                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data           23                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data           16                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data          366                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          366                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data          366                       # number of overall misses
system.cpu01.dcache.overall_misses::total          366                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data        18647                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        18647                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data         9317                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         9317                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data        27964                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        27964                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data        27964                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        27964                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.017697                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.017697                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.003864                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.003864                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.099567                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.099567                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.085106                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.085106                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.013088                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.013088                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.013088                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.013088                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           54                       # number of writebacks
system.cpu01.dcache.writebacks::total              54                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             282                       # number of replacements
system.cpu01.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs          11671608                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             794                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        14699.758186                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    59.389986                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   452.610014                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.115996                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.884004                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses          160220                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses         160220                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst        79687                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         79687                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst        79687                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          79687                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst        79687                       # number of overall hits
system.cpu01.icache.overall_hits::total         79687                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst          282                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst          282                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          282                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst          282                       # number of overall misses
system.cpu01.icache.overall_misses::total          282                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst        79969                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        79969                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst        79969                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        79969                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst        79969                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        79969                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.003526                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.003526                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.003526                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.003526                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.003526                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.003526                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          282                       # number of writebacks
system.cpu01.icache.writebacks::total             282                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     19                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    14910                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   4713     46.68%     46.68% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     5      0.05%     46.73% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                    57      0.56%     47.29% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.01%     47.30% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  5321     52.70%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              10097                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    4713     49.67%     49.67% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      5      0.05%     49.73% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                     57      0.60%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.01%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   4712     49.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                9488                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0            54122236500     98.69%     98.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                357500      0.00%     98.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22               2793000      0.01%     98.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.00%     98.69% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             717816000      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total        54843367500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.885548                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.939685                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      0.56%      0.56% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      0.56%      1.12% # number of syscalls executed
system.cpu02.kern.syscall::4                        6      3.35%      4.47% # number of syscalls executed
system.cpu02.kern.syscall::6                        1      0.56%      5.03% # number of syscalls executed
system.cpu02.kern.syscall::17                       1      0.56%      5.59% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      0.56%      6.15% # number of syscalls executed
system.cpu02.kern.syscall::45                       1      0.56%      6.70% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      0.56%      7.26% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      0.56%      7.82% # number of syscalls executed
system.cpu02.kern.syscall::73                       5      2.79%     10.61% # number of syscalls executed
system.cpu02.kern.syscall::121                    160     89.39%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                  179                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.01%      0.01% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  42      0.37%      0.38% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.02%      0.39% # number of callpals executed
system.cpu02.kern.callpal::swpipl                9761     85.42%     85.81% # number of callpals executed
system.cpu02.kern.callpal::rdps                   782      6.84%     92.66% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.01%     92.67% # number of callpals executed
system.cpu02.kern.callpal::rti                    273      2.39%     95.06% # number of callpals executed
system.cpu02.kern.callpal::callsys                188      1.65%     96.70% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.04%     96.74% # number of callpals executed
system.cpu02.kern.callpal::rdunique               372      3.26%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                11427                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             316                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               264                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               265                      
system.cpu02.kern.mode_good::user                 264                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.838608                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.912069                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       2296358500      4.21%      4.21% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user        52305900000     95.79%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     42                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements          315373                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         511.447789                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs          36665778                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          315824                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          116.095604                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   511.447789                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.998921                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.998921                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          400                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        74254480                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       74254480                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data     22341081                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total      22341081                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     14134196                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     14134196                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data        88311                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total        88311                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data        89992                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total        89992                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data     36475277                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total       36475277                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data     36475277                       # number of overall hits
system.cpu02.dcache.overall_hits::total      36475277                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data       274589                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       274589                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data        39271                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total        39271                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         1908                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         1908                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data           45                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data       313860                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       313860                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data       313860                       # number of overall misses
system.cpu02.dcache.overall_misses::total       313860                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data     22615670                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total     22615670                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     14173467                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     14173467                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data        90219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total        90219                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data        90037                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total        90037                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data     36789137                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total     36789137                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data     36789137                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total     36789137                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.012142                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.012142                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.002771                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.002771                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.021149                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.021149                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.000500                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.000500                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.008531                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.008531                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.008531                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.008531                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks       244176                       # number of writebacks
system.cpu02.dcache.writebacks::total          244176                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           58383                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.999185                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         115438755                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           58895                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         1960.077341                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.999185                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999998                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses       218428222                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses      218428222                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst    109126529                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total     109126529                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst    109126529                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total      109126529                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst    109126529                       # number of overall hits
system.cpu02.icache.overall_hits::total     109126529                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        58388                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        58388                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        58388                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        58388                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        58388                       # number of overall misses
system.cpu02.icache.overall_misses::total        58388                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst    109184917                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total    109184917                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst    109184917                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total    109184917                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst    109184917                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total    109184917                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000535                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000535                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000535                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000535                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000535                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000535                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        58383                       # number of writebacks
system.cpu02.icache.writebacks::total           58383                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     59                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                     1773                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                    326     30.38%     30.38% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                    57      5.31%     35.69% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.19%     35.88% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   688     64.12%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total               1073                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                     326     45.98%     45.98% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                     57      8.04%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      0.28%     54.30% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                    324     45.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 709                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0            54868561000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22               2793000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31              37439000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total        54909123500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.470930                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.660764                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.08%      0.08% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58      4.82%      4.90% # number of callpals executed
system.cpu03.kern.callpal::tbi                      5      0.42%      5.32% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 888     73.75%     79.07% # number of callpals executed
system.cpu03.kern.callpal::rdps                   115      9.55%     88.62% # number of callpals executed
system.cpu03.kern.callpal::rti                    126     10.47%     99.09% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      0.75%     99.83% # number of callpals executed
system.cpu03.kern.callpal::imb                      2      0.17%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                 1204                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             184                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.364130                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.533865                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel      54715567000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8186500      0.01%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            2298                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         467.821732                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             66460                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2759                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           24.088438                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   467.821732                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.913714                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.913714                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          415                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          137895                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         137895                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        41520                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         41520                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        22059                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        22059                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          643                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          643                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          628                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          628                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        63579                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          63579                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        63579                       # number of overall hits
system.cpu03.dcache.overall_hits::total         63579                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         2016                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2016                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          655                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          655                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           55                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           26                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2671                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2671                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2671                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2671                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        43536                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        43536                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        22714                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        22714                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          654                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          654                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        66250                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        66250                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        66250                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        66250                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.046307                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.046307                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.028837                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.028837                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.078797                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.078797                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.039755                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.039755                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.040317                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.040317                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.040317                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.040317                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1074                       # number of writebacks
system.cpu03.dcache.writebacks::total            1074                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1611                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           8395650                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            2123                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         3954.616109                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     9.976064                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   502.023936                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.019484                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.980516                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           63                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          442975                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         442975                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       219071                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        219071                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       219071                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         219071                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       219071                       # number of overall hits
system.cpu03.icache.overall_hits::total        219071                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1611                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1611                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1611                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1611                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1611                       # number of overall misses
system.cpu03.icache.overall_misses::total         1611                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       220682                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       220682                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       220682                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       220682                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       220682                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       220682                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.007300                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.007300                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.007300                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.007300                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.007300                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.007300                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1611                       # number of writebacks
system.cpu03.icache.writebacks::total            1611                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     56                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     2221                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    487     35.14%     35.14% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                    57      4.11%     39.25% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.07%     39.32% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   841     60.68%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total               1386                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     485     47.22%     47.22% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                     57      5.55%     52.78% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.10%     52.87% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    484     47.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                1027                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0            54903730500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22               2793000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              41840000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total        54948475500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.995893                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.575505                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.740981                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      0.98%      0.98% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      3.47%      4.45% # number of callpals executed
system.cpu04.kern.callpal::swpipl                1171     76.59%     81.03% # number of callpals executed
system.cpu04.kern.callpal::rdps                   115      7.52%     88.55% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.07%     88.62% # number of callpals executed
system.cpu04.kern.callpal::rti                    157     10.27%     98.89% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      0.98%     99.87% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.13%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                 1529                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             209                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                98                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                97                      
system.cpu04.kern.mode_good::user                  98                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.464115                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.635179                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      54881948500     99.86%     99.86% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75506500      0.14%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12947                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         460.188108                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            197253                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           13459                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           14.655844                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   460.188108                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.898805                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.898805                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          415915                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         415915                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        95388                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         95388                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        89840                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        89840                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1347                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1347                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1445                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1445                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       185228                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         185228                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       185228                       # number of overall hits
system.cpu04.dcache.overall_hits::total        185228                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         6207                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         6207                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         6907                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6907                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          177                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          177                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           30                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        13114                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        13114                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        13114                       # number of overall misses
system.cpu04.dcache.overall_misses::total        13114                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data       101595                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total       101595                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        96747                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        96747                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1524                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1475                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1475                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       198342                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       198342                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       198342                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       198342                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.061096                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.061096                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.071392                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.071392                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.116142                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.116142                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.020339                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.020339                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.066118                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.066118                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.066118                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.066118                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         8267                       # number of writebacks
system.cpu04.dcache.writebacks::total            8267                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4920                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999131                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           9813204                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            5431                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         1806.887129                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999131                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999998                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         1081359                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        1081359                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       533298                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        533298                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       533298                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         533298                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       533298                       # number of overall hits
system.cpu04.icache.overall_hits::total        533298                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4921                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4921                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4921                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4921                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4921                       # number of overall misses
system.cpu04.icache.overall_misses::total         4921                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       538219                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       538219                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       538219                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       538219                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       538219                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       538219                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.009143                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.009143                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.009143                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.009143                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.009143                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.009143                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4920                       # number of writebacks
system.cpu04.icache.writebacks::total            4920                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0            54880857000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22               2793000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31              30832500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total        54914647000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu05.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu05.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  937                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements             194                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         456.196582                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             32846                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             597                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           55.018425                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   456.196582                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.891009                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.891009                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4          395                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           56635                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          56635                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        18056                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         18056                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data         9282                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         9282                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          210                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          210                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          171                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          171                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        27338                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          27338                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        27338                       # number of overall hits
system.cpu05.dcache.overall_hits::total         27338                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data          337                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          337                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data           35                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           21                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           17                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data          372                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          372                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data          372                       # number of overall misses
system.cpu05.dcache.overall_misses::total          372                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        18393                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        18393                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data         9317                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         9317                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        27710                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        27710                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        27710                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        27710                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.018322                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.018322                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.003757                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.003757                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.090426                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.090426                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.013425                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.013425                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.013425                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.013425                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu05.dcache.writebacks::total              48                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             282                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           9799433                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             794                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        12341.855164                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst    17.079685                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   494.920315                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.033359                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.966641                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          159204                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         159204                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst        79179                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         79179                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst        79179                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          79179                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst        79179                       # number of overall hits
system.cpu05.icache.overall_hits::total         79179                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst          282                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst          282                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          282                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst          282                       # number of overall misses
system.cpu05.icache.overall_misses::total          282                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst        79461                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        79461                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst        79461                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        79461                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst        79461                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        79461                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.003549                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.003549                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.003549                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.003549                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.003549                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.003549                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          282                       # number of writebacks
system.cpu05.icache.writebacks::total             282                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0            54881854500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22               2793000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31              30734000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total        54915546000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu06.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu06.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  937                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements             215                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         460.892353                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             32550                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             657                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           49.543379                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   460.892353                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.900180                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.900180                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           56439                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          56439                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        17914                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         17914                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data         9295                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         9295                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data          212                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total          212                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data          172                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data        27209                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          27209                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data        27209                       # number of overall hits
system.cpu06.dcache.overall_hits::total         27209                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data          349                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          349                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data           46                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           46                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data           19                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           19                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           16                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data          395                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          395                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data          395                       # number of overall misses
system.cpu06.dcache.overall_misses::total          395                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        18263                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        18263                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data         9341                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         9341                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data        27604                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        27604                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data        27604                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        27604                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.019110                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.019110                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.004925                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.004925                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.082251                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.082251                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.085106                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.085106                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.014310                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.014310                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.014310                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.014310                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           61                       # number of writebacks
system.cpu06.dcache.writebacks::total              61                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             283                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           8204221                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             795                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        10319.774843                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          158911                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         158911                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst        79031                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         79031                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst        79031                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          79031                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst        79031                       # number of overall hits
system.cpu06.icache.overall_hits::total         79031                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst          283                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          283                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst          283                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          283                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst          283                       # number of overall misses
system.cpu06.icache.overall_misses::total          283                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst        79314                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        79314                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst        79314                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        79314                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst        79314                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        79314                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.003568                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.003568                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.003568                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.003568                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.003568                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.003568                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          283                       # number of writebacks
system.cpu06.icache.writebacks::total             283                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0            54879541000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22               2793000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31              30547500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total        54913046000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu07.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu07.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                  937                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements             197                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         462.288114                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs             31311                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             643                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           48.695179                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   462.288114                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.902906                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.902906                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           56168                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          56168                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data        17815                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total         17815                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data         9283                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         9283                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data          213                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total          213                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data          172                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data        27098                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total          27098                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data        27098                       # number of overall hits
system.cpu07.dcache.overall_hits::total         27098                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data          343                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          343                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data           34                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data           18                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data           16                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data          377                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          377                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data          377                       # number of overall misses
system.cpu07.dcache.overall_misses::total          377                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data        18158                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total        18158                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data         9317                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         9317                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data        27475                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total        27475                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data        27475                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total        27475                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.018890                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.018890                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.003649                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.003649                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.077922                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.077922                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.085106                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.085106                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.013722                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.013722                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.013722                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.013722                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           46                       # number of writebacks
system.cpu07.dcache.writebacks::total              46                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements             287                       # number of replacements
system.cpu07.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           9099270                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             798                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        11402.593985                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    20.118109                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   490.881891                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.039293                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.958754                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses          158269                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses         158269                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst        78704                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total         78704                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst        78704                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total          78704                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst        78704                       # number of overall hits
system.cpu07.icache.overall_hits::total         78704                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst          287                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst          287                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          287                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst          287                       # number of overall misses
system.cpu07.icache.overall_misses::total          287                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst        78991                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total        78991                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst        78991                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total        78991                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst        78991                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total        78991                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.003633                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.003633                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.003633                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.003633                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.003633                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.003633                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks          287                       # number of writebacks
system.cpu07.icache.writebacks::total             287                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0            54878925000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22               2793000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              30449000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total        54912331500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu08.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu08.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  937                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements             377                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         453.236625                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             30931                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             818                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           37.812958                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   453.236625                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.885228                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.885228                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           56174                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          56174                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        17544                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         17544                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data         9285                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         9285                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          213                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          213                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          173                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          173                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        26829                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          26829                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        26829                       # number of overall hits
system.cpu08.dcache.overall_hits::total         26829                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data          519                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total          519                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data           40                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data           18                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           15                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data          559                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total          559                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data          559                       # number of overall misses
system.cpu08.dcache.overall_misses::total          559                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        18063                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        18063                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data         9325                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         9325                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        27388                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        27388                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        27388                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        27388                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.028733                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.028733                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.004290                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.004290                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.077922                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.077922                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.079787                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.079787                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.020410                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.020410                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.020410                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.020410                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          164                       # number of writebacks
system.cpu08.dcache.writebacks::total             164                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             281                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs          14153187                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             793                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        17847.650694                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          157969                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         157969                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst        78563                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         78563                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst        78563                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          78563                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst        78563                       # number of overall hits
system.cpu08.icache.overall_hits::total         78563                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst          281                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          281                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst          281                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          281                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst          281                       # number of overall misses
system.cpu08.icache.overall_misses::total          281                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst        78844                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        78844                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst        78844                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        78844                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst        78844                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        78844                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.003564                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.003564                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.003564                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.003564                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.003564                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.003564                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          281                       # number of writebacks
system.cpu08.icache.writebacks::total             281                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0            54876314000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22               2793000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31              30317500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total        54909589000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu09.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu09.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  937                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements             210                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         461.664886                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             36246                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             612                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           59.225490                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   461.664886                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.901689                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.901689                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           55817                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          55817                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        17624                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         17624                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data         9285                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         9285                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          215                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          215                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          172                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        26909                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          26909                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        26909                       # number of overall hits
system.cpu09.dcache.overall_hits::total         26909                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data          354                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total          354                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data           32                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           16                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           16                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data          386                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          386                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data          386                       # number of overall misses
system.cpu09.dcache.overall_misses::total          386                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        17978                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        17978                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data         9317                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         9317                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        27295                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        27295                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        27295                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        27295                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.019691                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.019691                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.003435                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.003435                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.069264                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.069264                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.085106                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.085106                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.014142                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.014142                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.014142                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.014142                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks           54                       # number of writebacks
system.cpu09.dcache.writebacks::total              54                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             280                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           9749471                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             792                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        12309.938131                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     6.038425                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   505.961575                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.011794                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.988206                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          157542                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         157542                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst        78351                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total         78351                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst        78351                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total          78351                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst        78351                       # number of overall hits
system.cpu09.icache.overall_hits::total         78351                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst          280                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          280                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst          280                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          280                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst          280                       # number of overall misses
system.cpu09.icache.overall_misses::total          280                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst        78631                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total        78631                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst        78631                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total        78631                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst        78631                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total        78631                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.003561                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.003561                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.003561                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.003561                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.003561                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.003561                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          280                       # number of writebacks
system.cpu09.icache.writebacks::total             280                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0            54880333500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22               2793000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31              30218500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total        54913509500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu10.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu10.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                  937                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements             317                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         458.818160                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             31638                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             758                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           41.738786                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   458.818160                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.896129                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.896129                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           55746                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          55746                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data        17390                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         17390                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data         9292                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         9292                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data          216                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total          216                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data          172                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data        26682                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          26682                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data        26682                       # number of overall hits
system.cpu10.dcache.overall_hits::total         26682                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data          475                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total          475                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data           41                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data           15                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data           16                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data          516                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total          516                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data          516                       # number of overall misses
system.cpu10.dcache.overall_misses::total          516                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data        17865                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        17865                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data         9333                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         9333                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total          231                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data        27198                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        27198                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data        27198                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        27198                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.026588                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.026588                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.004393                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.004393                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.064935                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.064935                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.085106                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.085106                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.018972                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.018972                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.018972                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.018972                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu10.dcache.writebacks::total              48                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             287                       # number of replacements
system.cpu10.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           9793582                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             795                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        12318.971069                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    47.384277                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   460.615723                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.092547                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.899640                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses          157253                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses         157253                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst        78196                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         78196                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst        78196                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          78196                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst        78196                       # number of overall hits
system.cpu10.icache.overall_hits::total         78196                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst          287                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst          287                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          287                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst          287                       # number of overall misses
system.cpu10.icache.overall_misses::total          287                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst        78483                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        78483                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst        78483                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        78483                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst        78483                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        78483                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.003657                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.003657                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.003657                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.003657                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.003657                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.003657                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          287                       # number of writebacks
system.cpu10.icache.writebacks::total             287                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0            54882151000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22               2793000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31              30059500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total        54915168000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu11.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu11.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                  937                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements             200                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         461.633930                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             37149                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             648                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           57.328704                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   461.633930                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.901629                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.901629                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses           55371                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses          55371                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data        17406                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         17406                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data         9283                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         9283                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data          216                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          216                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data          172                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data        26689                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          26689                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data        26689                       # number of overall hits
system.cpu11.dcache.overall_hits::total         26689                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data          352                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total          352                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data           34                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data           14                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           14                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data           16                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data          386                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total          386                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data          386                       # number of overall misses
system.cpu11.dcache.overall_misses::total          386                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data        17758                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        17758                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data         9317                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         9317                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data        27075                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        27075                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data        27075                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        27075                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.019822                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.019822                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.003649                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.003649                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.060870                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.060870                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.085106                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.085106                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.014257                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.014257                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.014257                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.014257                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           45                       # number of writebacks
system.cpu11.dcache.writebacks::total              45                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             282                       # number of replacements
system.cpu11.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          10682243                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             790                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        13521.826582                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    57.380489                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   450.619511                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.112071                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.880116                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses          156652                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses         156652                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst        77903                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         77903                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst        77903                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          77903                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst        77903                       # number of overall hits
system.cpu11.icache.overall_hits::total         77903                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst          282                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst          282                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          282                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst          282                       # number of overall misses
system.cpu11.icache.overall_misses::total          282                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst        78185                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        78185                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst        78185                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        78185                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst        78185                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        78185                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.003607                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.003607                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.003607                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.003607                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.003607                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.003607                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          282                       # number of writebacks
system.cpu11.icache.writebacks::total             282                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0            54879739500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22               2793000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31              29961000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total        54912658000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu12.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu12.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                  937                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements             201                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         467.639035                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             31032                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             649                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           47.815100                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   467.639035                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.913357                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.913357                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses           55206                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses          55206                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data        17303                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         17303                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data         9287                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         9287                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data          217                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          217                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data          172                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data        26590                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          26590                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data        26590                       # number of overall hits
system.cpu12.dcache.overall_hits::total         26590                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data          360                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total          360                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data           38                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data           13                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data           16                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data          398                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total          398                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data          398                       # number of overall misses
system.cpu12.dcache.overall_misses::total          398                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data        17663                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        17663                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data         9325                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         9325                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data        26988                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        26988                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data        26988                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        26988                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.020382                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.020382                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.004075                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.004075                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.056522                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.056522                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.085106                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.085106                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.014747                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.014747                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.014747                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.014747                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           50                       # number of writebacks
system.cpu12.dcache.writebacks::total              50                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             287                       # number of replacements
system.cpu12.icache.tags.tagsinuse                507                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          10656311                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             794                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        13421.046599                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    54.383320                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   452.616680                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.106217                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.884017                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses          156363                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses         156363                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst        77751                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         77751                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst        77751                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          77751                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst        77751                       # number of overall hits
system.cpu12.icache.overall_hits::total         77751                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst          287                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst          287                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          287                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst          287                       # number of overall misses
system.cpu12.icache.overall_misses::total          287                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst        78038                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        78038                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst        78038                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        78038                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst        78038                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        78038                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.003678                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.003678                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.003678                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.003678                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.003678                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.003678                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          287                       # number of writebacks
system.cpu12.icache.writebacks::total             287                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0            54878571500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22               2793000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31              29829500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total        54911358500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu13.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu13.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                  937                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements             205                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         455.263550                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs             31204                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             600                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           52.006667                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   455.263550                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.889187                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.889187                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          388                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           55015                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          55015                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data        17220                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total         17220                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data         9282                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         9282                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data          218                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total          218                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data          171                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total          171                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data        26502                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total          26502                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data        26502                       # number of overall hits
system.cpu13.dcache.overall_hits::total         26502                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data          358                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total          358                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data           35                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           35                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data           12                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data           17                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data          393                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total          393                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data          393                       # number of overall misses
system.cpu13.dcache.overall_misses::total          393                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data        17578                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total        17578                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data         9317                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         9317                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data        26895                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total        26895                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data        26895                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total        26895                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.020366                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.020366                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.003757                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.003757                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.052174                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.052174                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.090426                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.090426                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.014612                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.014612                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.014612                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.014612                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           55                       # number of writebacks
system.cpu13.dcache.writebacks::total              55                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             287                       # number of replacements
system.cpu13.icache.tags.tagsinuse                508                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs          11648441                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             795                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        14652.127044                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    54.380481                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   453.619519                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.106212                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.885976                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.992188                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses          155937                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses         155937                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst        77538                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total         77538                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst        77538                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total          77538                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst        77538                       # number of overall hits
system.cpu13.icache.overall_hits::total         77538                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst          287                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          287                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst          287                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          287                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst          287                       # number of overall misses
system.cpu13.icache.overall_misses::total          287                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst        77825                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total        77825                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst        77825                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total        77825                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst        77825                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total        77825                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.003688                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.003688                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.003688                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.003688                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.003688                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.003688                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          287                       # number of writebacks
system.cpu13.icache.writebacks::total             287                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                      995                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                    235     26.67%     26.67% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                    57      6.47%     33.14% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      0.11%     33.26% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                   588     66.74%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                881                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                     235     44.59%     44.59% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                     57     10.82%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      0.19%     55.60% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                    234     44.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                 527                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0            54881317500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22               2793000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31              29731000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total        54914006000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.397959                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.598184                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                 765     81.64%     81.64% # number of callpals executed
system.cpu14.kern.callpal::rdps                   114     12.17%     93.81% # number of callpals executed
system.cpu14.kern.callpal::rti                     58      6.19%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                  937                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements             208                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         466.018993                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             32367                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             655                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           49.415267                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   466.018993                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.910193                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.910193                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses           54852                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses          54852                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data        17115                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         17115                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data         9287                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         9287                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data          219                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          219                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data          171                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total          171                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data        26402                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          26402                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data        26402                       # number of overall hits
system.cpu14.dcache.overall_hits::total         26402                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data          368                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total          368                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data           38                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           38                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data           11                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data           17                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data          406                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total          406                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data          406                       # number of overall misses
system.cpu14.dcache.overall_misses::total          406                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data        17483                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        17483                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data         9325                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         9325                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          188                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data        26808                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        26808                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data        26808                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        26808                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.021049                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.021049                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.004075                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.004075                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.047826                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.047826                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.090426                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.090426                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.015145                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.015145                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.015145                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.015145                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           52                       # number of writebacks
system.cpu14.dcache.writebacks::total              52                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             292                       # number of replacements
system.cpu14.icache.tags.tagsinuse                507                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          10758871                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             799                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        13465.420526                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    55.380477                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   451.619523                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.108165                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.882069                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          490                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses          155648                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses         155648                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst        77386                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         77386                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst        77386                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          77386                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst        77386                       # number of overall hits
system.cpu14.icache.overall_hits::total         77386                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst          292                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          292                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst          292                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          292                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst          292                       # number of overall misses
system.cpu14.icache.overall_misses::total          292                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst        77678                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        77678                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst        77678                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        77678                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst        77678                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        77678                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.003759                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.003759                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.003759                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.003759                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.003759                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.003759                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          292                       # number of writebacks
system.cpu14.icache.writebacks::total             292                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     58                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                     1001                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                    236     26.61%     26.61% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                    57      6.43%     33.03% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      0.23%     33.26% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                   592     66.74%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                887                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                     236     44.44%     44.44% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                     57     10.73%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2      0.38%     55.56% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                    236     44.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                 531                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0            54879307000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22               2793000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31              29670500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total        54911965500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.398649                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.598647                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                 771     81.76%     81.76% # number of callpals executed
system.cpu15.kern.callpal::rdps                   114     12.09%     93.85% # number of callpals executed
system.cpu15.kern.callpal::rti                     58      6.15%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                  943                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel              58                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements             211                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         468.301553                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs             31942                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             669                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           47.745889                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   468.301553                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.914651                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.914651                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           54907                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          54907                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data        17096                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total         17096                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data         9325                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         9325                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data          222                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total          222                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data          176                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total          176                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data        26421                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total          26421                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data        26421                       # number of overall hits
system.cpu15.dcache.overall_hits::total         26421                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data          371                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total          371                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           39                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data           10                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data           14                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data          410                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total          410                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data          410                       # number of overall misses
system.cpu15.dcache.overall_misses::total          410                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data        17467                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total        17467                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data         9364                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         9364                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data          232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total          232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data          190                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total          190                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data        26831                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total        26831                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data        26831                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total        26831                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.021240                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.021240                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.004165                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.004165                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.043103                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.043103                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.073684                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.073684                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.015281                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.015281                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.015281                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.015281                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks           52                       # number of writebacks
system.cpu15.dcache.writebacks::total              52                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements             282                       # number of replacements
system.cpu15.icache.tags.tagsinuse                509                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           8738037                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             791                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        11046.823009                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    57.380476                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   451.619524                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.112071                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.882069                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          489                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses          155976                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses         155976                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst        77565                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total         77565                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst        77565                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total          77565                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst        77565                       # number of overall hits
system.cpu15.icache.overall_hits::total         77565                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst          282                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          282                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst          282                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          282                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst          282                       # number of overall misses
system.cpu15.icache.overall_misses::total          282                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst        77847                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total        77847                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst        77847                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total        77847                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst        77847                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total        77847                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.003622                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.003622                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.003622                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.003622                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.003622                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.003622                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks          282                       # number of writebacks
system.cpu15.icache.writebacks::total             282                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  997                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 997                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3073                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3073                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1248                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1572                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5310                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    8140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         8936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          786                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        11637                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   101805                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1415                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1431                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1408                       # number of writebacks
system.iocache.writebacks::total                 1408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    267391                       # number of replacements
system.l2.tags.tagsinuse                  3986.467849                       # Cycle average of tags in use
system.l2.tags.total_refs                      468656                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    271426                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.726644                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1263.581746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.inst    10.818187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus00.data     6.076876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus01.data     1.153803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.inst   360.863467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus02.data  2308.925364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.inst     2.141194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus03.data     5.693382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.inst     2.915043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus04.data     6.269339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus05.data     0.341492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.inst     0.912930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus06.data     0.739762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.inst     0.000387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus07.data     0.515742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.inst     0.070140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus08.data     1.328755                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.inst     0.000322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus09.data     0.353716                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus10.data     2.165401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.inst     0.017582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus11.data     0.685838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus12.data     0.521998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus13.data     0.301472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.inst     0.329443                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus14.data     0.403579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.inst     7.074320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus15.data     2.266569                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.308492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.inst     0.002641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus00.data     0.001484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus01.data     0.000282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.inst     0.088101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus02.data     0.563702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.inst     0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus03.data     0.001390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.inst     0.000712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus04.data     0.001531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus05.data     0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.inst     0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus06.data     0.000181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus07.data     0.000126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.inst     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus08.data     0.000324                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.inst     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus09.data     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus10.data     0.000529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus11.data     0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus12.data     0.000127                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus13.data     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.inst     0.000080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus14.data     0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.inst     0.001727                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus15.data     0.000553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973259                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2953                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985107                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6523361                       # Number of tag accesses
system.l2.tags.data_accesses                  6523361                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       254329                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           254329                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        54844                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            54844                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus00.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus02.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus03.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus04.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus06.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus07.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus08.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus09.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus10.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus11.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus12.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus14.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus15.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus00.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus00.data            1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus02.data        14772                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus03.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus04.data          476                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15296                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus00.inst          350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus01.inst          282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus02.inst        50596                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus03.inst         1035                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus04.inst         3147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus05.inst          282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus06.inst          282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus07.inst          287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus08.inst          281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus09.inst          280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus10.inst          287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus11.inst          282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus12.inst          287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus13.inst          287                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus14.inst          282                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus15.inst          218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              58465                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus00.data           58                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus01.data          146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus02.data        54842                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus03.data          968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus04.data         2756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus05.data          165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus06.data          165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus07.data          161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus08.data          318                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus09.data          167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus10.data          256                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus11.data          163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus12.data          167                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus13.data          165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus14.data          169                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus15.data          155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             60821                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus00.inst          350                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus00.data           59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.inst          282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus01.data          146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.inst        50596                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus02.data        69614                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.inst         1035                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus03.data         1015                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.inst         3147                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus04.data         3232                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.inst          282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus05.data          165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.inst          282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus06.data          165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.inst          287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus07.data          161                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.inst          281                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus08.data          318                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.inst          280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus09.data          167                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.inst          287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus10.data          256                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.inst          282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus11.data          163                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.inst          287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus12.data          167                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.inst          287                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus13.data          165                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.inst          282                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus14.data          169                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.inst          218                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus15.data          155                       # number of demand (read+write) hits
system.l2.demand_hits::total                   134582                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus00.inst          350                       # number of overall hits
system.l2.overall_hits::switch_cpus00.data           59                       # number of overall hits
system.l2.overall_hits::switch_cpus01.inst          282                       # number of overall hits
system.l2.overall_hits::switch_cpus01.data          146                       # number of overall hits
system.l2.overall_hits::switch_cpus02.inst        50596                       # number of overall hits
system.l2.overall_hits::switch_cpus02.data        69614                       # number of overall hits
system.l2.overall_hits::switch_cpus03.inst         1035                       # number of overall hits
system.l2.overall_hits::switch_cpus03.data         1015                       # number of overall hits
system.l2.overall_hits::switch_cpus04.inst         3147                       # number of overall hits
system.l2.overall_hits::switch_cpus04.data         3232                       # number of overall hits
system.l2.overall_hits::switch_cpus05.inst          282                       # number of overall hits
system.l2.overall_hits::switch_cpus05.data          165                       # number of overall hits
system.l2.overall_hits::switch_cpus06.inst          282                       # number of overall hits
system.l2.overall_hits::switch_cpus06.data          165                       # number of overall hits
system.l2.overall_hits::switch_cpus07.inst          287                       # number of overall hits
system.l2.overall_hits::switch_cpus07.data          161                       # number of overall hits
system.l2.overall_hits::switch_cpus08.inst          281                       # number of overall hits
system.l2.overall_hits::switch_cpus08.data          318                       # number of overall hits
system.l2.overall_hits::switch_cpus09.inst          280                       # number of overall hits
system.l2.overall_hits::switch_cpus09.data          167                       # number of overall hits
system.l2.overall_hits::switch_cpus10.inst          287                       # number of overall hits
system.l2.overall_hits::switch_cpus10.data          256                       # number of overall hits
system.l2.overall_hits::switch_cpus11.inst          282                       # number of overall hits
system.l2.overall_hits::switch_cpus11.data          163                       # number of overall hits
system.l2.overall_hits::switch_cpus12.inst          287                       # number of overall hits
system.l2.overall_hits::switch_cpus12.data          167                       # number of overall hits
system.l2.overall_hits::switch_cpus13.inst          287                       # number of overall hits
system.l2.overall_hits::switch_cpus13.data          165                       # number of overall hits
system.l2.overall_hits::switch_cpus14.inst          282                       # number of overall hits
system.l2.overall_hits::switch_cpus14.data          169                       # number of overall hits
system.l2.overall_hits::switch_cpus15.inst          218                       # number of overall hits
system.l2.overall_hits::switch_cpus15.data          155                       # number of overall hits
system.l2.overall_hits::total                  134582                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus00.data          188                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus01.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus02.data           50                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus03.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus04.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus05.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus06.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus07.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus08.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus09.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus10.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus11.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus12.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus13.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus14.data           12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus15.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                397                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus00.data           62                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus01.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus02.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus03.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus04.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus05.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus06.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus07.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus08.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus09.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus10.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus11.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus12.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus13.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus14.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus15.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              157                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus00.data           28                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus01.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus02.data        24325                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus03.data          570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus04.data         6359                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus05.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus06.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus07.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus08.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus09.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus10.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus11.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus12.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus13.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus14.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus15.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31509                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus00.inst          161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus02.inst         7792                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus03.inst          576                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus04.inst         1774                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus06.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus14.inst           10                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus15.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10378                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus00.data           85                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus01.data           43                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus02.data       218236                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus03.data          790                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus04.data         3333                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus05.data           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus06.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus07.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus08.data           41                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus09.data           25                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus10.data           48                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus11.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus12.data           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus13.data           22                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus14.data           23                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus15.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          222808                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus00.inst          161                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus00.data          113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus01.data           63                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.inst         7792                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus02.data       242561                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.inst          576                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus03.data         1360                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.inst         1774                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus04.data         9692                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus05.data           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus06.data           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus07.data           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus08.data           61                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus09.data           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus10.data           67                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus11.data           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus12.data           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus13.data           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus14.data           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.inst           64                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus15.data           66                       # number of demand (read+write) misses
system.l2.demand_misses::total                 264695                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus00.inst          161                       # number of overall misses
system.l2.overall_misses::switch_cpus00.data          113                       # number of overall misses
system.l2.overall_misses::switch_cpus01.data           63                       # number of overall misses
system.l2.overall_misses::switch_cpus02.inst         7792                       # number of overall misses
system.l2.overall_misses::switch_cpus02.data       242561                       # number of overall misses
system.l2.overall_misses::switch_cpus03.inst          576                       # number of overall misses
system.l2.overall_misses::switch_cpus03.data         1360                       # number of overall misses
system.l2.overall_misses::switch_cpus04.inst         1774                       # number of overall misses
system.l2.overall_misses::switch_cpus04.data         9692                       # number of overall misses
system.l2.overall_misses::switch_cpus05.data           41                       # number of overall misses
system.l2.overall_misses::switch_cpus06.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus06.data           45                       # number of overall misses
system.l2.overall_misses::switch_cpus07.data           42                       # number of overall misses
system.l2.overall_misses::switch_cpus08.data           61                       # number of overall misses
system.l2.overall_misses::switch_cpus09.data           43                       # number of overall misses
system.l2.overall_misses::switch_cpus10.data           67                       # number of overall misses
system.l2.overall_misses::switch_cpus11.data           40                       # number of overall misses
system.l2.overall_misses::switch_cpus12.data           41                       # number of overall misses
system.l2.overall_misses::switch_cpus13.data           40                       # number of overall misses
system.l2.overall_misses::switch_cpus14.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus14.data           42                       # number of overall misses
system.l2.overall_misses::switch_cpus15.inst           64                       # number of overall misses
system.l2.overall_misses::switch_cpus15.data           66                       # number of overall misses
system.l2.overall_misses::total                264695                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       254329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       254329                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        54844                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        54844                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus00.data          191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus01.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus02.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus03.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus04.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus05.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus06.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus07.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus08.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus09.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus10.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus11.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus12.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus13.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus14.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus15.data           17                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              419                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus00.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus01.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus02.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus03.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus04.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus05.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus06.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus07.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus08.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus09.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus10.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus11.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus12.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus13.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus14.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus15.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus00.data           29                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus01.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus02.data        39097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus03.data          617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus04.data         6835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus05.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus06.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus07.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus08.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus09.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus10.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus11.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus12.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus13.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus14.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus15.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus00.inst          511                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus01.inst          282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus02.inst        58388                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus03.inst         1611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus04.inst         4921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus05.inst          282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus06.inst          283                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus07.inst          287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus08.inst          281                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus09.inst          280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus10.inst          287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus11.inst          282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus12.inst          287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus13.inst          287                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus14.inst          292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus15.inst          282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          68843                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus00.data          143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus01.data          189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus02.data       273078                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus03.data         1758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus04.data         6089                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus05.data          188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus06.data          189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus07.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus08.data          359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus09.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus10.data          304                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus11.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus12.data          190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus13.data          187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus14.data          192                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus15.data          201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus00.inst          511                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus00.data          172                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.inst          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus01.data          209                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.inst        58388                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus02.data       312175                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.inst         1611                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus03.data         2375                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.inst         4921                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus04.data        12924                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.inst          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus05.data          206                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.inst          283                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus06.data          210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.inst          287                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus07.data          203                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.inst          281                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus08.data          379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.inst          280                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus09.data          210                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.inst          287                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus10.data          323                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.inst          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus11.data          203                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.inst          287                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus12.data          208                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.inst          287                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus13.data          205                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.inst          292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus14.data          211                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.inst          282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus15.data          221                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               399277                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus00.inst          511                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus00.data          172                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.inst          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus01.data          209                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.inst        58388                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus02.data       312175                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.inst         1611                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus03.data         2375                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.inst         4921                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus04.data        12924                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.inst          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus05.data          206                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.inst          283                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus06.data          210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.inst          287                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus07.data          203                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.inst          281                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus08.data          379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.inst          280                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus09.data          210                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.inst          287                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus10.data          323                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.inst          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus11.data          203                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.inst          287                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus12.data          208                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.inst          287                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus13.data          205                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.inst          292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus14.data          211                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.inst          282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus15.data          221                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              399277                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus00.data     0.984293                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus02.data     0.980392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus03.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus04.data     0.705882                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus07.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus08.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus09.data     0.900000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus10.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus11.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus12.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus14.data     0.923077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus15.data     0.882353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.947494                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus00.data     0.939394                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus02.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus04.data     0.857143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.951515                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus00.data     0.965517                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus02.data     0.622170                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus03.data     0.923825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus04.data     0.930358                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.673197                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus00.inst     0.315068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus02.inst     0.133452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus03.inst     0.357542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus04.inst     0.360496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus06.inst     0.003534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus14.inst     0.034247                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus15.inst     0.226950                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.150749                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus00.data     0.594406                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus01.data     0.227513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus02.data     0.799171                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus03.data     0.449374                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus04.data     0.547381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus05.data     0.122340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus06.data     0.126984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus07.data     0.129730                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus08.data     0.114206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus09.data     0.130208                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus10.data     0.157895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus11.data     0.118919                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus12.data     0.121053                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus13.data     0.117647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus14.data     0.119792                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus15.data     0.228856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.785561                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus00.inst     0.315068                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus00.data     0.656977                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus01.data     0.301435                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.inst     0.133452                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus02.data     0.777003                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.inst     0.357542                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus03.data     0.572632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.inst     0.360496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus04.data     0.749923                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus05.data     0.199029                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.inst     0.003534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus06.data     0.214286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus07.data     0.206897                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus08.data     0.160950                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus09.data     0.204762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus10.data     0.207430                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus11.data     0.197044                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus12.data     0.197115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus13.data     0.195122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.inst     0.034247                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus14.data     0.199052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.inst     0.226950                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus15.data     0.298643                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.662936                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus00.inst     0.315068                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus00.data     0.656977                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus01.data     0.301435                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.inst     0.133452                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus02.data     0.777003                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.inst     0.357542                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus03.data     0.572632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.inst     0.360496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus04.data     0.749923                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus05.data     0.199029                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.inst     0.003534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus06.data     0.214286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus07.data     0.206897                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus08.data     0.160950                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus09.data     0.204762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus10.data     0.207430                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus11.data     0.197044                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus12.data     0.197115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus13.data     0.195122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.inst     0.034247                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus14.data     0.199052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.inst     0.226950                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus15.data     0.298643                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.662936                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               204748                       # number of writebacks
system.l2.writebacks::total                    204748                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 990                       # Transaction distribution
system.membus.trans_dist::ReadResp             234183                       # Transaction distribution
system.membus.trans_dist::WriteReq               1665                       # Transaction distribution
system.membus.trans_dist::WriteResp              1665                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       206156                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55191                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              566                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            367                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             568                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31640                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31495                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        233193                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5310                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       790947                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       796257                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 800495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        90560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        11637                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     30043456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     30055093                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30145653                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            531183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  531183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              531183                       # Request fanout histogram
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              67029                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             37473                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             104502                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             35692                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         35692                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles              109821744                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            317474                       # Number of instructions committed
system.switch_cpus00.committedOps              317474                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       304560                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             24320                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        22417                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             304560                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       394020                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       236034                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              104872                       # number of memory refs
system.switch_cpus00.num_load_insts             67341                       # Number of load instructions
system.switch_cpus00.num_store_insts            37531                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     109504156.176209                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     317587.823791                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.002892                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.997108                       # Percentage of idle cycles
system.switch_cpus00.Branches                   51598                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         1461      0.46%      0.46% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          195893     61.70%     62.16% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            557      0.18%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     62.34% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          71522     22.53%     84.87% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         37647     11.86%     96.73% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        10394      3.27%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           317474                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits              18878                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits              9605                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits              28483                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles              109820537                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts             79969                       # Number of instructions committed
system.switch_cpus01.committedOps               79969                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses        76277                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts         6683                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts              76277                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads       102136                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes        59504                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs               28541                       # number of memory refs
system.switch_cpus01.num_load_insts             18878                       # Number of load instructions
system.switch_cpus01.num_store_insts             9663                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     109740582.865605                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     79954.134395                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000728                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999272                       # Percentage of idle cycles
system.switch_cpus01.Branches                   11726                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass          511      0.64%      0.64% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu           46203     57.78%     58.42% # Class of executed instruction
system.switch_cpus01.op_class::IntMult            287      0.36%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     58.77% # Class of executed instruction
system.switch_cpus01.op_class::MemRead          19259     24.08%     82.86% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite          9663     12.08%     94.94% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess         4046      5.06%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total            79969                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits           22704908                       # DTB read hits
system.switch_cpus02.dtb.read_misses             2996                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses       22045052                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          14263754                       # DTB write hits
system.switch_cpus02.dtb.write_misses              91                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      13725771                       # DTB write accesses
system.switch_cpus02.dtb.data_hits           36968662                       # DTB hits
system.switch_cpus02.dtb.data_misses             3087                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses       35770823                       # DTB accesses
system.switch_cpus02.itb.fetch_hits         104714486                       # ITB hits
system.switch_cpus02.itb.fetch_misses             321                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses     104714807                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles              109686541                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts         109181818                       # Number of instructions committed
system.switch_cpus02.committedOps           109181818                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses     97085347                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses       107954                       # Number of float alu accesses
system.switch_cpus02.num_func_calls           7480516                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     10452704                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts           97085347                       # number of integer instructions
system.switch_cpus02.num_fp_insts              107954                       # number of float instructions
system.switch_cpus02.num_int_register_reads    129484265                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes     68696953                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads        71556                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes        71505                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs            36972981                       # number of memory refs
system.switch_cpus02.num_load_insts          22708939                       # Number of load instructions
system.switch_cpus02.num_store_insts         14264042                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     575676.980606                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     109110864.019394                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.994752                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.005248                       # Percentage of idle cycles
system.switch_cpus02.Branches                19040831                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     10830573      9.92%      9.92% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu        61117943     55.98%     65.90% # Class of executed instruction
system.switch_cpus02.op_class::IntMult          18407      0.02%     65.91% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     65.91% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd         35935      0.03%     65.95% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             1      0.00%     65.95% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt         21257      0.02%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv          7100      0.01%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     65.97% # Class of executed instruction
system.switch_cpus02.op_class::MemRead       22812232     20.89%     86.86% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      14264697     13.06%     99.93% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        76771      0.07%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total        109184917                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              43688                       # DTB read hits
system.switch_cpus03.dtb.read_misses              326                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             23362                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              67050                       # DTB hits
system.switch_cpus03.dtb.data_misses              364                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             34970                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         35095                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles              109818246                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            220297                       # Number of instructions committed
system.switch_cpus03.committedOps              220297                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       211275                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              6135                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        24365                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             211275                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 296                       # number of float instructions
system.switch_cpus03.num_int_register_reads       280968                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       161792                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               68215                       # number of memory refs
system.switch_cpus03.num_load_insts             44572                       # Number of load instructions
system.switch_cpus03.num_store_insts            23643                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     109597383.452124                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     220862.547876                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.002011                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.997989                       # Percentage of idle cycles
system.switch_cpus03.Branches                   33320                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         3342      1.51%      1.51% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu          136908     62.04%     63.55% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            388      0.18%     63.73% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     63.73% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            24      0.01%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     63.74% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          45982     20.84%     84.58% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         23652     10.72%     95.30% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess        10383      4.70%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           220682                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits             102651                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             98262                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             200913                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            173867                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        174019                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles              109897340                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            537737                       # Number of instructions committed
system.switch_cpus04.committedOps              537737                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       517021                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls             12073                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        54918                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             517021                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       735833                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       359122                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              202095                       # number of memory refs
system.switch_cpus04.num_load_insts            103490                       # Number of load instructions
system.switch_cpus04.num_store_insts            98605                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     109358358.753483                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     538981.246517                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.004904                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.995096                       # Percentage of idle cycles
system.switch_cpus04.Branches                   71651                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass        10230      1.90%      1.90% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          307916     57.21%     59.11% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            804      0.15%     59.26% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.26% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.22%     59.48% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.48% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.04%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.52% # Class of executed instruction
system.switch_cpus04.op_class::MemRead         106124     19.72%     79.24% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         98684     18.34%     97.57% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess        13062      2.43%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           538219                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              18624                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits              9605                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              28229                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles              109829292                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts             79461                       # Number of instructions committed
system.switch_cpus05.committedOps               79461                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses        75769                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts         6429                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts              75769                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads       101628                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes        59250                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               28287                       # number of memory refs
system.switch_cpus05.num_load_insts             18624                       # Number of load instructions
system.switch_cpus05.num_store_insts             9663                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     109749839.806312                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     79452.193688                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.000723                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.999277                       # Percentage of idle cycles
system.switch_cpus05.Branches                   11472                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass          511      0.64%      0.64% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           45949     57.83%     58.47% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            287      0.36%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.83% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          19005     23.92%     82.75% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite          9663     12.16%     94.91% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         4046      5.09%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total            79461                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              18494                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits              9629                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits              28123                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles              109831090                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts             79314                       # Number of instructions committed
system.switch_cpus06.committedOps               79314                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses        75618                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts         6286                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts              75618                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads       101570                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes        59218                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs               28181                       # number of memory refs
system.switch_cpus06.num_load_insts             18494                       # Number of load instructions
system.switch_cpus06.num_store_insts             9687                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     109751783.599092                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     79306.400908                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.000722                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.999278                       # Percentage of idle cycles
system.switch_cpus06.Branches                   11331                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass          513      0.65%      0.65% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu           45906     57.88%     58.53% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            287      0.36%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.89% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          18875     23.80%     82.69% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite          9687     12.21%     94.90% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         4046      5.10%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total            79314                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits              18389                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits              9605                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits              27994                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles              109826090                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts             78991                       # Number of instructions committed
system.switch_cpus07.committedOps               78991                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses        75299                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts         6194                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts              75299                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads       101158                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes        59015                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs               28052                       # number of memory refs
system.switch_cpus07.num_load_insts             18389                       # Number of load instructions
system.switch_cpus07.num_store_insts             9663                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     109747110.400163                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     78979.599837                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000719                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999281                       # Percentage of idle cycles
system.switch_cpus07.Branches                   11237                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass          511      0.65%      0.65% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu           45714     57.87%     58.52% # Class of executed instruction
system.switch_cpus07.op_class::IntMult            287      0.36%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.88% # Class of executed instruction
system.switch_cpus07.op_class::MemRead          18770     23.76%     82.64% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite          9663     12.23%     94.88% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess         4046      5.12%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total            78991                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              18294                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits              9613                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              27907                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles              109824661                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts             78844                       # Number of instructions committed
system.switch_cpus08.committedOps               78844                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses        75150                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts         6094                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts              75150                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads       101040                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes        58958                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               27965                       # number of memory refs
system.switch_cpus08.num_load_insts             18294                       # Number of load instructions
system.switch_cpus08.num_store_insts             9671                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     109745829.512675                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     78831.487325                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000718                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999282                       # Percentage of idle cycles
system.switch_cpus08.Branches                   11137                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass          513      0.65%      0.65% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu           45652     57.90%     58.55% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            287      0.36%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          18675     23.69%     82.60% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite          9671     12.27%     94.87% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         4046      5.13%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total            78844                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              18209                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits              9605                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              27814                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles              109819176                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts             78631                       # Number of instructions committed
system.switch_cpus09.committedOps               78631                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses        74939                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts         6014                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts              74939                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads       100798                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes        58835                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               27872                       # number of memory refs
system.switch_cpus09.num_load_insts             18209                       # Number of load instructions
system.switch_cpus09.num_store_insts             9663                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     109740561.562108                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     78614.437892                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000716                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999284                       # Percentage of idle cycles
system.switch_cpus09.Branches                   11057                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass          511      0.65%      0.65% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           45534     57.91%     58.56% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            287      0.36%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.92% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          18590     23.64%     82.57% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite          9663     12.29%     94.85% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         4046      5.15%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total            78631                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits              18096                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits              9621                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits              27717                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles              109827017                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts             78483                       # Number of instructions committed
system.switch_cpus10.committedOps               78483                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses        74788                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts         5892                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts              74788                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads       100709                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes        58790                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs               27775                       # number of memory refs
system.switch_cpus10.num_load_insts             18096                       # Number of load instructions
system.switch_cpus10.num_store_insts             9679                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     109748545.037726                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     78471.962274                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000715                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999285                       # Percentage of idle cycles
system.switch_cpus10.Branches                   10936                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass          513      0.65%      0.65% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu           45481     57.95%     58.60% # Class of executed instruction
system.switch_cpus10.op_class::IntMult            287      0.37%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus10.op_class::MemRead          18477     23.54%     82.51% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite          9679     12.33%     94.84% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess         4046      5.16%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total            78483                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits              17988                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits              9604                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits              27592                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles              109830334                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts             78185                       # Number of instructions committed
system.switch_cpus11.committedOps               78185                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses        74494                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts         5792                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts              74494                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads       100352                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes        58612                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs               27650                       # number of memory refs
system.switch_cpus11.num_load_insts             17988                       # Number of load instructions
system.switch_cpus11.num_store_insts             9662                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     109752157.855165                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     78176.144835                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000712                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999288                       # Percentage of idle cycles
system.switch_cpus11.Branches                   10834                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass          511      0.65%      0.65% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu           45310     57.95%     58.61% # Class of executed instruction
system.switch_cpus11.op_class::IntMult            287      0.37%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.97% # Class of executed instruction
system.switch_cpus11.op_class::MemRead          18369     23.49%     82.47% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite          9662     12.36%     94.83% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess         4046      5.17%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total            78185                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits              17893                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits              9612                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits              27505                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles              109825314                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts             78038                       # Number of instructions committed
system.switch_cpus12.committedOps               78038                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses        74345                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts         5692                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts              74345                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads       100234                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes        58555                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs               27563                       # number of memory refs
system.switch_cpus12.num_load_insts             17893                       # Number of load instructions
system.switch_cpus12.num_store_insts             9670                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     109747288.514097                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     78025.485903                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000710                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999290                       # Percentage of idle cycles
system.switch_cpus12.Branches                   10734                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass          513      0.66%      0.66% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu           45248     57.98%     58.64% # Class of executed instruction
system.switch_cpus12.op_class::IntMult            287      0.37%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus12.op_class::MemRead          18274     23.42%     82.42% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite          9670     12.39%     94.82% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess         4046      5.18%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total            78038                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits              17808                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits              9604                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits              27412                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles              109822715                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts             77825                       # Number of instructions committed
system.switch_cpus13.committedOps               77825                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses        74134                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts         5612                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts              74134                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads        99992                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes        58432                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs               27470                       # number of memory refs
system.switch_cpus13.num_load_insts             17808                       # Number of load instructions
system.switch_cpus13.num_store_insts             9662                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     109744904.479759                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     77810.520241                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000709                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999291                       # Percentage of idle cycles
system.switch_cpus13.Branches                   10654                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass          511      0.66%      0.66% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu           45130     57.99%     58.65% # Class of executed instruction
system.switch_cpus13.op_class::IntMult            287      0.37%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     59.01% # Class of executed instruction
system.switch_cpus13.op_class::MemRead          18189     23.37%     82.39% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite          9662     12.42%     94.80% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess         4046      5.20%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total            77825                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits              17713                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits              9612                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits              27325                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits             11923                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses         11923                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles              109828010                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts             77678                       # Number of instructions committed
system.switch_cpus14.committedOps               77678                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses        73985                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls              3296                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts         5512                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts              73985                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads        99874                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes        58375                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs               27383                       # number of memory refs
system.switch_cpus14.num_load_insts             17713                       # Number of load instructions
system.switch_cpus14.num_store_insts             9670                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     109750342.817553                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     77667.182447                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000707                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999293                       # Percentage of idle cycles
system.switch_cpus14.Branches                   10554                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass          513      0.66%      0.66% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu           45068     58.02%     58.68% # Class of executed instruction
system.switch_cpus14.op_class::IntMult            287      0.37%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     59.05% # Class of executed instruction
system.switch_cpus14.op_class::MemRead          18094     23.29%     82.34% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite          9670     12.45%     94.79% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess         4046      5.21%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total            77678                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits              17699                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits              9654                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits              27353                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits             11977                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses         11977                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles              109823929                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts             77847                       # Number of instructions committed
system.switch_cpus15.committedOps               77847                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses        74131                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls              3312                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts         5462                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts              74131                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads       100104                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes        58530                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs               27411                       # number of memory refs
system.switch_cpus15.num_load_insts             17699                       # Number of load instructions
system.switch_cpus15.num_store_insts             9712                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     109746095.607072                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     77833.392928                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000709                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999291                       # Percentage of idle cycles
system.switch_cpus15.Branches                   10531                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass          509      0.65%      0.65% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu           45179     58.04%     58.69% # Class of executed instruction
system.switch_cpus15.op_class::IntMult            287      0.37%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     59.06% # Class of executed instruction
system.switch_cpus15.op_class::MemRead          18088     23.24%     82.29% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite          9714     12.48%     94.77% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess         4070      5.23%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total            77847                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       809047                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       383714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        49049                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           8295                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         4840                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3455                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                990                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            359768                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1665                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1665                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       254329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        54844                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           67089                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             574                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           375                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            949                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46950                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46950                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         68843                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       289935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side         1150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side         4576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side          591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         1004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side       167667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       938421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         3828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         7442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side        12958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side        38730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         1006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         1063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         1015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         1039                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         1063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1194926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        40896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side        29491                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        19776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        27920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side      6993856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     35832474                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side       141888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side       241440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       514368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      1376584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        27664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        18240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        29520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        18496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        27728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        18432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        46800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        18112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        28816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        18560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        36304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        18048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        27984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        28880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        18368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        28880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        18816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        29392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        21504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        29456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               45765301                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          270221                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1081923                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.513409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.543482                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1017184     94.02%     94.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18998      1.76%     95.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   3190      0.29%     96.07% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   2124      0.20%     96.26% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1407      0.13%     96.39% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1239      0.11%     96.51% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1099      0.10%     96.61% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1109      0.10%     96.71% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1089      0.10%     96.81% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   1062      0.10%     96.91% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  1048      0.10%     97.01% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  1383      0.13%     97.14% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  1280      0.12%     97.25% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  2040      0.19%     97.44% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  3858      0.36%     97.80% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 23324      2.16%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   489      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1081923                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
