library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity spi_master_ip_v1_0_S00_AXI is
	generic (
		-- Users to add parameters here
        DATA_WIDTH : integer := 8;
		-- User parameters ends
		-- Do not modify the parameters beyond this line

		-- Width of S_AXI data bus
		C_S_AXI_DATA_WIDTH	: integer	:= 32;
		-- Width of S_AXI address bus
		C_S_AXI_ADDR_WIDTH	: integer	:= 5
	);
	port (
		-- Users to add ports here
        spi_sclk     : out std_logic;
        spi_mosi     : out std_logic;
        spi_miso     : in  std_logic;
        spi_cs_n     : out std_logic;
		-- User ports ends
		-- Do not modify the ports beyond this line

		-- Global Clock Signal
		S_AXI_ACLK	: in std_logic;
		-- Global Reset Signal. This Signal is Active LOW
		S_AXI_ARESETN	: in std_logic;
		-- Write address (issued by master, acceped by Slave)
		S_AXI_AWADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
		-- Write channel Protection type. This signal indicates the
    		-- privilege and security level of the transaction, and whether
    		-- the transaction is a data access or an instruction access.
		S_AXI_AWPROT	: in std_logic_vector(2 downto 0);
		-- Write address valid. This signal indicates that the master signaling
    		-- valid write address and control information.
		S_AXI_AWVALID	: in std_logic;
		-- Write address ready. This signal indicates that the slave is ready
    		-- to accept an address and associated control signals.
		S_AXI_AWREADY	: out std_logic;
		-- Write data (issued by master, acceped by Slave) 
		S_AXI_WDATA	: in std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
		-- Write strobes. This signal indicates which byte lanes hold
    		-- valid data. There is one write strobe bit for each eight
    		-- bits of the write data bus.    
		S_AXI_WSTRB	: in std_logic_vector((C_S_AXI_DATA_WIDTH/8)-1 downto 0);
		-- Write valid. This signal indicates that valid write
    		-- data and strobes are available.
		S_AXI_WVALID	: in std_logic;
		-- Write ready. This signal indicates that the slave
    		-- can accept the write data.
		S_AXI_WREADY	: out std_logic;
		-- Write response. This signal indicates the status
    		-- of the write transaction.
		S_AXI_BRESP	: out std_logic_vector(1 downto 0);
		-- Write response valid. This signal indicates that the channel
    		-- is signaling a valid write response.
		S_AXI_BVALID	: out std_logic;
		-- Response ready. This signal indicates that the master
    		-- can accept a write response.
		S_AXI_BREADY	: in std_logic;
		-- Read address (issued by master, acceped by Slave)
		S_AXI_ARADDR	: in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
		-- Protection type. This signal indicates the privilege
    		-- and security level of the transaction, and whether the
    		-- transaction is a data access or an instruction access.
		S_AXI_ARPROT	: in std_logic_vector(2 downto 0);
		-- Read address valid. This signal indicates that the channel
    		-- is signaling valid read address and control information.
		S_AXI_ARVALID	: in std_logic;
		-- Read address ready. This signal indicates that the slave is
    		-- ready to accept an address and associated control signals.
		S_AXI_ARREADY	: out std_logic;
		-- Read data (issued by slave)
		S_AXI_RDATA	: out std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
		-- Read response. This signal indicates the status of the
    		-- read transfer.
		S_AXI_RRESP	: out std_logic_vector(1 downto 0);
		-- Read valid. This signal indicates that the channel is
    		-- signaling the required read data.
		S_AXI_RVALID	: out std_logic;
		-- Read ready. This signal indicates that the master can
    		-- accept the read data and response information.
		S_AXI_RREADY	: in std_logic
	);
end spi_master_ip_v1_0_S00_AXI;

architecture arch_imp of spi_master_ip_v1_0_S00_AXI is

	-- AXI4LITE signals
	signal axi_awaddr	: std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
	signal axi_awready	: std_logic;
	signal axi_wready	: std_logic;
	signal axi_bresp	: std_logic_vector(1 downto 0);
	signal axi_bvalid	: std_logic;
	signal axi_araddr	: std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
	signal axi_arready	: std_logic;
	signal axi_rdata	: std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal axi_rresp	: std_logic_vector(1 downto 0);
	signal axi_rvalid	: std_logic;
	

	-- Example-specific design signals
	-- local parameter for addressing 32 bit / 64 bit C_S_AXI_DATA_WIDTH
	-- ADDR_LSB is used for addressing 32/64 bit registers/memories
	-- ADDR_LSB = 2 for 32 bits (n downto 2)
	-- ADDR_LSB = 3 for 64 bits (n downto 3)
	constant ADDR_LSB  : integer := (C_S_AXI_DATA_WIDTH/32)+ 1;
	constant OPT_MEM_ADDR_BITS : integer := 2;
	------------------------------------------------
	---- Signals for user logic register space example
	--------------------------------------------------
	---- Number of Slave Registers 7
	signal slv_reg0	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal slv_reg1	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal slv_reg2	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal slv_reg3	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal slv_reg4	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal slv_reg5	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal slv_reg6	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal slv_reg7 : std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal slv_reg_rden	: std_logic;
	signal slv_reg_wren	: std_logic;
	signal reg_data_out	:std_logic_vector(C_S_AXI_DATA_WIDTH-1 downto 0);
	signal byte_index	: integer;
	signal aw_en	: std_logic;

    -- User added signals for SPI interface
     -- SPI core signals (UPDATED to match new interface)
    signal spi_busy         : std_logic;
    signal spi_busy_sticky  : std_logic;
    signal spi_done         : std_logic;
    signal spi_done_sticky  : std_logic;
    signal spi_rx_data      : std_logic_vector(7 downto 0);
    signal spi_cycle_count  : std_logic_vector(15 downto 0);
    signal spi_cycle_count_live : std_logic_vector(15 downto 0);
    signal spi_debug_state  : std_logic_vector(1 downto 0);
    signal spi_debug_bit_cnt: std_logic_vector(7 downto 0);
    
    signal spi_start_pulse  : std_logic := '0';
    signal spi_clear_flags  : std_logic := '0';
    
    -- SPI Master Timer Component declaration
    component spi_master_timer
        generic (
            DATA_WIDTH : integer := 8
        );
        Port (
            clk         : in  std_logic;
            rst_n       : in  std_logic;
            start       : in  std_logic;
            tx_data     : in  std_logic_vector(DATA_WIDTH-1 downto 0);
            clk_div     : in  std_logic_vector(7 downto 0);
            clear_flags : in  std_logic;
            busy        : out std_logic;
            busy_sticky : out std_logic;
            done        : out std_logic;
            done_sticky : out std_logic;
            rx_data     : out std_logic_vector(DATA_WIDTH-1 downto 0);
            cycle_count : out std_logic_vector(15 downto 0);
            cycle_count_live : out std_logic_vector(15 downto 0);
            debug_state : out std_logic_vector(1 downto 0);
            debug_bit_cnt : out std_logic_vector(7 downto 0);
            spi_sclk    : out std_logic;
            spi_mosi    : out std_logic;
            spi_miso    : in  std_logic;
            spi_cs_n    : out std_logic
        );
    end component;

begin
	-- I/O Connections assignments

	S_AXI_AWREADY	<= axi_awready;
	S_AXI_WREADY	<= axi_wready;
	S_AXI_BRESP	<= axi_bresp;
	S_AXI_BVALID	<= axi_bvalid;
	S_AXI_ARREADY	<= axi_arready;
	S_AXI_RDATA	<= axi_rdata;
	S_AXI_RRESP	<= axi_rresp;
	S_AXI_RVALID	<= axi_rvalid;
	
	  -- Build read-only STATUS register
    slv_reg3(0)            <= spi_busy;
    slv_reg3(1)            <= spi_busy_sticky;
    slv_reg3(2)            <= spi_done;
    slv_reg3(3)            <= spi_done_sticky;
    slv_reg3(7 downto 4)   <= (others => '0');
    slv_reg3(15 downto 8)  <= spi_rx_data;
    slv_reg3(31 downto 16) <= (others => '0');
    
    -- Build CYCLE_COUNT register
    slv_reg4(15 downto 0)  <= spi_cycle_count;
    slv_reg4(31 downto 16) <= (others => '0');
    
    -- Build CYCLE_COUNT_LIVE register
    slv_reg5(15 downto 0)  <= spi_cycle_count_live;
    slv_reg5(31 downto 16) <= (others => '0');
    
    -- Build DEBUG register
    slv_reg6(1 downto 0)   <= spi_debug_state;
    slv_reg6(7 downto 2)   <= (others => '0');
    slv_reg6(15 downto 8)  <= spi_debug_bit_cnt;
    slv_reg6(31 downto 16) <= (others => '0');
	
	-- Implement axi_awready generation
	-- axi_awready is asserted for one S_AXI_ACLK clock cycle when both
	-- S_AXI_AWVALID and S_AXI_WVALID are asserted. axi_awready is
	-- de-asserted when reset is low.

	-- ============================================================
    -- AXI Write Logic
    -- ============================================================
    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then 
            if S_AXI_ARESETN = '0' then
                axi_awready <= '0';
                aw_en <= '1';
            else
                if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1' and aw_en = '1') then
                    axi_awready <= '1';
                    aw_en <= '0';
                elsif (S_AXI_BREADY = '1' and axi_bvalid = '1') then
                    aw_en <= '1';
                    axi_awready <= '0';
                else
                    axi_awready <= '0';
                end if;
            end if;
        end if;
    end process;

    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then 
            if S_AXI_ARESETN = '0' then
                axi_awaddr <= (others => '0');
            else
                if (axi_awready = '0' and S_AXI_AWVALID = '1' and S_AXI_WVALID = '1' and aw_en = '1') then
                    axi_awaddr <= S_AXI_AWADDR;
                end if;
            end if;
        end if;
    end process;

    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then 
            if S_AXI_ARESETN = '0' then
                axi_wready <= '0';
            else
                if (axi_wready = '0' and S_AXI_WVALID = '1' and S_AXI_AWVALID = '1' and aw_en = '1') then
                    axi_wready <= '1';
                else
                    axi_wready <= '0';
                end if;
            end if;
        end if;
    end process;

    slv_reg_wren <= axi_wready and S_AXI_WVALID and axi_awready and S_AXI_AWVALID;

    process (S_AXI_ACLK)
    variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0); 
    begin
        if rising_edge(S_AXI_ACLK) then 
            if S_AXI_ARESETN = '0' then
                slv_reg0 <= (others => '0');
                slv_reg1 <= (others => '0');
                slv_reg2 <= x"00000008";  -- Default CLK_DIV = 8
                slv_reg7 <= (others => '0');
            else

                
                loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
                if (slv_reg_wren = '1') then
                    case loc_addr is
                        when b"000" =>  -- CTRL_REG (write only, auto_clears)
                            null;
                            
                        when b"001" =>  -- TX_DATA_REG
                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
                                if (S_AXI_WSTRB(byte_index) = '1') then
                                    slv_reg1(byte_index*8+7 downto byte_index*8) <= 
                                        S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
                                end if;
                            end loop;
                            
                        when b"010" =>  -- CLK_DIV_REG
                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
                                if (S_AXI_WSTRB(byte_index) = '1') then
                                    slv_reg2(byte_index*8+7 downto byte_index*8) <= 
                                        S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
                                end if;
                            end loop;
                            
                        when b"011" | b"100" | b"101" | b"110" =>
                            null;  -- Read-only registers
                            
                        when b"111" =>  -- Reserved
                            for byte_index in 0 to (C_S_AXI_DATA_WIDTH/8-1) loop
                                if (S_AXI_WSTRB(byte_index) = '1') then
                                    slv_reg7(byte_index*8+7 downto byte_index*8) <= 
                                        S_AXI_WDATA(byte_index*8+7 downto byte_index*8);
                                end if;
                            end loop;
                            
                        when others =>
                            null;
                    end case;
           
                end if;
            end if;
        end if;
    end process;

    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then 
            if S_AXI_ARESETN = '0' then
                axi_bvalid <= '0';
                axi_bresp  <= "00";
            else
                if (axi_awready = '1' and S_AXI_AWVALID = '1' and axi_wready = '1' and 
                    S_AXI_WVALID = '1' and axi_bvalid = '0') then
                    axi_bvalid <= '1';
                    axi_bresp  <= "00";
                elsif (S_AXI_BREADY = '1' and axi_bvalid = '1') then
                    axi_bvalid <= '0';
                end if;
            end if;
        end if;
    end process;

    -- ============================================================
    -- AXI Read Logic
    -- ============================================================
    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then 
            if S_AXI_ARESETN = '0' then
                axi_arready <= '0';
                axi_araddr  <= (others => '1');
            else
                if (axi_arready = '0' and S_AXI_ARVALID = '1') then
                    axi_arready <= '1';
                    axi_araddr  <= S_AXI_ARADDR;
                else
                    axi_arready <= '0';
                end if;
            end if;
        end if;
    end process;

    process (S_AXI_ACLK)
    begin
        if rising_edge(S_AXI_ACLK) then
            if S_AXI_ARESETN = '0' then
                axi_rvalid <= '0';
                axi_rresp  <= "00";
            else
                if (axi_arready = '1' and S_AXI_ARVALID = '1' and axi_rvalid = '0') then
                    axi_rvalid <= '1';
                    axi_rresp  <= "00";
                elsif (axi_rvalid = '1' and S_AXI_RREADY = '1') then
                    axi_rvalid <= '0';
                end if;
            end if;
        end if;
    end process;

    slv_reg_rden <= axi_arready and S_AXI_ARVALID and (not axi_rvalid);

    process (slv_reg0, slv_reg1, slv_reg2, slv_reg3, slv_reg4, slv_reg5, slv_reg6, slv_reg7,
             axi_araddr, S_AXI_ARESETN, slv_reg_rden)
    variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
    begin
        loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
        case loc_addr is
            when b"000" => reg_data_out <= slv_reg0;
            when b"001" => reg_data_out <= slv_reg1;
            when b"010" => reg_data_out <= slv_reg2;
            when b"011" => reg_data_out <= slv_reg3;
            when b"100" => reg_data_out <= slv_reg4;
            when b"101" => reg_data_out <= slv_reg5;
            when b"110" => reg_data_out <= slv_reg6;
            when b"111" => reg_data_out <= slv_reg7;
            when others => reg_data_out <= (others => '0');
        end case;
    end process;

    process(S_AXI_ACLK) is
    begin
        if (rising_edge(S_AXI_ACLK)) then
            if (S_AXI_ARESETN = '0') then
                axi_rdata <= (others => '0');
            else
                if (slv_reg_rden = '1') then
                    axi_rdata <= reg_data_out;
                end if;
            end if;
        end if;
    end process;

    -- ============================================================
    -- SPI Control Logic - SINGLE PROCESS FOR PULSE GENERATION
    -- ============================================================
    process(S_AXI_ACLK)
    variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
    begin
        if rising_edge(S_AXI_ACLK) then
            if S_AXI_ARESETN = '0' then
                spi_start_pulse <= '0';
                spi_clear_flags <= '0';
            else
                -- Default: no pulse
                spi_start_pulse <= '0';
                spi_clear_flags <= '0';
                
                -- Generate pulse when writing to CTRL_REG
                if (slv_reg_wren = '1') then
                    loc_addr := axi_awaddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
                    
                    if loc_addr = b"000" then  -- Writing to CTRL_REG
                        if S_AXI_WDATA(0) = '1' then
                            spi_start_pulse <= '1';  -- Generate START pulse
                        end if;
                        if S_AXI_WDATA(1) = '1' then
                            spi_clear_flags <= '1';  -- Generate CLEAR pulse
                        end if;
                    end if;
                end if;
            end if;
        end if;
    end process;

    -- ============================================================
    -- Instantiate SPI Master Timer Core
    -- ============================================================
    spi_core_inst : spi_master_timer
        generic map (
            DATA_WIDTH => DATA_WIDTH
        )
        port map (
            clk         => S_AXI_ACLK,
            rst_n       => S_AXI_ARESETN,
            start       => spi_start_pulse,
            tx_data     => slv_reg1(7 downto 0),
            clk_div     => slv_reg2(7 downto 0),
            clear_flags => spi_clear_flags,
            busy        => spi_busy,
            busy_sticky => spi_busy_sticky,
            done        => spi_done,
            done_sticky => spi_done_sticky,
            rx_data     => spi_rx_data,
            cycle_count => spi_cycle_count,
            cycle_count_live => spi_cycle_count_live,
            debug_state => spi_debug_state,
            debug_bit_cnt => spi_debug_bit_cnt,
            spi_sclk    => spi_sclk,
            spi_mosi    => spi_mosi,
            spi_miso    => spi_miso,
            spi_cs_n    => spi_cs_n
        );

end arch_imp;
