; Define a compute library that can be called from a compute shader.

; RUN: lgc -mcpu=gfx1010 -print-after=lgc-patch-entry-point-mutate -print-after=lgc-patch-prepare-pipeline-abi -print-after=lgc-patch-setup-target-features -o /dev/null 2>&1 - <%s | FileCheck --check-prefixes=CHECK %s
; CHECK: IR Dump After Patch LLVM for entry-point mutation
; CHECK: define spir_func void @func(i32 inreg %globalTable, i32 inreg %perShaderTable, <3 x i32> addrspace(4)* inreg %numWorkgroupsPtr, i32 inreg %descTable2, i32 inreg %0, i32 inreg %1, i32 inreg %2, i32 inreg %3, i32 inreg %4, i32 inreg %5, i32 inreg %6, i32 inreg %7, i32 inreg %8, i32 inreg %9, i32 inreg %spillTable, <3 x i32> inreg %WorkgroupId, i32 inreg %MultiDispatchInfo, <3 x i32> %LocalInvocationId) #1 !lgc.shaderstage !7 {
; CHECK: !7 = !{i32 7}
; CHECK: IR Dump After Patch LLVM for preparing pipeline ABI
; CHECK: define amdgpu_gfx void @func(i32 inreg %globalTable, i32 inreg %perShaderTable, <3 x i32> addrspace(4)* inreg %numWorkgroupsPtr, i32 inreg %descTable2, i32 inreg %0, i32 inreg %1, i32 inreg %2, i32 inreg %3, i32 inreg %4, i32 inreg %5, i32 inreg %6, i32 inreg %7, i32 inreg %8, i32 inreg %9, i32 inreg %spillTable, <3 x i32> inreg %WorkgroupId, i32 inreg %MultiDispatchInfo, <3 x i32> %LocalInvocationId) #1 !lgc.shaderstage !7 {

; CHECK: IR Dump After Patch LLVM to set up target features
; CHECK: attributes #1 = { nounwind "amdgpu-flat-work-group-size"="6,6"

; ModuleID = 'lgcPipeline'
target datalayout = "e-p:64:64-p1:64:64-p2:32:32-p3:32:32-p4:64:64-p5:32:32-p6:32:32-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024-v2048:2048-n32:64-S32-A5-ni:7"
target triple = "amdgcn--amdpal"

; Function Attrs: nounwind
define spir_func void @func() local_unnamed_addr #0 !lgc.shaderstage !7 {
.entry:
  %0 = call i8 addrspace(7)* (...) @lgc.create.load.buffer.desc.p7i8(i32 0, i32 2, i32 0, i32 2)
  %1 = call i8 addrspace(7)* (...) @lgc.create.load.buffer.desc.p7i8(i32 0, i32 0, i32 0, i32 2)
  %2 = call i8 addrspace(7)* (...) @lgc.create.load.buffer.desc.p7i8(i32 0, i32 1, i32 0, i32 2)
  %3 = bitcast i8 addrspace(7)* %2 to <4 x i32> addrspace(7)*
  %4 = load <4 x i32>, <4 x i32> addrspace(7)* %3, align 16
  %5 = call i8 addrspace(7)* (...) @lgc.create.load.buffer.desc.p7i8(i32 0, i32 1, i32 1, i32 2)
  %6 = bitcast i8 addrspace(7)* %5 to <4 x i32> addrspace(7)*
  %7 = load <4 x i32>, <4 x i32> addrspace(7)* %6, align 16
  %8 = add <4 x i32> %4, %7
  %9 = call i8 addrspace(7)* (...) @lgc.create.load.buffer.desc.p7i8(i32 0, i32 1, i32 2, i32 2)
  %10 = bitcast i8 addrspace(7)* %9 to <4 x i32> addrspace(7)*
  %11 = load <4 x i32>, <4 x i32> addrspace(7)* %10, align 16
  %12 = add <4 x i32> %8, %11
  %13 = call i8 addrspace(7)* (...) @lgc.create.load.buffer.desc.p7i8(i32 0, i32 1, i32 3, i32 2)
  %14 = bitcast i8 addrspace(7)* %13 to <4 x i32> addrspace(7)*
  %15 = load <4 x i32>, <4 x i32> addrspace(7)* %14, align 16
  %16 = add <4 x i32> %12, %15
  %17 = bitcast i8 addrspace(7)* %0 to <4 x i32> addrspace(7)*
  %18 = load <4 x i32>, <4 x i32> addrspace(7)* %17, align 16
  %19 = add <4 x i32> %16, %18
  %20 = bitcast i8 addrspace(7)* %1 to <4 x i32> addrspace(7)*
  store <4 x i32> %19, <4 x i32> addrspace(7)* %20, align 16
  ret void
}

; Function Attrs: nounwind readonly
declare i8 addrspace(7)* @lgc.create.load.buffer.desc.p7i8(...) local_unnamed_addr #1

attributes #0 = { nounwind }
attributes #1 = { nounwind readonly }

!llpc.compute.mode = !{!0}
!lgc.options = !{!1}
!lgc.options.CS = !{!2}
!lgc.user.data.nodes = !{!3, !4, !5, !6}

!0 = !{i32 2, i32 3, i32 1}
!1 = !{i32 2113342239, i32 1385488414, i32 -1007072744, i32 -815526592, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 2}
!2 = !{i32 1792639877, i32 1348715323, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 64, i32 0, i32 0, i32 3}
!3 = !{!"DescriptorBuffer", i32 0, i32 4, i32 0, i32 0, i32 4}
!4 = !{!"DescriptorBuffer", i32 4, i32 16, i32 0, i32 1, i32 4}
!5 = !{!"DescriptorTableVaPtr", i32 20, i32 1, i32 1}
!6 = !{!"DescriptorBuffer", i32 0, i32 4, i32 0, i32 2, i32 4}
!7 = !{i32 7}
