
STM32F103_Frequency_meter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000398c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ccc  08003a98  08003a98  00013a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004764  08004764  0002007c  2**0
                  CONTENTS
  4 .ARM          00000000  08004764  08004764  0002007c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004764  08004764  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004764  08004764  00014764  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004768  08004768  00014768  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800476c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000027c  2000007c  080047e8  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002f8  080047e8  000202f8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bf8c  00000000  00000000  000200a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002034  00000000  00000000  0002c031  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ce0  00000000  00000000  0002e068  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00017850  00000000  00000000  0002ed48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000e1e8  00000000  00000000  00046598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0008a8cd  00000000  00000000  00054780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  000df04d  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00000bc0  00000000  00000000  000df0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003894  00000000  00000000  000dfc60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000007c 	.word	0x2000007c
 8000128:	00000000 	.word	0x00000000
 800012c:	08003a80 	.word	0x08003a80

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000080 	.word	0x20000080
 8000148:	08003a80 	.word	0x08003a80

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b088      	sub	sp, #32
 8000150:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000152:	f107 0310 	add.w	r3, r7, #16
 8000156:	2200      	movs	r2, #0
 8000158:	601a      	str	r2, [r3, #0]
 800015a:	605a      	str	r2, [r3, #4]
 800015c:	609a      	str	r2, [r3, #8]
 800015e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000160:	4b1d      	ldr	r3, [pc, #116]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000162:	699b      	ldr	r3, [r3, #24]
 8000164:	4a1c      	ldr	r2, [pc, #112]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000166:	f043 0320 	orr.w	r3, r3, #32
 800016a:	6193      	str	r3, [r2, #24]
 800016c:	4b1a      	ldr	r3, [pc, #104]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800016e:	699b      	ldr	r3, [r3, #24]
 8000170:	f003 0320 	and.w	r3, r3, #32
 8000174:	60fb      	str	r3, [r7, #12]
 8000176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000178:	4b17      	ldr	r3, [pc, #92]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800017a:	699b      	ldr	r3, [r3, #24]
 800017c:	4a16      	ldr	r2, [pc, #88]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800017e:	f043 0304 	orr.w	r3, r3, #4
 8000182:	6193      	str	r3, [r2, #24]
 8000184:	4b14      	ldr	r3, [pc, #80]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000186:	699b      	ldr	r3, [r3, #24]
 8000188:	f003 0304 	and.w	r3, r3, #4
 800018c:	60bb      	str	r3, [r7, #8]
 800018e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000190:	4b11      	ldr	r3, [pc, #68]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000192:	699b      	ldr	r3, [r3, #24]
 8000194:	4a10      	ldr	r2, [pc, #64]	; (80001d8 <MX_GPIO_Init+0x8c>)
 8000196:	f043 0308 	orr.w	r3, r3, #8
 800019a:	6193      	str	r3, [r2, #24]
 800019c:	4b0e      	ldr	r3, [pc, #56]	; (80001d8 <MX_GPIO_Init+0x8c>)
 800019e:	699b      	ldr	r3, [r3, #24]
 80001a0:	f003 0308 	and.w	r3, r3, #8
 80001a4:	607b      	str	r3, [r7, #4]
 80001a6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_DC_Pin|LCD_RS_Pin, GPIO_PIN_RESET);
 80001a8:	2200      	movs	r2, #0
 80001aa:	2103      	movs	r1, #3
 80001ac:	480b      	ldr	r0, [pc, #44]	; (80001dc <MX_GPIO_Init+0x90>)
 80001ae:	f001 fbb9 	bl	8001924 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RS_Pin;
 80001b2:	2303      	movs	r3, #3
 80001b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001b6:	2301      	movs	r3, #1
 80001b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001ba:	2300      	movs	r3, #0
 80001bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001be:	2303      	movs	r3, #3
 80001c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001c2:	f107 0310 	add.w	r3, r7, #16
 80001c6:	4619      	mov	r1, r3
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <MX_GPIO_Init+0x90>)
 80001ca:	f001 fa27 	bl	800161c <HAL_GPIO_Init>

}
 80001ce:	bf00      	nop
 80001d0:	3720      	adds	r7, #32
 80001d2:	46bd      	mov	sp, r7
 80001d4:	bd80      	pop	{r7, pc}
 80001d6:	bf00      	nop
 80001d8:	40021000 	.word	0x40021000
 80001dc:	40010c00 	.word	0x40010c00

080001e0 <LCD_Write>:
 *
 * \param data	8-Bit Data
 *
 * \return void
 */
inline static void LCD_Write(uint8_t data) {
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b082      	sub	sp, #8
 80001e4:	af00      	add	r7, sp, #0
 80001e6:	4603      	mov	r3, r0
 80001e8:	71fb      	strb	r3, [r7, #7]
	/* Check the communication status */
	if(HAL_SPI_Transmit(LCD_hspi, &data, 1, LCD_SPI_TIMEOUT) != HAL_OK) {
 80001ea:	4b08      	ldr	r3, [pc, #32]	; (800020c <LCD_Write+0x2c>)
 80001ec:	6818      	ldr	r0, [r3, #0]
 80001ee:	1df9      	adds	r1, r7, #7
 80001f0:	230a      	movs	r3, #10
 80001f2:	2201      	movs	r2, #1
 80001f4:	f002 f81a 	bl	800222c <HAL_SPI_Transmit>
 80001f8:	4603      	mov	r3, r0
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	d001      	beq.n	8000202 <LCD_Write+0x22>
		/* Execute user timeout callback */
		Error_Handler();
 80001fe:	f000 fdb8 	bl	8000d72 <Error_Handler>
	}
}
 8000202:	bf00      	nop
 8000204:	3708      	adds	r7, #8
 8000206:	46bd      	mov	sp, r7
 8000208:	bd80      	pop	{r7, pc}
 800020a:	bf00      	nop
 800020c:	20000098 	.word	0x20000098

08000210 <LCD_WriteMultiple>:
 * \param size		amount of bytes to transmit
 *
 * \return void
 */

inline static void LCD_WriteMultiple(uint8_t * pData, uint32_t size) {
 8000210:	b580      	push	{r7, lr}
 8000212:	b084      	sub	sp, #16
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
 8000218:	6039      	str	r1, [r7, #0]
	if (size == 1) {
 800021a:	683b      	ldr	r3, [r7, #0]
 800021c:	2b01      	cmp	r3, #1
 800021e:	d105      	bne.n	800022c <LCD_WriteMultiple+0x1c>
		/* Only 1 byte to be sent to LCD - general interface can be used */
		/* Send Data */
		LCD_Write(*pData);
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	781b      	ldrb	r3, [r3, #0]
 8000224:	4618      	mov	r0, r3
 8000226:	f7ff ffdb 	bl	80001e0 <LCD_Write>

		/* Wait until the bus is ready before releasing Chip select */
		while (((LCD_hspi->Instance->SR) & SPI_FLAG_BSY) != RESET) {
		}
	}
}
 800022a:	e034      	b.n	8000296 <LCD_WriteMultiple+0x86>
		for (uint32_t counter = size; counter != 0; counter -= 2) {
 800022c:	683b      	ldr	r3, [r7, #0]
 800022e:	60fb      	str	r3, [r7, #12]
 8000230:	e025      	b.n	800027e <LCD_WriteMultiple+0x6e>
			while (((LCD_hspi->Instance->SR) & SPI_FLAG_TXE) != SPI_FLAG_TXE) {
 8000232:	bf00      	nop
 8000234:	4b1a      	ldr	r3, [pc, #104]	; (80002a0 <LCD_WriteMultiple+0x90>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	689b      	ldr	r3, [r3, #8]
 800023c:	f003 0302 	and.w	r3, r3, #2
 8000240:	2b02      	cmp	r3, #2
 8000242:	d1f7      	bne.n	8000234 <LCD_WriteMultiple+0x24>
			*((__IO uint8_t*) &(LCD_hspi->Instance->DR)) = *(pData + 1);
 8000244:	4b16      	ldr	r3, [pc, #88]	; (80002a0 <LCD_WriteMultiple+0x90>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	330c      	adds	r3, #12
 800024c:	687a      	ldr	r2, [r7, #4]
 800024e:	7852      	ldrb	r2, [r2, #1]
 8000250:	701a      	strb	r2, [r3, #0]
			while (((LCD_hspi->Instance->SR) & SPI_FLAG_TXE) != SPI_FLAG_TXE) {
 8000252:	bf00      	nop
 8000254:	4b12      	ldr	r3, [pc, #72]	; (80002a0 <LCD_WriteMultiple+0x90>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	689b      	ldr	r3, [r3, #8]
 800025c:	f003 0302 	and.w	r3, r3, #2
 8000260:	2b02      	cmp	r3, #2
 8000262:	d1f7      	bne.n	8000254 <LCD_WriteMultiple+0x44>
			*((__IO uint8_t*) &(LCD_hspi->Instance->DR)) = *pData;
 8000264:	4b0e      	ldr	r3, [pc, #56]	; (80002a0 <LCD_WriteMultiple+0x90>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	681b      	ldr	r3, [r3, #0]
 800026a:	330c      	adds	r3, #12
 800026c:	687a      	ldr	r2, [r7, #4]
 800026e:	7812      	ldrb	r2, [r2, #0]
 8000270:	701a      	strb	r2, [r3, #0]
			pData += 2;
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	3302      	adds	r3, #2
 8000276:	607b      	str	r3, [r7, #4]
		for (uint32_t counter = size; counter != 0; counter -= 2) {
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	3b02      	subs	r3, #2
 800027c:	60fb      	str	r3, [r7, #12]
 800027e:	68fb      	ldr	r3, [r7, #12]
 8000280:	2b00      	cmp	r3, #0
 8000282:	d1d6      	bne.n	8000232 <LCD_WriteMultiple+0x22>
		while (((LCD_hspi->Instance->SR) & SPI_FLAG_BSY) != RESET) {
 8000284:	bf00      	nop
 8000286:	4b06      	ldr	r3, [pc, #24]	; (80002a0 <LCD_WriteMultiple+0x90>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	689b      	ldr	r3, [r3, #8]
 800028e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000292:	2b00      	cmp	r3, #0
 8000294:	d1f7      	bne.n	8000286 <LCD_WriteMultiple+0x76>
}
 8000296:	bf00      	nop
 8000298:	3710      	adds	r7, #16
 800029a:	46bd      	mov	sp, r7
 800029c:	bd80      	pop	{r7, pc}
 800029e:	bf00      	nop
 80002a0:	20000098 	.word	0x20000098

080002a4 <LCD_WriteCmd>:
 *
 * \param addr		Register address (8-bit address)
 *
 * \return void
 */
inline static void LCD_WriteCmd(uint8_t addr) {
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b082      	sub	sp, #8
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	4603      	mov	r3, r0
 80002ac:	71fb      	strb	r3, [r7, #7]
	LCD_CD_COMMAND();
 80002ae:	4b06      	ldr	r3, [pc, #24]	; (80002c8 <LCD_WriteCmd+0x24>)
 80002b0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80002b4:	611a      	str	r2, [r3, #16]
	LCD_Write(addr);
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	4618      	mov	r0, r3
 80002ba:	f7ff ff91 	bl	80001e0 <LCD_Write>
}
 80002be:	bf00      	nop
 80002c0:	3708      	adds	r7, #8
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	40010c00 	.word	0x40010c00

080002cc <LCD_WriteData>:
 * \param size		amount of bytes to trasmit
 *
 * \return void
 */

inline static void LCD_WriteData(uint8_t * pData, uint32_t size) {
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b082      	sub	sp, #8
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
 80002d4:	6039      	str	r1, [r7, #0]
	LCD_CD_DATA();
 80002d6:	4b05      	ldr	r3, [pc, #20]	; (80002ec <LCD_WriteData+0x20>)
 80002d8:	2201      	movs	r2, #1
 80002da:	611a      	str	r2, [r3, #16]
	LCD_WriteMultiple(pData, size);
 80002dc:	6839      	ldr	r1, [r7, #0]
 80002de:	6878      	ldr	r0, [r7, #4]
 80002e0:	f7ff ff96 	bl	8000210 <LCD_WriteMultiple>
}
 80002e4:	bf00      	nop
 80002e6:	3708      	adds	r7, #8
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bd80      	pop	{r7, pc}
 80002ec:	40010c00 	.word	0x40010c00

080002f0 <LCD_WriteRegister>:
 * \param size		Size
 *
 * \return void
 */
inline static void LCD_WriteRegister(uint8_t addr, uint8_t * pData,
		uint32_t size) {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	4603      	mov	r3, r0
 80002f8:	60b9      	str	r1, [r7, #8]
 80002fa:	607a      	str	r2, [r7, #4]
 80002fc:	73fb      	strb	r3, [r7, #15]
	LCD_WriteCmd(addr);
 80002fe:	7bfb      	ldrb	r3, [r7, #15]
 8000300:	4618      	mov	r0, r3
 8000302:	f7ff ffcf 	bl	80002a4 <LCD_WriteCmd>
	LCD_WriteData(pData, size);
 8000306:	6879      	ldr	r1, [r7, #4]
 8000308:	68b8      	ldr	r0, [r7, #8]
 800030a:	f7ff ffdf 	bl	80002cc <LCD_WriteData>
}
 800030e:	bf00      	nop
 8000310:	3710      	adds	r7, #16
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
	...

08000318 <LCD_Init>:
 *
 * \param
 *
 * \return void
 */
void LCD_Init(SPI_HandleTypeDef * hspi) {
 8000318:	b580      	push	{r7, lr}
 800031a:	b084      	sub	sp, #16
 800031c:	af00      	add	r7, sp, #0
 800031e:	6078      	str	r0, [r7, #4]

	LCD_hspi = hspi;
 8000320:	4a45      	ldr	r2, [pc, #276]	; (8000438 <LCD_Init+0x120>)
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	6013      	str	r3, [r2, #0]
	LCD_FillScreen(BLACK);
 8000326:	2000      	movs	r0, #0
 8000328:	f000 f902 	bl	8000530 <LCD_FillScreen>
	m_width = TFTWIDTH;
 800032c:	4b43      	ldr	r3, [pc, #268]	; (800043c <LCD_Init+0x124>)
 800032e:	22f0      	movs	r2, #240	; 0xf0
 8000330:	801a      	strh	r2, [r3, #0]
	m_height = TFTHEIGHT;
 8000332:	4b43      	ldr	r3, [pc, #268]	; (8000440 <LCD_Init+0x128>)
 8000334:	22f0      	movs	r2, #240	; 0xf0
 8000336:	801a      	strh	r2, [r3, #0]
	m_rotation = 0;
 8000338:	4b42      	ldr	r3, [pc, #264]	; (8000444 <LCD_Init+0x12c>)
 800033a:	2200      	movs	r2, #0
 800033c:	701a      	strb	r2, [r3, #0]
	m_cursor_y = m_cursor_x = 0;
 800033e:	4b42      	ldr	r3, [pc, #264]	; (8000448 <LCD_Init+0x130>)
 8000340:	2200      	movs	r2, #0
 8000342:	801a      	strh	r2, [r3, #0]
 8000344:	4b40      	ldr	r3, [pc, #256]	; (8000448 <LCD_Init+0x130>)
 8000346:	f9b3 2000 	ldrsh.w	r2, [r3]
 800034a:	4b40      	ldr	r3, [pc, #256]	; (800044c <LCD_Init+0x134>)
 800034c:	801a      	strh	r2, [r3, #0]
	m_font = 0;
 800034e:	4b40      	ldr	r3, [pc, #256]	; (8000450 <LCD_Init+0x138>)
 8000350:	2200      	movs	r2, #0
 8000352:	701a      	strb	r2, [r3, #0]
	m_textcolor = m_textbgcolor = 0xFFFF;
 8000354:	4b3f      	ldr	r3, [pc, #252]	; (8000454 <LCD_Init+0x13c>)
 8000356:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800035a:	801a      	strh	r2, [r3, #0]
 800035c:	4b3d      	ldr	r3, [pc, #244]	; (8000454 <LCD_Init+0x13c>)
 800035e:	881a      	ldrh	r2, [r3, #0]
 8000360:	4b3d      	ldr	r3, [pc, #244]	; (8000458 <LCD_Init+0x140>)
 8000362:	801a      	strh	r2, [r3, #0]
	m_wrap = 1;
 8000364:	4b3d      	ldr	r3, [pc, #244]	; (800045c <LCD_Init+0x144>)
 8000366:	2201      	movs	r2, #1
 8000368:	701a      	strb	r2, [r3, #0]

	LCD_Reset();
 800036a:	f000 f905 	bl	8000578 <LCD_Reset>
	HAL_Delay(50);
 800036e:	2032      	movs	r0, #50	; 0x32
 8000370:	f001 f822 	bl	80013b8 <HAL_Delay>

	LCD_CS_ACTIVE();
 8000374:	4b3a      	ldr	r3, [pc, #232]	; (8000460 <LCD_Init+0x148>)
 8000376:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800037a:	611a      	str	r2, [r3, #16]

#if	defined(ST7735)
	uint8_t i = 0;
 800037c:	2300      	movs	r3, #0
 800037e:	73fb      	strb	r3, [r7, #15]
	uint16_t r, len;
	while (i < sizeof(ST7735_regValues) / sizeof(ST7735_regValues[0])) {
 8000380:	e035      	b.n	80003ee <LCD_Init+0xd6>
		r = ST7735_regValues[i++];
 8000382:	7bfb      	ldrb	r3, [r7, #15]
 8000384:	1c5a      	adds	r2, r3, #1
 8000386:	73fa      	strb	r2, [r7, #15]
 8000388:	461a      	mov	r2, r3
 800038a:	4b36      	ldr	r3, [pc, #216]	; (8000464 <LCD_Init+0x14c>)
 800038c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000390:	81bb      	strh	r3, [r7, #12]
		len = ST7735_regValues[i++];
 8000392:	7bfb      	ldrb	r3, [r7, #15]
 8000394:	1c5a      	adds	r2, r3, #1
 8000396:	73fa      	strb	r2, [r7, #15]
 8000398:	461a      	mov	r2, r3
 800039a:	4b32      	ldr	r3, [pc, #200]	; (8000464 <LCD_Init+0x14c>)
 800039c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80003a0:	817b      	strh	r3, [r7, #10]
		if (r == TFTLCD_DELAY) {
 80003a2:	89bb      	ldrh	r3, [r7, #12]
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d104      	bne.n	80003b2 <LCD_Init+0x9a>
			HAL_Delay(len);
 80003a8:	897b      	ldrh	r3, [r7, #10]
 80003aa:	4618      	mov	r0, r3
 80003ac:	f001 f804 	bl	80013b8 <HAL_Delay>
 80003b0:	e01d      	b.n	80003ee <LCD_Init+0xd6>
		} else {
			LCD_WriteCmd(r);
 80003b2:	89bb      	ldrh	r3, [r7, #12]
 80003b4:	b2db      	uxtb	r3, r3
 80003b6:	4618      	mov	r0, r3
 80003b8:	f7ff ff74 	bl	80002a4 <LCD_WriteCmd>
			LCD_CD_DATA();
 80003bc:	4b28      	ldr	r3, [pc, #160]	; (8000460 <LCD_Init+0x148>)
 80003be:	2201      	movs	r2, #1
 80003c0:	611a      	str	r2, [r3, #16]
			for (uint8_t d = 0; d < len; d++) {
 80003c2:	2300      	movs	r3, #0
 80003c4:	73bb      	strb	r3, [r7, #14]
 80003c6:	e00d      	b.n	80003e4 <LCD_Init+0xcc>
				LCD_Write(ST7735_regValues[i++]);
 80003c8:	7bfb      	ldrb	r3, [r7, #15]
 80003ca:	1c5a      	adds	r2, r3, #1
 80003cc:	73fa      	strb	r2, [r7, #15]
 80003ce:	461a      	mov	r2, r3
 80003d0:	4b24      	ldr	r3, [pc, #144]	; (8000464 <LCD_Init+0x14c>)
 80003d2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80003d6:	b2db      	uxtb	r3, r3
 80003d8:	4618      	mov	r0, r3
 80003da:	f7ff ff01 	bl	80001e0 <LCD_Write>
			for (uint8_t d = 0; d < len; d++) {
 80003de:	7bbb      	ldrb	r3, [r7, #14]
 80003e0:	3301      	adds	r3, #1
 80003e2:	73bb      	strb	r3, [r7, #14]
 80003e4:	7bbb      	ldrb	r3, [r7, #14]
 80003e6:	b29b      	uxth	r3, r3
 80003e8:	897a      	ldrh	r2, [r7, #10]
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d8ec      	bhi.n	80003c8 <LCD_Init+0xb0>
	while (i < sizeof(ST7735_regValues) / sizeof(ST7735_regValues[0])) {
 80003ee:	7bfb      	ldrb	r3, [r7, #15]
 80003f0:	2b43      	cmp	r3, #67	; 0x43
 80003f2:	d9c6      	bls.n	8000382 <LCD_Init+0x6a>
			}
		}
	}

	LCD_SetRotation(0);
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f925 	bl	8000644 <LCD_SetRotation>
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 80003fa:	4b10      	ldr	r3, [pc, #64]	; (800043c <LCD_Init+0x124>)
 80003fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000400:	b29b      	uxth	r3, r3
 8000402:	3b01      	subs	r3, #1
 8000404:	b29a      	uxth	r2, r3
 8000406:	4b0e      	ldr	r3, [pc, #56]	; (8000440 <LCD_Init+0x128>)
 8000408:	f9b3 3000 	ldrsh.w	r3, [r3]
 800040c:	b29b      	uxth	r3, r3
 800040e:	3b01      	subs	r3, #1
 8000410:	b29b      	uxth	r3, r3
 8000412:	2100      	movs	r1, #0
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f8d7 	bl	80005c8 <LCD_SetAddrWindow>
#elif
#endif

	LCD_FillScreen(BLACK);
 800041a:	2000      	movs	r0, #0
 800041c:	f000 f888 	bl	8000530 <LCD_FillScreen>
	LCD_SetTextSize(0);
 8000420:	2000      	movs	r0, #0
 8000422:	f000 fb69 	bl	8000af8 <LCD_SetTextSize>
	LCD_SetTextColor(WHITE, BLACK);
 8000426:	2100      	movs	r1, #0
 8000428:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800042c:	f000 fb7e 	bl	8000b2c <LCD_SetTextColor>
}
 8000430:	bf00      	nop
 8000432:	3710      	adds	r7, #16
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}
 8000438:	20000098 	.word	0x20000098
 800043c:	2000009c 	.word	0x2000009c
 8000440:	2000009e 	.word	0x2000009e
 8000444:	200000a9 	.word	0x200000a9
 8000448:	200000a0 	.word	0x200000a0
 800044c:	200000a2 	.word	0x200000a2
 8000450:	200000a8 	.word	0x200000a8
 8000454:	200000a6 	.word	0x200000a6
 8000458:	200000a4 	.word	0x200000a4
 800045c:	200000aa 	.word	0x200000aa
 8000460:	40010c00 	.word	0x40010c00
 8000464:	08004698 	.word	0x08004698

08000468 <LCD_DrawPixel>:
 * \param y		y-Coordinate
 * \param color	Color
 *
 * \return void
 */
void LCD_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	4603      	mov	r3, r0
 8000470:	80fb      	strh	r3, [r7, #6]
 8000472:	460b      	mov	r3, r1
 8000474:	80bb      	strh	r3, [r7, #4]
 8000476:	4613      	mov	r3, r2
 8000478:	807b      	strh	r3, [r7, #2]
	// Clip
	if ((x < 0) || (y < 0) || (x >= m_width) || (y >= m_height))
 800047a:	88fb      	ldrh	r3, [r7, #6]
 800047c:	461a      	mov	r2, r3
 800047e:	4b15      	ldr	r3, [pc, #84]	; (80004d4 <LCD_DrawPixel+0x6c>)
 8000480:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000484:	429a      	cmp	r2, r3
 8000486:	da21      	bge.n	80004cc <LCD_DrawPixel+0x64>
 8000488:	88bb      	ldrh	r3, [r7, #4]
 800048a:	461a      	mov	r2, r3
 800048c:	4b12      	ldr	r3, [pc, #72]	; (80004d8 <LCD_DrawPixel+0x70>)
 800048e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000492:	429a      	cmp	r2, r3
 8000494:	da1a      	bge.n	80004cc <LCD_DrawPixel+0x64>
		return;

	LCD_CS_ACTIVE();
 8000496:	4b11      	ldr	r3, [pc, #68]	; (80004dc <LCD_DrawPixel+0x74>)
 8000498:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800049c:	611a      	str	r2, [r3, #16]

#if	defined(ST7735)
	LCD_WriteRegister(ST7735_CASET, (uint8_t *) &x, 2);
 800049e:	1dbb      	adds	r3, r7, #6
 80004a0:	2202      	movs	r2, #2
 80004a2:	4619      	mov	r1, r3
 80004a4:	202a      	movs	r0, #42	; 0x2a
 80004a6:	f7ff ff23 	bl	80002f0 <LCD_WriteRegister>
	LCD_WriteRegister(ST7735_RASET, (uint8_t *) &y, 2);
 80004aa:	1d3b      	adds	r3, r7, #4
 80004ac:	2202      	movs	r2, #2
 80004ae:	4619      	mov	r1, r3
 80004b0:	202b      	movs	r0, #43	; 0x2b
 80004b2:	f7ff ff1d 	bl	80002f0 <LCD_WriteRegister>
	LCD_WriteRegister(ST7735_RAMWR, (uint8_t *) &color, 2);
 80004b6:	1cbb      	adds	r3, r7, #2
 80004b8:	2202      	movs	r2, #2
 80004ba:	4619      	mov	r1, r3
 80004bc:	202c      	movs	r0, #44	; 0x2c
 80004be:	f7ff ff17 	bl	80002f0 <LCD_WriteRegister>
#elif
#endif

	LCD_CS_IDLE();
 80004c2:	4b06      	ldr	r3, [pc, #24]	; (80004dc <LCD_DrawPixel+0x74>)
 80004c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80004c8:	611a      	str	r2, [r3, #16]
 80004ca:	e000      	b.n	80004ce <LCD_DrawPixel+0x66>
		return;
 80004cc:	bf00      	nop
}
 80004ce:	3708      	adds	r7, #8
 80004d0:	46bd      	mov	sp, r7
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	2000009c 	.word	0x2000009c
 80004d8:	2000009e 	.word	0x2000009e
 80004dc:	40010c00 	.word	0x40010c00

080004e0 <LCD_Flood>:
 * \param color	Color
 * \param len	Length
 *
 * \return void
 */
void LCD_Flood(uint16_t color, uint32_t len) {
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0
 80004e6:	4603      	mov	r3, r0
 80004e8:	6039      	str	r1, [r7, #0]
 80004ea:	80fb      	strh	r3, [r7, #6]
	LCD_CS_ACTIVE();
 80004ec:	4b0f      	ldr	r3, [pc, #60]	; (800052c <LCD_Flood+0x4c>)
 80004ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004f2:	611a      	str	r2, [r3, #16]
#if	defined(ST7735)
	LCD_WriteRegister(ST7735_RAMWR, (uint8_t *) &color, 2);
 80004f4:	1dbb      	adds	r3, r7, #6
 80004f6:	2202      	movs	r2, #2
 80004f8:	4619      	mov	r1, r3
 80004fa:	202c      	movs	r0, #44	; 0x2c
 80004fc:	f7ff fef8 	bl	80002f0 <LCD_WriteRegister>
#elif
#endif
	len--;
 8000500:	683b      	ldr	r3, [r7, #0]
 8000502:	3b01      	subs	r3, #1
 8000504:	603b      	str	r3, [r7, #0]
	while (len--) {
 8000506:	e004      	b.n	8000512 <LCD_Flood+0x32>
		LCD_WriteMultiple((uint8_t *) &color, 2);
 8000508:	1dbb      	adds	r3, r7, #6
 800050a:	2102      	movs	r1, #2
 800050c:	4618      	mov	r0, r3
 800050e:	f7ff fe7f 	bl	8000210 <LCD_WriteMultiple>
	while (len--) {
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	1e5a      	subs	r2, r3, #1
 8000516:	603a      	str	r2, [r7, #0]
 8000518:	2b00      	cmp	r3, #0
 800051a:	d1f5      	bne.n	8000508 <LCD_Flood+0x28>
	}
	LCD_CS_IDLE();
 800051c:	4b03      	ldr	r3, [pc, #12]	; (800052c <LCD_Flood+0x4c>)
 800051e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000522:	611a      	str	r2, [r3, #16]
}
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	40010c00 	.word	0x40010c00

08000530 <LCD_FillScreen>:
 *
 * \param color	Color
 *
 * \return void
 */
void LCD_FillScreen(uint16_t color) {
 8000530:	b580      	push	{r7, lr}
 8000532:	b082      	sub	sp, #8
 8000534:	af00      	add	r7, sp, #0
 8000536:	4603      	mov	r3, r0
 8000538:	80fb      	strh	r3, [r7, #6]
#if defined(ST7735)
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 800053a:	4b0d      	ldr	r3, [pc, #52]	; (8000570 <LCD_FillScreen+0x40>)
 800053c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000540:	b29b      	uxth	r3, r3
 8000542:	3b01      	subs	r3, #1
 8000544:	b29a      	uxth	r2, r3
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <LCD_FillScreen+0x44>)
 8000548:	f9b3 3000 	ldrsh.w	r3, [r3]
 800054c:	b29b      	uxth	r3, r3
 800054e:	3b01      	subs	r3, #1
 8000550:	b29b      	uxth	r3, r3
 8000552:	2100      	movs	r1, #0
 8000554:	2000      	movs	r0, #0
 8000556:	f000 f837 	bl	80005c8 <LCD_SetAddrWindow>
#elif
#endif
	LCD_Flood(color, (long) TFTWIDTH * (long) TFTHEIGHT);
 800055a:	88fb      	ldrh	r3, [r7, #6]
 800055c:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8000560:	4618      	mov	r0, r3
 8000562:	f7ff ffbd 	bl	80004e0 <LCD_Flood>
}
 8000566:	bf00      	nop
 8000568:	3708      	adds	r7, #8
 800056a:	46bd      	mov	sp, r7
 800056c:	bd80      	pop	{r7, pc}
 800056e:	bf00      	nop
 8000570:	2000009c 	.word	0x2000009c
 8000574:	2000009e 	.word	0x2000009e

08000578 <LCD_Reset>:
 *
 * \param
 *
 * \return void
 */
void LCD_Reset(void) {
 8000578:	b580      	push	{r7, lr}
 800057a:	af00      	add	r7, sp, #0
	LCD_CS_IDLE();
 800057c:	4b11      	ldr	r3, [pc, #68]	; (80005c4 <LCD_Reset+0x4c>)
 800057e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000582:	611a      	str	r2, [r3, #16]
	LCD_CD_DATA();
 8000584:	4b0f      	ldr	r3, [pc, #60]	; (80005c4 <LCD_Reset+0x4c>)
 8000586:	2201      	movs	r2, #1
 8000588:	611a      	str	r2, [r3, #16]
	LCD_RST_ACTIVE();
 800058a:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <LCD_Reset+0x4c>)
 800058c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000590:	611a      	str	r2, [r3, #16]
	HAL_Delay(10);
 8000592:	200a      	movs	r0, #10
 8000594:	f000 ff10 	bl	80013b8 <HAL_Delay>
	LCD_RST_IDLE();
 8000598:	4b0a      	ldr	r3, [pc, #40]	; (80005c4 <LCD_Reset+0x4c>)
 800059a:	2202      	movs	r2, #2
 800059c:	611a      	str	r2, [r3, #16]
	HAL_Delay(120);
 800059e:	2078      	movs	r0, #120	; 0x78
 80005a0:	f000 ff0a 	bl	80013b8 <HAL_Delay>
	LCD_CS_ACTIVE();
 80005a4:	4b07      	ldr	r3, [pc, #28]	; (80005c4 <LCD_Reset+0x4c>)
 80005a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005aa:	611a      	str	r2, [r3, #16]
	LCD_WriteCmd(ST7735_SWRESET);
 80005ac:	2001      	movs	r0, #1
 80005ae:	f7ff fe79 	bl	80002a4 <LCD_WriteCmd>
	HAL_Delay(120);
 80005b2:	2078      	movs	r0, #120	; 0x78
 80005b4:	f000 ff00 	bl	80013b8 <HAL_Delay>
	LCD_CS_IDLE();
 80005b8:	4b02      	ldr	r3, [pc, #8]	; (80005c4 <LCD_Reset+0x4c>)
 80005ba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005be:	611a      	str	r2, [r3, #16]
}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	40010c00 	.word	0x40010c00

080005c8 <LCD_SetAddrWindow>:
 * \param x2
 * \param y2
 *
 * \return void
 */
void LCD_SetAddrWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80005c8:	b590      	push	{r4, r7, lr}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	4604      	mov	r4, r0
 80005d0:	4608      	mov	r0, r1
 80005d2:	4611      	mov	r1, r2
 80005d4:	461a      	mov	r2, r3
 80005d6:	4623      	mov	r3, r4
 80005d8:	80fb      	strh	r3, [r7, #6]
 80005da:	4603      	mov	r3, r0
 80005dc:	80bb      	strh	r3, [r7, #4]
 80005de:	460b      	mov	r3, r1
 80005e0:	807b      	strh	r3, [r7, #2]
 80005e2:	4613      	mov	r3, r2
 80005e4:	803b      	strh	r3, [r7, #0]
	LCD_CS_ACTIVE();
 80005e6:	4b16      	ldr	r3, [pc, #88]	; (8000640 <LCD_SetAddrWindow+0x78>)
 80005e8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80005ec:	611a      	str	r2, [r3, #16]
#if	defined(ST7735)
	LCD_WriteCmd(ST7735_CASET);
 80005ee:	202a      	movs	r0, #42	; 0x2a
 80005f0:	f7ff fe58 	bl	80002a4 <LCD_WriteCmd>
	LCD_CD_DATA();
 80005f4:	4b12      	ldr	r3, [pc, #72]	; (8000640 <LCD_SetAddrWindow+0x78>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	611a      	str	r2, [r3, #16]
	LCD_WriteMultiple((uint8_t *) &x1, 2);
 80005fa:	1dbb      	adds	r3, r7, #6
 80005fc:	2102      	movs	r1, #2
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff fe06 	bl	8000210 <LCD_WriteMultiple>
	LCD_WriteMultiple((uint8_t *) &x2, 2);
 8000604:	1cbb      	adds	r3, r7, #2
 8000606:	2102      	movs	r1, #2
 8000608:	4618      	mov	r0, r3
 800060a:	f7ff fe01 	bl	8000210 <LCD_WriteMultiple>
	LCD_WriteCmd(ST7735_RASET);
 800060e:	202b      	movs	r0, #43	; 0x2b
 8000610:	f7ff fe48 	bl	80002a4 <LCD_WriteCmd>
	LCD_CD_DATA();
 8000614:	4b0a      	ldr	r3, [pc, #40]	; (8000640 <LCD_SetAddrWindow+0x78>)
 8000616:	2201      	movs	r2, #1
 8000618:	611a      	str	r2, [r3, #16]
	LCD_WriteMultiple((uint8_t *) &y1, 2);
 800061a:	1d3b      	adds	r3, r7, #4
 800061c:	2102      	movs	r1, #2
 800061e:	4618      	mov	r0, r3
 8000620:	f7ff fdf6 	bl	8000210 <LCD_WriteMultiple>
	LCD_WriteMultiple((uint8_t *) &y2, 2);
 8000624:	463b      	mov	r3, r7
 8000626:	2102      	movs	r1, #2
 8000628:	4618      	mov	r0, r3
 800062a:	f7ff fdf1 	bl	8000210 <LCD_WriteMultiple>
#elif
#endif
	LCD_CS_IDLE();
 800062e:	4b04      	ldr	r3, [pc, #16]	; (8000640 <LCD_SetAddrWindow+0x78>)
 8000630:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000634:	611a      	str	r2, [r3, #16]
}
 8000636:	bf00      	nop
 8000638:	370c      	adds	r7, #12
 800063a:	46bd      	mov	sp, r7
 800063c:	bd90      	pop	{r4, r7, pc}
 800063e:	bf00      	nop
 8000640:	40010c00 	.word	0x40010c00

08000644 <LCD_SetRotation>:
 *
 * \param x	rotation
 *
 * \return void
 */
void LCD_SetRotation(uint8_t x) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b084      	sub	sp, #16
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	71fb      	strb	r3, [r7, #7]
	m_rotation = (x % 4);
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	f003 0303 	and.w	r3, r3, #3
 8000654:	b2da      	uxtb	r2, r3
 8000656:	4b2c      	ldr	r3, [pc, #176]	; (8000708 <LCD_SetRotation+0xc4>)
 8000658:	701a      	strb	r2, [r3, #0]
	switch (m_rotation) {
 800065a:	4b2b      	ldr	r3, [pc, #172]	; (8000708 <LCD_SetRotation+0xc4>)
 800065c:	781b      	ldrb	r3, [r3, #0]
 800065e:	2b03      	cmp	r3, #3
 8000660:	d818      	bhi.n	8000694 <LCD_SetRotation+0x50>
 8000662:	a201      	add	r2, pc, #4	; (adr r2, 8000668 <LCD_SetRotation+0x24>)
 8000664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000668:	08000679 	.word	0x08000679
 800066c:	08000687 	.word	0x08000687
 8000670:	08000679 	.word	0x08000679
 8000674:	08000687 	.word	0x08000687
	case 0:
	case 2:
		m_width = TFTWIDTH;
 8000678:	4b24      	ldr	r3, [pc, #144]	; (800070c <LCD_SetRotation+0xc8>)
 800067a:	22f0      	movs	r2, #240	; 0xf0
 800067c:	801a      	strh	r2, [r3, #0]
		m_height = TFTHEIGHT;
 800067e:	4b24      	ldr	r3, [pc, #144]	; (8000710 <LCD_SetRotation+0xcc>)
 8000680:	22f0      	movs	r2, #240	; 0xf0
 8000682:	801a      	strh	r2, [r3, #0]
		break;
 8000684:	e006      	b.n	8000694 <LCD_SetRotation+0x50>
	case 1:
	case 3:
		m_width = TFTHEIGHT;
 8000686:	4b21      	ldr	r3, [pc, #132]	; (800070c <LCD_SetRotation+0xc8>)
 8000688:	22f0      	movs	r2, #240	; 0xf0
 800068a:	801a      	strh	r2, [r3, #0]
		m_height = TFTWIDTH;
 800068c:	4b20      	ldr	r3, [pc, #128]	; (8000710 <LCD_SetRotation+0xcc>)
 800068e:	22f0      	movs	r2, #240	; 0xf0
 8000690:	801a      	strh	r2, [r3, #0]
		break;
 8000692:	bf00      	nop
	}
	LCD_CS_ACTIVE();
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <LCD_SetRotation+0xd0>)
 8000696:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800069a:	611a      	str	r2, [r3, #16]
#if	defined(ST7735)
	uint8_t t;
	switch (m_rotation) {
 800069c:	4b1a      	ldr	r3, [pc, #104]	; (8000708 <LCD_SetRotation+0xc4>)
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	2b03      	cmp	r3, #3
 80006a2:	d00e      	beq.n	80006c2 <LCD_SetRotation+0x7e>
 80006a4:	2b03      	cmp	r3, #3
 80006a6:	dc03      	bgt.n	80006b0 <LCD_SetRotation+0x6c>
 80006a8:	2b01      	cmp	r3, #1
 80006aa:	d004      	beq.n	80006b6 <LCD_SetRotation+0x72>
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	d005      	beq.n	80006bc <LCD_SetRotation+0x78>
	default:
		t = ST7735_MADCTL_MX | ST7735_MADCTL_MY;
 80006b0:	23c0      	movs	r3, #192	; 0xc0
 80006b2:	73fb      	strb	r3, [r7, #15]
		break;
 80006b4:	e008      	b.n	80006c8 <LCD_SetRotation+0x84>
	case 1:
		t = ST7735_MADCTL_MY | ST7735_MADCTL_MV;
 80006b6:	23a0      	movs	r3, #160	; 0xa0
 80006b8:	73fb      	strb	r3, [r7, #15]
		break;
 80006ba:	e005      	b.n	80006c8 <LCD_SetRotation+0x84>
	case 2:
		t = 0;
 80006bc:	2300      	movs	r3, #0
 80006be:	73fb      	strb	r3, [r7, #15]
		break;
 80006c0:	e002      	b.n	80006c8 <LCD_SetRotation+0x84>
	case 3:
		t = ST7735_MADCTL_MX | ST7735_MADCTL_MV;
 80006c2:	2360      	movs	r3, #96	; 0x60
 80006c4:	73fb      	strb	r3, [r7, #15]
		break;
 80006c6:	bf00      	nop
	}
	LCD_WriteRegister(ST7735_MADCTL, &t, 1); // MADCTL
 80006c8:	f107 030f 	add.w	r3, r7, #15
 80006cc:	2201      	movs	r2, #1
 80006ce:	4619      	mov	r1, r3
 80006d0:	2036      	movs	r0, #54	; 0x36
 80006d2:	f7ff fe0d 	bl	80002f0 <LCD_WriteRegister>
	LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 80006d6:	4b0d      	ldr	r3, [pc, #52]	; (800070c <LCD_SetRotation+0xc8>)
 80006d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006dc:	b29b      	uxth	r3, r3
 80006de:	3b01      	subs	r3, #1
 80006e0:	b29a      	uxth	r2, r3
 80006e2:	4b0b      	ldr	r3, [pc, #44]	; (8000710 <LCD_SetRotation+0xcc>)
 80006e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80006e8:	b29b      	uxth	r3, r3
 80006ea:	3b01      	subs	r3, #1
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	2100      	movs	r1, #0
 80006f0:	2000      	movs	r0, #0
 80006f2:	f7ff ff69 	bl	80005c8 <LCD_SetAddrWindow>
#elif
#endif
	LCD_CS_IDLE();
 80006f6:	4b07      	ldr	r3, [pc, #28]	; (8000714 <LCD_SetRotation+0xd0>)
 80006f8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80006fc:	611a      	str	r2, [r3, #16]
}
 80006fe:	bf00      	nop
 8000700:	3710      	adds	r7, #16
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	200000a9 	.word	0x200000a9
 800070c:	2000009c 	.word	0x2000009c
 8000710:	2000009e 	.word	0x2000009e
 8000714:	40010c00 	.word	0x40010c00

08000718 <LCD_DrawChar>:
 * \param size		Character Size
 *
 * \return void
 */
void LCD_DrawChar(uint16_t x, uint16_t y, unsigned char c, uint16_t color,
		uint16_t bg, uint8_t fontindex) {
 8000718:	b590      	push	{r4, r7, lr}
 800071a:	b08b      	sub	sp, #44	; 0x2c
 800071c:	af00      	add	r7, sp, #0
 800071e:	4604      	mov	r4, r0
 8000720:	4608      	mov	r0, r1
 8000722:	4611      	mov	r1, r2
 8000724:	461a      	mov	r2, r3
 8000726:	4623      	mov	r3, r4
 8000728:	80fb      	strh	r3, [r7, #6]
 800072a:	4603      	mov	r3, r0
 800072c:	80bb      	strh	r3, [r7, #4]
 800072e:	460b      	mov	r3, r1
 8000730:	70fb      	strb	r3, [r7, #3]
 8000732:	4613      	mov	r3, r2
 8000734:	803b      	strh	r3, [r7, #0]
	uint16_t height, width, bytes;
	uint8_t offset;
	uint32_t charindex = 0;
 8000736:	2300      	movs	r3, #0
 8000738:	61bb      	str	r3, [r7, #24]
	uint8_t *pchar;
	uint32_t line = 0;
 800073a:	2300      	movs	r3, #0
 800073c:	627b      	str	r3, [r7, #36]	; 0x24

	height = fonts[fontindex]->Height;
 800073e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8000742:	4a5e      	ldr	r2, [pc, #376]	; (80008bc <LCD_DrawChar+0x1a4>)
 8000744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000748:	88db      	ldrh	r3, [r3, #6]
 800074a:	82fb      	strh	r3, [r7, #22]
	width = fonts[fontindex]->Width;
 800074c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8000750:	4a5a      	ldr	r2, [pc, #360]	; (80008bc <LCD_DrawChar+0x1a4>)
 8000752:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000756:	889b      	ldrh	r3, [r3, #4]
 8000758:	82bb      	strh	r3, [r7, #20]

	if ((x >= m_width) || // Clip right
 800075a:	88fb      	ldrh	r3, [r7, #6]
 800075c:	4a58      	ldr	r2, [pc, #352]	; (80008c0 <LCD_DrawChar+0x1a8>)
 800075e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8000762:	4293      	cmp	r3, r2
 8000764:	f280 80a6 	bge.w	80008b4 <LCD_DrawChar+0x19c>
			(y >= m_height) || // Clip bottom
 8000768:	88bb      	ldrh	r3, [r7, #4]
 800076a:	4a56      	ldr	r2, [pc, #344]	; (80008c4 <LCD_DrawChar+0x1ac>)
 800076c:	f9b2 2000 	ldrsh.w	r2, [r2]
	if ((x >= m_width) || // Clip right
 8000770:	4293      	cmp	r3, r2
 8000772:	f280 809f 	bge.w	80008b4 <LCD_DrawChar+0x19c>
			((x + width - 1) < 0) || // Clip left
 8000776:	88fa      	ldrh	r2, [r7, #6]
 8000778:	8abb      	ldrh	r3, [r7, #20]
 800077a:	4413      	add	r3, r2
			(y >= m_height) || // Clip bottom
 800077c:	2b00      	cmp	r3, #0
 800077e:	f340 8099 	ble.w	80008b4 <LCD_DrawChar+0x19c>
			((y + height - 1) < 0))   // Clip top
 8000782:	88ba      	ldrh	r2, [r7, #4]
 8000784:	8afb      	ldrh	r3, [r7, #22]
 8000786:	4413      	add	r3, r2
			((x + width - 1) < 0) || // Clip left
 8000788:	2b00      	cmp	r3, #0
 800078a:	f340 8093 	ble.w	80008b4 <LCD_DrawChar+0x19c>
		return;

	bytes = (width + 7) / 8;
 800078e:	8abb      	ldrh	r3, [r7, #20]
 8000790:	3307      	adds	r3, #7
 8000792:	2b00      	cmp	r3, #0
 8000794:	da00      	bge.n	8000798 <LCD_DrawChar+0x80>
 8000796:	3307      	adds	r3, #7
 8000798:	10db      	asrs	r3, r3, #3
 800079a:	827b      	strh	r3, [r7, #18]
	if (c < ' ')
 800079c:	78fb      	ldrb	r3, [r7, #3]
 800079e:	2b1f      	cmp	r3, #31
 80007a0:	d802      	bhi.n	80007a8 <LCD_DrawChar+0x90>
		c = ' ';
 80007a2:	2320      	movs	r3, #32
 80007a4:	70fb      	strb	r3, [r7, #3]
 80007a6:	e004      	b.n	80007b2 <LCD_DrawChar+0x9a>
#ifndef USE_CP1251
	else if (c > '~')
 80007a8:	78fb      	ldrb	r3, [r7, #3]
 80007aa:	2b7e      	cmp	r3, #126	; 0x7e
 80007ac:	d901      	bls.n	80007b2 <LCD_DrawChar+0x9a>
		c = ' ';
 80007ae:	2320      	movs	r3, #32
 80007b0:	70fb      	strb	r3, [r7, #3]
#endif
	charindex = (c - ' ') * height * bytes;
 80007b2:	78fb      	ldrb	r3, [r7, #3]
 80007b4:	3b20      	subs	r3, #32
 80007b6:	8afa      	ldrh	r2, [r7, #22]
 80007b8:	fb02 f303 	mul.w	r3, r2, r3
 80007bc:	8a7a      	ldrh	r2, [r7, #18]
 80007be:	fb02 f303 	mul.w	r3, r2, r3
 80007c2:	61bb      	str	r3, [r7, #24]
	offset = 8 * bytes - width;
 80007c4:	8a7b      	ldrh	r3, [r7, #18]
 80007c6:	b2db      	uxtb	r3, r3
 80007c8:	00db      	lsls	r3, r3, #3
 80007ca:	b2da      	uxtb	r2, r3
 80007cc:	8abb      	ldrh	r3, [r7, #20]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	1ad3      	subs	r3, r2, r3
 80007d2:	747b      	strb	r3, [r7, #17]

	for (uint32_t i = 0; i < height; i++) {
 80007d4:	2300      	movs	r3, #0
 80007d6:	623b      	str	r3, [r7, #32]
 80007d8:	e067      	b.n	80008aa <LCD_DrawChar+0x192>
		pchar = ((uint8_t *) &fonts[fontindex]->table[charindex]
 80007da:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80007de:	4a37      	ldr	r2, [pc, #220]	; (80008bc <LCD_DrawChar+0x1a4>)
 80007e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007e4:	681a      	ldr	r2, [r3, #0]
 80007e6:	69bb      	ldr	r3, [r7, #24]
 80007e8:	441a      	add	r2, r3
				+ (width + 7) / 8 * i);
 80007ea:	8abb      	ldrh	r3, [r7, #20]
 80007ec:	3307      	adds	r3, #7
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	da00      	bge.n	80007f4 <LCD_DrawChar+0xdc>
 80007f2:	3307      	adds	r3, #7
 80007f4:	10db      	asrs	r3, r3, #3
 80007f6:	4619      	mov	r1, r3
 80007f8:	6a3b      	ldr	r3, [r7, #32]
 80007fa:	fb01 f303 	mul.w	r3, r1, r3
		pchar = ((uint8_t *) &fonts[fontindex]->table[charindex]
 80007fe:	4413      	add	r3, r2
 8000800:	60fb      	str	r3, [r7, #12]
		switch (bytes) {
 8000802:	8a7b      	ldrh	r3, [r7, #18]
 8000804:	2b01      	cmp	r3, #1
 8000806:	d002      	beq.n	800080e <LCD_DrawChar+0xf6>
 8000808:	2b02      	cmp	r3, #2
 800080a:	d004      	beq.n	8000816 <LCD_DrawChar+0xfe>
 800080c:	e00c      	b.n	8000828 <LCD_DrawChar+0x110>
		case 1:
			line = pchar[0];
 800080e:	68fb      	ldr	r3, [r7, #12]
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 8000814:	e016      	b.n	8000844 <LCD_DrawChar+0x12c>
		case 2:
			line = (pchar[0] << 8) | pchar[1];
 8000816:	68fb      	ldr	r3, [r7, #12]
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	021b      	lsls	r3, r3, #8
 800081c:	68fa      	ldr	r2, [r7, #12]
 800081e:	3201      	adds	r2, #1
 8000820:	7812      	ldrb	r2, [r2, #0]
 8000822:	4313      	orrs	r3, r2
 8000824:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 8000826:	e00d      	b.n	8000844 <LCD_DrawChar+0x12c>
		case 3:
		default:
			line = (pchar[0] << 16) | (pchar[1] << 8) | pchar[2];
 8000828:	68fb      	ldr	r3, [r7, #12]
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	041a      	lsls	r2, r3, #16
 800082e:	68fb      	ldr	r3, [r7, #12]
 8000830:	3301      	adds	r3, #1
 8000832:	781b      	ldrb	r3, [r3, #0]
 8000834:	021b      	lsls	r3, r3, #8
 8000836:	4313      	orrs	r3, r2
 8000838:	68fa      	ldr	r2, [r7, #12]
 800083a:	3202      	adds	r2, #2
 800083c:	7812      	ldrb	r2, [r2, #0]
 800083e:	4313      	orrs	r3, r2
 8000840:	627b      	str	r3, [r7, #36]	; 0x24
			break;
 8000842:	bf00      	nop
		}
		for (uint32_t j = 0; j < width; j++) {
 8000844:	2300      	movs	r3, #0
 8000846:	61fb      	str	r3, [r7, #28]
 8000848:	e025      	b.n	8000896 <LCD_DrawChar+0x17e>
			if (line & (1 << (width - j + offset - 1))) {
 800084a:	8aba      	ldrh	r2, [r7, #20]
 800084c:	69fb      	ldr	r3, [r7, #28]
 800084e:	1ad2      	subs	r2, r2, r3
 8000850:	7c7b      	ldrb	r3, [r7, #17]
 8000852:	4413      	add	r3, r2
 8000854:	3b01      	subs	r3, #1
 8000856:	2201      	movs	r2, #1
 8000858:	fa02 f303 	lsl.w	r3, r2, r3
 800085c:	461a      	mov	r2, r3
 800085e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000860:	4013      	ands	r3, r2
 8000862:	2b00      	cmp	r3, #0
 8000864:	d00a      	beq.n	800087c <LCD_DrawChar+0x164>
				LCD_DrawPixel((x + j), y, color);
 8000866:	69fb      	ldr	r3, [r7, #28]
 8000868:	b29a      	uxth	r2, r3
 800086a:	88fb      	ldrh	r3, [r7, #6]
 800086c:	4413      	add	r3, r2
 800086e:	b29b      	uxth	r3, r3
 8000870:	883a      	ldrh	r2, [r7, #0]
 8000872:	88b9      	ldrh	r1, [r7, #4]
 8000874:	4618      	mov	r0, r3
 8000876:	f7ff fdf7 	bl	8000468 <LCD_DrawPixel>
 800087a:	e009      	b.n	8000890 <LCD_DrawChar+0x178>
			} else {
				LCD_DrawPixel((x + j), y, bg);
 800087c:	69fb      	ldr	r3, [r7, #28]
 800087e:	b29a      	uxth	r2, r3
 8000880:	88fb      	ldrh	r3, [r7, #6]
 8000882:	4413      	add	r3, r2
 8000884:	b29b      	uxth	r3, r3
 8000886:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000888:	88b9      	ldrh	r1, [r7, #4]
 800088a:	4618      	mov	r0, r3
 800088c:	f7ff fdec 	bl	8000468 <LCD_DrawPixel>
		for (uint32_t j = 0; j < width; j++) {
 8000890:	69fb      	ldr	r3, [r7, #28]
 8000892:	3301      	adds	r3, #1
 8000894:	61fb      	str	r3, [r7, #28]
 8000896:	8abb      	ldrh	r3, [r7, #20]
 8000898:	69fa      	ldr	r2, [r7, #28]
 800089a:	429a      	cmp	r2, r3
 800089c:	d3d5      	bcc.n	800084a <LCD_DrawChar+0x132>
			}
		}
		y++;
 800089e:	88bb      	ldrh	r3, [r7, #4]
 80008a0:	3301      	adds	r3, #1
 80008a2:	80bb      	strh	r3, [r7, #4]
	for (uint32_t i = 0; i < height; i++) {
 80008a4:	6a3b      	ldr	r3, [r7, #32]
 80008a6:	3301      	adds	r3, #1
 80008a8:	623b      	str	r3, [r7, #32]
 80008aa:	8afb      	ldrh	r3, [r7, #22]
 80008ac:	6a3a      	ldr	r2, [r7, #32]
 80008ae:	429a      	cmp	r2, r3
 80008b0:	d393      	bcc.n	80007da <LCD_DrawChar+0xc2>
 80008b2:	e000      	b.n	80008b6 <LCD_DrawChar+0x19e>
		return;
 80008b4:	bf00      	nop
	}
}
 80008b6:	372c      	adds	r7, #44	; 0x2c
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd90      	pop	{r4, r7, pc}
 80008bc:	20000008 	.word	0x20000008
 80008c0:	2000009c 	.word	0x2000009c
 80008c4:	2000009e 	.word	0x2000009e

080008c8 <LCD_Printf>:
 * \param fmt	Format text
 * \param
 *
 * \return void
 */
void LCD_Printf(const char *fmt, ...) {
 80008c8:	b40f      	push	{r0, r1, r2, r3}
 80008ca:	b5b0      	push	{r4, r5, r7, lr}
 80008cc:	b086      	sub	sp, #24
 80008ce:	af02      	add	r7, sp, #8
	static char buf[256];
	char *p;
	va_list lst;

	va_start(lst, fmt);
 80008d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008d4:	60bb      	str	r3, [r7, #8]
	vsprintf(buf, fmt, lst);
 80008d6:	68ba      	ldr	r2, [r7, #8]
 80008d8:	6a39      	ldr	r1, [r7, #32]
 80008da:	4870      	ldr	r0, [pc, #448]	; (8000a9c <LCD_Printf+0x1d4>)
 80008dc:	f002 fc6c 	bl	80031b8 <vsiprintf>
	va_end(lst);

	volatile uint16_t height, width;
	height = fonts[m_font]->Height;
 80008e0:	4b6f      	ldr	r3, [pc, #444]	; (8000aa0 <LCD_Printf+0x1d8>)
 80008e2:	781b      	ldrb	r3, [r3, #0]
 80008e4:	461a      	mov	r2, r3
 80008e6:	4b6f      	ldr	r3, [pc, #444]	; (8000aa4 <LCD_Printf+0x1dc>)
 80008e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008ec:	88db      	ldrh	r3, [r3, #6]
 80008ee:	80fb      	strh	r3, [r7, #6]
	width = fonts[m_font]->Width;
 80008f0:	4b6b      	ldr	r3, [pc, #428]	; (8000aa0 <LCD_Printf+0x1d8>)
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b6b      	ldr	r3, [pc, #428]	; (8000aa4 <LCD_Printf+0x1dc>)
 80008f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008fc:	889b      	ldrh	r3, [r3, #4]
 80008fe:	80bb      	strh	r3, [r7, #4]

	p = buf;
 8000900:	4b66      	ldr	r3, [pc, #408]	; (8000a9c <LCD_Printf+0x1d4>)
 8000902:	60fb      	str	r3, [r7, #12]
	while (*p) {
 8000904:	e0bc      	b.n	8000a80 <LCD_Printf+0x1b8>
		if (*p == '\n') {
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	2b0a      	cmp	r3, #10
 800090c:	d10e      	bne.n	800092c <LCD_Printf+0x64>
			m_cursor_y += height;
 800090e:	88fb      	ldrh	r3, [r7, #6]
 8000910:	b29a      	uxth	r2, r3
 8000912:	4b65      	ldr	r3, [pc, #404]	; (8000aa8 <LCD_Printf+0x1e0>)
 8000914:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000918:	b29b      	uxth	r3, r3
 800091a:	4413      	add	r3, r2
 800091c:	b29b      	uxth	r3, r3
 800091e:	b21a      	sxth	r2, r3
 8000920:	4b61      	ldr	r3, [pc, #388]	; (8000aa8 <LCD_Printf+0x1e0>)
 8000922:	801a      	strh	r2, [r3, #0]
			m_cursor_x = 0;
 8000924:	4b61      	ldr	r3, [pc, #388]	; (8000aac <LCD_Printf+0x1e4>)
 8000926:	2200      	movs	r2, #0
 8000928:	801a      	strh	r2, [r3, #0]
 800092a:	e0a6      	b.n	8000a7a <LCD_Printf+0x1b2>
		} else if (*p == '\r') {
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	781b      	ldrb	r3, [r3, #0]
 8000930:	2b0d      	cmp	r3, #13
 8000932:	d103      	bne.n	800093c <LCD_Printf+0x74>
			m_cursor_x = 0;
 8000934:	4b5d      	ldr	r3, [pc, #372]	; (8000aac <LCD_Printf+0x1e4>)
 8000936:	2200      	movs	r2, #0
 8000938:	801a      	strh	r2, [r3, #0]
 800093a:	e09e      	b.n	8000a7a <LCD_Printf+0x1b2>
		} else if (*p == '\t') {
 800093c:	68fb      	ldr	r3, [r7, #12]
 800093e:	781b      	ldrb	r3, [r3, #0]
 8000940:	2b09      	cmp	r3, #9
 8000942:	d10d      	bne.n	8000960 <LCD_Printf+0x98>
			m_cursor_x += width * 4;
 8000944:	88bb      	ldrh	r3, [r7, #4]
 8000946:	b29b      	uxth	r3, r3
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	b29a      	uxth	r2, r3
 800094c:	4b57      	ldr	r3, [pc, #348]	; (8000aac <LCD_Printf+0x1e4>)
 800094e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000952:	b29b      	uxth	r3, r3
 8000954:	4413      	add	r3, r2
 8000956:	b29b      	uxth	r3, r3
 8000958:	b21a      	sxth	r2, r3
 800095a:	4b54      	ldr	r3, [pc, #336]	; (8000aac <LCD_Printf+0x1e4>)
 800095c:	801a      	strh	r2, [r3, #0]
 800095e:	e08c      	b.n	8000a7a <LCD_Printf+0x1b2>
		} else {
			if (m_cursor_x == 0) {
 8000960:	4b52      	ldr	r3, [pc, #328]	; (8000aac <LCD_Printf+0x1e4>)
 8000962:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d132      	bne.n	80009d0 <LCD_Printf+0x108>
				LCD_SetAddrWindow(0, m_cursor_y, m_width - 1,
 800096a:	4b4f      	ldr	r3, [pc, #316]	; (8000aa8 <LCD_Printf+0x1e0>)
 800096c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000970:	b299      	uxth	r1, r3
 8000972:	4b4f      	ldr	r3, [pc, #316]	; (8000ab0 <LCD_Printf+0x1e8>)
 8000974:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000978:	b29b      	uxth	r3, r3
 800097a:	3b01      	subs	r3, #1
 800097c:	b298      	uxth	r0, r3
 800097e:	4b4a      	ldr	r3, [pc, #296]	; (8000aa8 <LCD_Printf+0x1e0>)
 8000980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000984:	b29a      	uxth	r2, r3
 8000986:	88fb      	ldrh	r3, [r7, #6]
 8000988:	b29b      	uxth	r3, r3
 800098a:	4413      	add	r3, r2
 800098c:	b29b      	uxth	r3, r3
 800098e:	4602      	mov	r2, r0
 8000990:	2000      	movs	r0, #0
 8000992:	f7ff fe19 	bl	80005c8 <LCD_SetAddrWindow>
						m_cursor_y + height);
				LCD_Flood(m_textbgcolor, (long) m_width * height);
 8000996:	4b47      	ldr	r3, [pc, #284]	; (8000ab4 <LCD_Printf+0x1ec>)
 8000998:	881b      	ldrh	r3, [r3, #0]
 800099a:	4a45      	ldr	r2, [pc, #276]	; (8000ab0 <LCD_Printf+0x1e8>)
 800099c:	f9b2 2000 	ldrsh.w	r2, [r2]
 80009a0:	88f9      	ldrh	r1, [r7, #6]
 80009a2:	b289      	uxth	r1, r1
 80009a4:	fb01 f202 	mul.w	r2, r1, r2
 80009a8:	4611      	mov	r1, r2
 80009aa:	4618      	mov	r0, r3
 80009ac:	f7ff fd98 	bl	80004e0 <LCD_Flood>
				LCD_SetAddrWindow(0, 0, m_width - 1, m_height - 1);
 80009b0:	4b3f      	ldr	r3, [pc, #252]	; (8000ab0 <LCD_Printf+0x1e8>)
 80009b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	3b01      	subs	r3, #1
 80009ba:	b29a      	uxth	r2, r3
 80009bc:	4b3e      	ldr	r3, [pc, #248]	; (8000ab8 <LCD_Printf+0x1f0>)
 80009be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009c2:	b29b      	uxth	r3, r3
 80009c4:	3b01      	subs	r3, #1
 80009c6:	b29b      	uxth	r3, r3
 80009c8:	2100      	movs	r1, #0
 80009ca:	2000      	movs	r0, #0
 80009cc:	f7ff fdfc 	bl	80005c8 <LCD_SetAddrWindow>
			}
			if (m_cursor_y >= (m_height - height)) {
 80009d0:	4b35      	ldr	r3, [pc, #212]	; (8000aa8 <LCD_Printf+0x1e0>)
 80009d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009d6:	461a      	mov	r2, r3
 80009d8:	4b37      	ldr	r3, [pc, #220]	; (8000ab8 <LCD_Printf+0x1f0>)
 80009da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009de:	4619      	mov	r1, r3
 80009e0:	88fb      	ldrh	r3, [r7, #6]
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	1acb      	subs	r3, r1, r3
 80009e6:	429a      	cmp	r2, r3
 80009e8:	db07      	blt.n	80009fa <LCD_Printf+0x132>
				m_cursor_y = 0;
 80009ea:	4b2f      	ldr	r3, [pc, #188]	; (8000aa8 <LCD_Printf+0x1e0>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	801a      	strh	r2, [r3, #0]
				LCD_FillScreen(m_textbgcolor);
 80009f0:	4b30      	ldr	r3, [pc, #192]	; (8000ab4 <LCD_Printf+0x1ec>)
 80009f2:	881b      	ldrh	r3, [r3, #0]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fd9b 	bl	8000530 <LCD_FillScreen>
			}
			LCD_DrawChar(m_cursor_x, m_cursor_y, *p, m_textcolor, m_textbgcolor,
 80009fa:	4b2c      	ldr	r3, [pc, #176]	; (8000aac <LCD_Printf+0x1e4>)
 80009fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a00:	b298      	uxth	r0, r3
 8000a02:	4b29      	ldr	r3, [pc, #164]	; (8000aa8 <LCD_Printf+0x1e0>)
 8000a04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a08:	b299      	uxth	r1, r3
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	781c      	ldrb	r4, [r3, #0]
 8000a0e:	4b2b      	ldr	r3, [pc, #172]	; (8000abc <LCD_Printf+0x1f4>)
 8000a10:	881d      	ldrh	r5, [r3, #0]
 8000a12:	4b28      	ldr	r3, [pc, #160]	; (8000ab4 <LCD_Printf+0x1ec>)
 8000a14:	881b      	ldrh	r3, [r3, #0]
 8000a16:	4a22      	ldr	r2, [pc, #136]	; (8000aa0 <LCD_Printf+0x1d8>)
 8000a18:	7812      	ldrb	r2, [r2, #0]
 8000a1a:	9201      	str	r2, [sp, #4]
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	462b      	mov	r3, r5
 8000a20:	4622      	mov	r2, r4
 8000a22:	f7ff fe79 	bl	8000718 <LCD_DrawChar>
					m_font);
			m_cursor_x += width;
 8000a26:	88bb      	ldrh	r3, [r7, #4]
 8000a28:	b29a      	uxth	r2, r3
 8000a2a:	4b20      	ldr	r3, [pc, #128]	; (8000aac <LCD_Printf+0x1e4>)
 8000a2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a30:	b29b      	uxth	r3, r3
 8000a32:	4413      	add	r3, r2
 8000a34:	b29b      	uxth	r3, r3
 8000a36:	b21a      	sxth	r2, r3
 8000a38:	4b1c      	ldr	r3, [pc, #112]	; (8000aac <LCD_Printf+0x1e4>)
 8000a3a:	801a      	strh	r2, [r3, #0]
			if (m_wrap && (m_cursor_x > (m_width - width))) {
 8000a3c:	4b20      	ldr	r3, [pc, #128]	; (8000ac0 <LCD_Printf+0x1f8>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d01a      	beq.n	8000a7a <LCD_Printf+0x1b2>
 8000a44:	4b19      	ldr	r3, [pc, #100]	; (8000aac <LCD_Printf+0x1e4>)
 8000a46:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a4a:	461a      	mov	r2, r3
 8000a4c:	4b18      	ldr	r3, [pc, #96]	; (8000ab0 <LCD_Printf+0x1e8>)
 8000a4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a52:	4619      	mov	r1, r3
 8000a54:	88bb      	ldrh	r3, [r7, #4]
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	1acb      	subs	r3, r1, r3
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	dd0d      	ble.n	8000a7a <LCD_Printf+0x1b2>
				m_cursor_y += height;
 8000a5e:	88fb      	ldrh	r3, [r7, #6]
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	4b11      	ldr	r3, [pc, #68]	; (8000aa8 <LCD_Printf+0x1e0>)
 8000a64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a68:	b29b      	uxth	r3, r3
 8000a6a:	4413      	add	r3, r2
 8000a6c:	b29b      	uxth	r3, r3
 8000a6e:	b21a      	sxth	r2, r3
 8000a70:	4b0d      	ldr	r3, [pc, #52]	; (8000aa8 <LCD_Printf+0x1e0>)
 8000a72:	801a      	strh	r2, [r3, #0]
				m_cursor_x = 0;
 8000a74:	4b0d      	ldr	r3, [pc, #52]	; (8000aac <LCD_Printf+0x1e4>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	801a      	strh	r2, [r3, #0]
			}
		}
		p++;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	60fb      	str	r3, [r7, #12]
	while (*p) {
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	f47f af3e 	bne.w	8000906 <LCD_Printf+0x3e>
	}
}
 8000a8a:	bf00      	nop
 8000a8c:	bf00      	nop
 8000a8e:	3710      	adds	r7, #16
 8000a90:	46bd      	mov	sp, r7
 8000a92:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8000a96:	b004      	add	sp, #16
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	200000ac 	.word	0x200000ac
 8000aa0:	200000a8 	.word	0x200000a8
 8000aa4:	20000008 	.word	0x20000008
 8000aa8:	200000a2 	.word	0x200000a2
 8000aac:	200000a0 	.word	0x200000a0
 8000ab0:	2000009c 	.word	0x2000009c
 8000ab4:	200000a6 	.word	0x200000a6
 8000ab8:	2000009e 	.word	0x2000009e
 8000abc:	200000a4 	.word	0x200000a4
 8000ac0:	200000aa 	.word	0x200000aa

08000ac4 <LCD_SetCursor>:
 * \param x		The x-coordinate
 * \param y		The y-coordinate
 *
 * \return void
 */
void LCD_SetCursor(uint16_t x, uint16_t y) {
 8000ac4:	b480      	push	{r7}
 8000ac6:	b083      	sub	sp, #12
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	4603      	mov	r3, r0
 8000acc:	460a      	mov	r2, r1
 8000ace:	80fb      	strh	r3, [r7, #6]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	80bb      	strh	r3, [r7, #4]
	m_cursor_x = x;
 8000ad4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8000ad8:	4b05      	ldr	r3, [pc, #20]	; (8000af0 <LCD_SetCursor+0x2c>)
 8000ada:	801a      	strh	r2, [r3, #0]
	m_cursor_y = y;
 8000adc:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8000ae0:	4b04      	ldr	r3, [pc, #16]	; (8000af4 <LCD_SetCursor+0x30>)
 8000ae2:	801a      	strh	r2, [r3, #0]
}
 8000ae4:	bf00      	nop
 8000ae6:	370c      	adds	r7, #12
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bc80      	pop	{r7}
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop
 8000af0:	200000a0 	.word	0x200000a0
 8000af4:	200000a2 	.word	0x200000a2

08000af8 <LCD_SetTextSize>:
 *
 * \param s	Size
 *
 * \return void
 */
void LCD_SetTextSize(uint8_t s) {
 8000af8:	b480      	push	{r7}
 8000afa:	b083      	sub	sp, #12
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	71fb      	strb	r3, [r7, #7]
	if (s < 0) {
		m_font = 0;
	} else if (s >= fontsNum) {
 8000b02:	2201      	movs	r2, #1
 8000b04:	79fb      	ldrb	r3, [r7, #7]
 8000b06:	4293      	cmp	r3, r2
 8000b08:	d305      	bcc.n	8000b16 <LCD_SetTextSize+0x1e>
		m_font = fontsNum - 1;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	3b01      	subs	r3, #1
 8000b0e:	b2da      	uxtb	r2, r3
 8000b10:	4b05      	ldr	r3, [pc, #20]	; (8000b28 <LCD_SetTextSize+0x30>)
 8000b12:	701a      	strb	r2, [r3, #0]
	} else {
		m_font = s;
	}
}
 8000b14:	e002      	b.n	8000b1c <LCD_SetTextSize+0x24>
		m_font = s;
 8000b16:	4a04      	ldr	r2, [pc, #16]	; (8000b28 <LCD_SetTextSize+0x30>)
 8000b18:	79fb      	ldrb	r3, [r7, #7]
 8000b1a:	7013      	strb	r3, [r2, #0]
}
 8000b1c:	bf00      	nop
 8000b1e:	370c      	adds	r7, #12
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bc80      	pop	{r7}
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	200000a8 	.word	0x200000a8

08000b2c <LCD_SetTextColor>:
 * \param c		Text color
 * \param b		Background color
 *
 * \return void
 */
void LCD_SetTextColor(uint16_t c, uint16_t b) {
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	4603      	mov	r3, r0
 8000b34:	460a      	mov	r2, r1
 8000b36:	80fb      	strh	r3, [r7, #6]
 8000b38:	4613      	mov	r3, r2
 8000b3a:	80bb      	strh	r3, [r7, #4]
	m_textcolor = c;
 8000b3c:	4a05      	ldr	r2, [pc, #20]	; (8000b54 <LCD_SetTextColor+0x28>)
 8000b3e:	88fb      	ldrh	r3, [r7, #6]
 8000b40:	8013      	strh	r3, [r2, #0]
	m_textbgcolor = b;
 8000b42:	4a05      	ldr	r2, [pc, #20]	; (8000b58 <LCD_SetTextColor+0x2c>)
 8000b44:	88bb      	ldrh	r3, [r7, #4]
 8000b46:	8013      	strh	r3, [r2, #0]
}
 8000b48:	bf00      	nop
 8000b4a:	370c      	adds	r7, #12
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bc80      	pop	{r7}
 8000b50:	4770      	bx	lr
 8000b52:	bf00      	nop
 8000b54:	200000a4 	.word	0x200000a4
 8000b58:	200000a6 	.word	0x200000a6

08000b5c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b082      	sub	sp, #8
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	if (htim == &htim1) {
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	4a0f      	ldr	r2, [pc, #60]	; (8000ba4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d116      	bne.n	8000b9a <HAL_TIM_PeriodElapsedCallback+0x3e>
		freq = TIM2->CNT + (TIM3->CNT << 16);
 8000b6c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000b70:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000b72:	4b0d      	ldr	r3, [pc, #52]	; (8000ba8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8000b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b76:	041b      	lsls	r3, r3, #16
 8000b78:	4413      	add	r3, r2
 8000b7a:	4a0c      	ldr	r2, [pc, #48]	; (8000bac <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000b7c:	6013      	str	r3, [r2, #0]
		HAL_TIM_Base_Stop_IT(&htim1);
 8000b7e:	4809      	ldr	r0, [pc, #36]	; (8000ba4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000b80:	f001 fe22 	bl	80027c8 <HAL_TIM_Base_Stop_IT>
		__HAL_TIM_SET_COUNTER(&htim2, 0x0000);
 8000b84:	4b0a      	ldr	r3, [pc, #40]	; (8000bb0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2200      	movs	r2, #0
 8000b8a:	625a      	str	r2, [r3, #36]	; 0x24
		__HAL_TIM_SET_COUNTER(&htim3, 0x0000);
 8000b8c:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2200      	movs	r2, #0
 8000b92:	625a      	str	r2, [r3, #36]	; 0x24
		HAL_TIM_Base_Start_IT(&htim1);
 8000b94:	4803      	ldr	r0, [pc, #12]	; (8000ba4 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8000b96:	f001 fdc5 	bl	8002724 <HAL_TIM_Base_Start_IT>
	}
}
 8000b9a:	bf00      	nop
 8000b9c:	3708      	adds	r7, #8
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	2000020c 	.word	0x2000020c
 8000ba8:	40000400 	.word	0x40000400
 8000bac:	200001ac 	.word	0x200001ac
 8000bb0:	20000254 	.word	0x20000254
 8000bb4:	2000029c 	.word	0x2000029c

08000bb8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000bbe:	f000 fb99 	bl	80012f4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000bc2:	f000 f891 	bl	8000ce8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000bc6:	f7ff fac1 	bl	800014c <MX_GPIO_Init>
	MX_TIM1_Init();
 8000bca:	f000 f9ed 	bl	8000fa8 <MX_TIM1_Init>
	MX_TIM2_Init();
 8000bce:	f000 fa45 	bl	800105c <MX_TIM2_Init>
	MX_TIM3_Init();
 8000bd2:	f000 faad 	bl	8001130 <MX_TIM3_Init>
	MX_SPI1_Init();
 8000bd6:	f000 f8d1 	bl	8000d7c <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(100);
 8000bda:	2064      	movs	r0, #100	; 0x64
 8000bdc:	f000 fbec 	bl	80013b8 <HAL_Delay>
	HAL_TIM_Base_Start_IT(&htim1);
 8000be0:	4830      	ldr	r0, [pc, #192]	; (8000ca4 <main+0xec>)
 8000be2:	f001 fd9f 	bl	8002724 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim2);
 8000be6:	4830      	ldr	r0, [pc, #192]	; (8000ca8 <main+0xf0>)
 8000be8:	f001 fd52 	bl	8002690 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start(&htim3);
 8000bec:	482f      	ldr	r0, [pc, #188]	; (8000cac <main+0xf4>)
 8000bee:	f001 fd4f 	bl	8002690 <HAL_TIM_Base_Start>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	LCD_Init(&hspi1);
 8000bf2:	482f      	ldr	r0, [pc, #188]	; (8000cb0 <main+0xf8>)
 8000bf4:	f7ff fb90 	bl	8000318 <LCD_Init>

	while (1) {
		/* USER CODE END WHILE */

		LCD_SetCursor(9, 9);
 8000bf8:	2109      	movs	r1, #9
 8000bfa:	2009      	movs	r0, #9
 8000bfc:	f7ff ff62 	bl	8000ac4 <LCD_SetCursor>
		LCD_Printf("%i%i.%i%i%i MHz", freq % 100000000 / 10000000,
 8000c00:	4b2c      	ldr	r3, [pc, #176]	; (8000cb4 <main+0xfc>)
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	4b2c      	ldr	r3, [pc, #176]	; (8000cb8 <main+0x100>)
 8000c06:	fba3 1302 	umull	r1, r3, r3, r2
 8000c0a:	0e5b      	lsrs	r3, r3, #25
 8000c0c:	492b      	ldr	r1, [pc, #172]	; (8000cbc <main+0x104>)
 8000c0e:	fb01 f303 	mul.w	r3, r1, r3
 8000c12:	1ad3      	subs	r3, r2, r3
 8000c14:	4a2a      	ldr	r2, [pc, #168]	; (8000cc0 <main+0x108>)
 8000c16:	fba2 2303 	umull	r2, r3, r2, r3
 8000c1a:	0d98      	lsrs	r0, r3, #22
				freq % 10000000 / 1000000, freq % 1000000 / 100000,
 8000c1c:	4b25      	ldr	r3, [pc, #148]	; (8000cb4 <main+0xfc>)
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	4b27      	ldr	r3, [pc, #156]	; (8000cc0 <main+0x108>)
 8000c22:	fba3 1302 	umull	r1, r3, r3, r2
 8000c26:	0d9b      	lsrs	r3, r3, #22
 8000c28:	4926      	ldr	r1, [pc, #152]	; (8000cc4 <main+0x10c>)
 8000c2a:	fb01 f303 	mul.w	r3, r1, r3
 8000c2e:	1ad3      	subs	r3, r2, r3
		LCD_Printf("%i%i.%i%i%i MHz", freq % 100000000 / 10000000,
 8000c30:	4a25      	ldr	r2, [pc, #148]	; (8000cc8 <main+0x110>)
 8000c32:	fba2 2303 	umull	r2, r3, r2, r3
 8000c36:	0c9c      	lsrs	r4, r3, #18
				freq % 10000000 / 1000000, freq % 1000000 / 100000,
 8000c38:	4b1e      	ldr	r3, [pc, #120]	; (8000cb4 <main+0xfc>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b22      	ldr	r3, [pc, #136]	; (8000cc8 <main+0x110>)
 8000c3e:	fba3 1302 	umull	r1, r3, r3, r2
 8000c42:	0c9b      	lsrs	r3, r3, #18
 8000c44:	4921      	ldr	r1, [pc, #132]	; (8000ccc <main+0x114>)
 8000c46:	fb01 f303 	mul.w	r3, r1, r3
 8000c4a:	1ad3      	subs	r3, r2, r3
		LCD_Printf("%i%i.%i%i%i MHz", freq % 100000000 / 10000000,
 8000c4c:	095b      	lsrs	r3, r3, #5
 8000c4e:	4a20      	ldr	r2, [pc, #128]	; (8000cd0 <main+0x118>)
 8000c50:	fba2 2303 	umull	r2, r3, r2, r3
 8000c54:	09dd      	lsrs	r5, r3, #7
				freq % 100000 / 10000, freq % 1000 / 100);
 8000c56:	4b17      	ldr	r3, [pc, #92]	; (8000cb4 <main+0xfc>)
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	0953      	lsrs	r3, r2, #5
 8000c5c:	491c      	ldr	r1, [pc, #112]	; (8000cd0 <main+0x118>)
 8000c5e:	fba1 1303 	umull	r1, r3, r1, r3
 8000c62:	09db      	lsrs	r3, r3, #7
 8000c64:	491b      	ldr	r1, [pc, #108]	; (8000cd4 <main+0x11c>)
 8000c66:	fb01 f303 	mul.w	r3, r1, r3
 8000c6a:	1ad3      	subs	r3, r2, r3
		LCD_Printf("%i%i.%i%i%i MHz", freq % 100000000 / 10000000,
 8000c6c:	4a1a      	ldr	r2, [pc, #104]	; (8000cd8 <main+0x120>)
 8000c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c72:	0b59      	lsrs	r1, r3, #13
				freq % 100000 / 10000, freq % 1000 / 100);
 8000c74:	4b0f      	ldr	r3, [pc, #60]	; (8000cb4 <main+0xfc>)
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	4b18      	ldr	r3, [pc, #96]	; (8000cdc <main+0x124>)
 8000c7a:	fba3 6302 	umull	r6, r3, r3, r2
 8000c7e:	099b      	lsrs	r3, r3, #6
 8000c80:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8000c84:	fb06 f303 	mul.w	r3, r6, r3
 8000c88:	1ad3      	subs	r3, r2, r3
		LCD_Printf("%i%i.%i%i%i MHz", freq % 100000000 / 10000000,
 8000c8a:	4a15      	ldr	r2, [pc, #84]	; (8000ce0 <main+0x128>)
 8000c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8000c90:	095b      	lsrs	r3, r3, #5
 8000c92:	9301      	str	r3, [sp, #4]
 8000c94:	9100      	str	r1, [sp, #0]
 8000c96:	462b      	mov	r3, r5
 8000c98:	4622      	mov	r2, r4
 8000c9a:	4601      	mov	r1, r0
 8000c9c:	4811      	ldr	r0, [pc, #68]	; (8000ce4 <main+0x12c>)
 8000c9e:	f7ff fe13 	bl	80008c8 <LCD_Printf>
		LCD_SetCursor(9, 9);
 8000ca2:	e7a9      	b.n	8000bf8 <main+0x40>
 8000ca4:	2000020c 	.word	0x2000020c
 8000ca8:	20000254 	.word	0x20000254
 8000cac:	2000029c 	.word	0x2000029c
 8000cb0:	200001b0 	.word	0x200001b0
 8000cb4:	200001ac 	.word	0x200001ac
 8000cb8:	55e63b89 	.word	0x55e63b89
 8000cbc:	05f5e100 	.word	0x05f5e100
 8000cc0:	6b5fca6b 	.word	0x6b5fca6b
 8000cc4:	00989680 	.word	0x00989680
 8000cc8:	431bde83 	.word	0x431bde83
 8000ccc:	000f4240 	.word	0x000f4240
 8000cd0:	0a7c5ac5 	.word	0x0a7c5ac5
 8000cd4:	000186a0 	.word	0x000186a0
 8000cd8:	d1b71759 	.word	0xd1b71759
 8000cdc:	10624dd3 	.word	0x10624dd3
 8000ce0:	51eb851f 	.word	0x51eb851f
 8000ce4:	08003a98 	.word	0x08003a98

08000ce8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b090      	sub	sp, #64	; 0x40
 8000cec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000cee:	f107 0318 	add.w	r3, r7, #24
 8000cf2:	2228      	movs	r2, #40	; 0x28
 8000cf4:	2100      	movs	r1, #0
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f002 fa40 	bl	800317c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
 8000d06:	60da      	str	r2, [r3, #12]
 8000d08:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d12:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000d14:	2300      	movs	r3, #0
 8000d16:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000d18:	2301      	movs	r3, #1
 8000d1a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d20:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000d24:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000d26:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000d2a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000d2c:	f107 0318 	add.w	r3, r7, #24
 8000d30:	4618      	mov	r0, r3
 8000d32:	f000 fe0f 	bl	8001954 <HAL_RCC_OscConfig>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <SystemClock_Config+0x58>
		Error_Handler();
 8000d3c:	f000 f819 	bl	8000d72 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000d40:	230f      	movs	r3, #15
 8000d42:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d44:	2302      	movs	r3, #2
 8000d46:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d50:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	2102      	movs	r1, #2
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f001 f87c 	bl	8001e58 <HAL_RCC_ClockConfig>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <SystemClock_Config+0x82>
		Error_Handler();
 8000d66:	f000 f804 	bl	8000d72 <Error_Handler>
	}
}
 8000d6a:	bf00      	nop
 8000d6c:	3740      	adds	r7, #64	; 0x40
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}

08000d72 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000d72:	b480      	push	{r7}
 8000d74:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d76:	b672      	cpsid	i
}
 8000d78:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000d7a:	e7fe      	b.n	8000d7a <Error_Handler+0x8>

08000d7c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000d80:	4b18      	ldr	r3, [pc, #96]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000d82:	4a19      	ldr	r2, [pc, #100]	; (8000de8 <MX_SPI1_Init+0x6c>)
 8000d84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000d86:	4b17      	ldr	r3, [pc, #92]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000d88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000d8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000d8e:	4b15      	ldr	r3, [pc, #84]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000d90:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000d94:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d96:	4b13      	ldr	r3, [pc, #76]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000d9c:	4b11      	ldr	r3, [pc, #68]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000d9e:	2202      	movs	r2, #2
 8000da0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000da2:	4b10      	ldr	r3, [pc, #64]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000da8:	4b0e      	ldr	r3, [pc, #56]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000daa:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000db0:	4b0c      	ldr	r3, [pc, #48]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000db2:	2218      	movs	r2, #24
 8000db4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000db6:	4b0b      	ldr	r3, [pc, #44]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000dbc:	4b09      	ldr	r3, [pc, #36]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dc2:	4b08      	ldr	r3, [pc, #32]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000dca:	220a      	movs	r2, #10
 8000dcc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000dce:	4805      	ldr	r0, [pc, #20]	; (8000de4 <MX_SPI1_Init+0x68>)
 8000dd0:	f001 f9a8 	bl	8002124 <HAL_SPI_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000dda:	f7ff ffca 	bl	8000d72 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	200001b0 	.word	0x200001b0
 8000de8:	40013000 	.word	0x40013000

08000dec <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df4:	f107 0310 	add.w	r3, r7, #16
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
 8000dfe:	609a      	str	r2, [r3, #8]
 8000e00:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a15      	ldr	r2, [pc, #84]	; (8000e5c <HAL_SPI_MspInit+0x70>)
 8000e08:	4293      	cmp	r3, r2
 8000e0a:	d123      	bne.n	8000e54 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000e0c:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <HAL_SPI_MspInit+0x74>)
 8000e0e:	699b      	ldr	r3, [r3, #24]
 8000e10:	4a13      	ldr	r2, [pc, #76]	; (8000e60 <HAL_SPI_MspInit+0x74>)
 8000e12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e16:	6193      	str	r3, [r2, #24]
 8000e18:	4b11      	ldr	r3, [pc, #68]	; (8000e60 <HAL_SPI_MspInit+0x74>)
 8000e1a:	699b      	ldr	r3, [r3, #24]
 8000e1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e20:	60fb      	str	r3, [r7, #12]
 8000e22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e24:	4b0e      	ldr	r3, [pc, #56]	; (8000e60 <HAL_SPI_MspInit+0x74>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	4a0d      	ldr	r2, [pc, #52]	; (8000e60 <HAL_SPI_MspInit+0x74>)
 8000e2a:	f043 0304 	orr.w	r3, r3, #4
 8000e2e:	6193      	str	r3, [r2, #24]
 8000e30:	4b0b      	ldr	r3, [pc, #44]	; (8000e60 <HAL_SPI_MspInit+0x74>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	60bb      	str	r3, [r7, #8]
 8000e3a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000e3c:	23a0      	movs	r3, #160	; 0xa0
 8000e3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e40:	2302      	movs	r3, #2
 8000e42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e44:	2303      	movs	r3, #3
 8000e46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e48:	f107 0310 	add.w	r3, r7, #16
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4805      	ldr	r0, [pc, #20]	; (8000e64 <HAL_SPI_MspInit+0x78>)
 8000e50:	f000 fbe4 	bl	800161c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000e54:	bf00      	nop
 8000e56:	3720      	adds	r7, #32
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40013000 	.word	0x40013000
 8000e60:	40021000 	.word	0x40021000
 8000e64:	40010800 	.word	0x40010800

08000e68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	b085      	sub	sp, #20
 8000e6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000e6e:	4b15      	ldr	r3, [pc, #84]	; (8000ec4 <HAL_MspInit+0x5c>)
 8000e70:	699b      	ldr	r3, [r3, #24]
 8000e72:	4a14      	ldr	r2, [pc, #80]	; (8000ec4 <HAL_MspInit+0x5c>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6193      	str	r3, [r2, #24]
 8000e7a:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <HAL_MspInit+0x5c>)
 8000e7c:	699b      	ldr	r3, [r3, #24]
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e86:	4b0f      	ldr	r3, [pc, #60]	; (8000ec4 <HAL_MspInit+0x5c>)
 8000e88:	69db      	ldr	r3, [r3, #28]
 8000e8a:	4a0e      	ldr	r2, [pc, #56]	; (8000ec4 <HAL_MspInit+0x5c>)
 8000e8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e90:	61d3      	str	r3, [r2, #28]
 8000e92:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <HAL_MspInit+0x5c>)
 8000e94:	69db      	ldr	r3, [r3, #28]
 8000e96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e9a:	607b      	str	r3, [r7, #4]
 8000e9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e9e:	4b0a      	ldr	r3, [pc, #40]	; (8000ec8 <HAL_MspInit+0x60>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	60fb      	str	r3, [r7, #12]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000eaa:	60fb      	str	r3, [r7, #12]
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	4a04      	ldr	r2, [pc, #16]	; (8000ec8 <HAL_MspInit+0x60>)
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eba:	bf00      	nop
 8000ebc:	3714      	adds	r7, #20
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bc80      	pop	{r7}
 8000ec2:	4770      	bx	lr
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	40010000 	.word	0x40010000

08000ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ed0:	e7fe      	b.n	8000ed0 <NMI_Handler+0x4>

08000ed2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ed6:	e7fe      	b.n	8000ed6 <HardFault_Handler+0x4>

08000ed8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000edc:	e7fe      	b.n	8000edc <MemManage_Handler+0x4>

08000ede <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ee2:	e7fe      	b.n	8000ee2 <BusFault_Handler+0x4>

08000ee4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ee8:	e7fe      	b.n	8000ee8 <UsageFault_Handler+0x4>

08000eea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000eea:	b480      	push	{r7}
 8000eec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000eee:	bf00      	nop
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr

08000ef6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr

08000f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f02:	b480      	push	{r7}
 8000f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f06:	bf00      	nop
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bc80      	pop	{r7}
 8000f0c:	4770      	bx	lr

08000f0e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f12:	f000 fa35 	bl	8001380 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f16:	bf00      	nop
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000f20:	4802      	ldr	r0, [pc, #8]	; (8000f2c <TIM1_UP_IRQHandler+0x10>)
 8000f22:	f001 fcd8 	bl	80028d6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	2000020c 	.word	0x2000020c

08000f30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f38:	4a14      	ldr	r2, [pc, #80]	; (8000f8c <_sbrk+0x5c>)
 8000f3a:	4b15      	ldr	r3, [pc, #84]	; (8000f90 <_sbrk+0x60>)
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f44:	4b13      	ldr	r3, [pc, #76]	; (8000f94 <_sbrk+0x64>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d102      	bne.n	8000f52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <_sbrk+0x64>)
 8000f4e:	4a12      	ldr	r2, [pc, #72]	; (8000f98 <_sbrk+0x68>)
 8000f50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f52:	4b10      	ldr	r3, [pc, #64]	; (8000f94 <_sbrk+0x64>)
 8000f54:	681a      	ldr	r2, [r3, #0]
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4413      	add	r3, r2
 8000f5a:	693a      	ldr	r2, [r7, #16]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d207      	bcs.n	8000f70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f60:	f002 f8e2 	bl	8003128 <__errno>
 8000f64:	4603      	mov	r3, r0
 8000f66:	220c      	movs	r2, #12
 8000f68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6e:	e009      	b.n	8000f84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f70:	4b08      	ldr	r3, [pc, #32]	; (8000f94 <_sbrk+0x64>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f76:	4b07      	ldr	r3, [pc, #28]	; (8000f94 <_sbrk+0x64>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	4a05      	ldr	r2, [pc, #20]	; (8000f94 <_sbrk+0x64>)
 8000f80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f82:	68fb      	ldr	r3, [r7, #12]
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20005000 	.word	0x20005000
 8000f90:	00000400 	.word	0x00000400
 8000f94:	20000208 	.word	0x20000208
 8000f98:	200002f8 	.word	0x200002f8

08000f9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa0:	bf00      	nop
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bc80      	pop	{r7}
 8000fa6:	4770      	bx	lr

08000fa8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fae:	f107 0308 	add.w	r3, r7, #8
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fbc:	463b      	mov	r3, r7
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
 8000fc2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fc4:	4b23      	ldr	r3, [pc, #140]	; (8001054 <MX_TIM1_Init+0xac>)
 8000fc6:	4a24      	ldr	r2, [pc, #144]	; (8001058 <MX_TIM1_Init+0xb0>)
 8000fc8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8000fca:	4b22      	ldr	r3, [pc, #136]	; (8001054 <MX_TIM1_Init+0xac>)
 8000fcc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8000fd0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8000fd2:	4b20      	ldr	r3, [pc, #128]	; (8001054 <MX_TIM1_Init+0xac>)
 8000fd4:	2210      	movs	r2, #16
 8000fd6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8000fd8:	4b1e      	ldr	r3, [pc, #120]	; (8001054 <MX_TIM1_Init+0xac>)
 8000fda:	f242 720f 	movw	r2, #9999	; 0x270f
 8000fde:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe0:	4b1c      	ldr	r3, [pc, #112]	; (8001054 <MX_TIM1_Init+0xac>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000fe6:	4b1b      	ldr	r3, [pc, #108]	; (8001054 <MX_TIM1_Init+0xac>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fec:	4b19      	ldr	r3, [pc, #100]	; (8001054 <MX_TIM1_Init+0xac>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000ff2:	4818      	ldr	r0, [pc, #96]	; (8001054 <MX_TIM1_Init+0xac>)
 8000ff4:	f001 fafc 	bl	80025f0 <HAL_TIM_Base_Init>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d001      	beq.n	8001002 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000ffe:	f7ff feb8 	bl	8000d72 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001002:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001006:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001008:	f107 0308 	add.w	r3, r7, #8
 800100c:	4619      	mov	r1, r3
 800100e:	4811      	ldr	r0, [pc, #68]	; (8001054 <MX_TIM1_Init+0xac>)
 8001010:	f001 fd69 	bl	8002ae6 <HAL_TIM_ConfigClockSource>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800101a:	f7ff feaa 	bl	8000d72 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 800101e:	2108      	movs	r1, #8
 8001020:	480c      	ldr	r0, [pc, #48]	; (8001054 <MX_TIM1_Init+0xac>)
 8001022:	f001 fbff 	bl	8002824 <HAL_TIM_OnePulse_Init>
 8001026:	4603      	mov	r3, r0
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 800102c:	f7ff fea1 	bl	8000d72 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8001030:	2310      	movs	r3, #16
 8001032:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001034:	2300      	movs	r3, #0
 8001036:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001038:	463b      	mov	r3, r7
 800103a:	4619      	mov	r1, r3
 800103c:	4805      	ldr	r0, [pc, #20]	; (8001054 <MX_TIM1_Init+0xac>)
 800103e:	f002 f803 	bl	8003048 <HAL_TIMEx_MasterConfigSynchronization>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d001      	beq.n	800104c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001048:	f7ff fe93 	bl	8000d72 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800104c:	bf00      	nop
 800104e:	3718      	adds	r7, #24
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	2000020c 	.word	0x2000020c
 8001058:	40012c00 	.word	0x40012c00

0800105c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b08c      	sub	sp, #48	; 0x30
 8001060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001062:	f107 0320 	add.w	r3, r7, #32
 8001066:	2200      	movs	r2, #0
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	605a      	str	r2, [r3, #4]
 800106c:	609a      	str	r2, [r3, #8]
 800106e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001070:	f107 030c 	add.w	r3, r7, #12
 8001074:	2200      	movs	r2, #0
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	605a      	str	r2, [r3, #4]
 800107a:	609a      	str	r2, [r3, #8]
 800107c:	60da      	str	r2, [r3, #12]
 800107e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001080:	1d3b      	adds	r3, r7, #4
 8001082:	2200      	movs	r2, #0
 8001084:	601a      	str	r2, [r3, #0]
 8001086:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001088:	4b28      	ldr	r3, [pc, #160]	; (800112c <MX_TIM2_Init+0xd0>)
 800108a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800108e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001090:	4b26      	ldr	r3, [pc, #152]	; (800112c <MX_TIM2_Init+0xd0>)
 8001092:	2200      	movs	r2, #0
 8001094:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001096:	4b25      	ldr	r3, [pc, #148]	; (800112c <MX_TIM2_Init+0xd0>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 800109c:	4b23      	ldr	r3, [pc, #140]	; (800112c <MX_TIM2_Init+0xd0>)
 800109e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a4:	4b21      	ldr	r3, [pc, #132]	; (800112c <MX_TIM2_Init+0xd0>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010aa:	4b20      	ldr	r3, [pc, #128]	; (800112c <MX_TIM2_Init+0xd0>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010b0:	481e      	ldr	r0, [pc, #120]	; (800112c <MX_TIM2_Init+0xd0>)
 80010b2:	f001 fa9d 	bl	80025f0 <HAL_TIM_Base_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80010bc:	f7ff fe59 	bl	8000d72 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_ETRMODE2;
 80010c0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80010c4:	623b      	str	r3, [r7, #32]
  sClockSourceConfig.ClockPolarity = TIM_CLOCKPOLARITY_NONINVERTED;
 80010c6:	2300      	movs	r3, #0
 80010c8:	627b      	str	r3, [r7, #36]	; 0x24
  sClockSourceConfig.ClockPrescaler = TIM_CLOCKPRESCALER_DIV1;
 80010ca:	2300      	movs	r3, #0
 80010cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sClockSourceConfig.ClockFilter = 0;
 80010ce:	2300      	movs	r3, #0
 80010d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010d2:	f107 0320 	add.w	r3, r7, #32
 80010d6:	4619      	mov	r1, r3
 80010d8:	4814      	ldr	r0, [pc, #80]	; (800112c <MX_TIM2_Init+0xd0>)
 80010da:	f001 fd04 	bl	8002ae6 <HAL_TIM_ConfigClockSource>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80010e4:	f7ff fe45 	bl	8000d72 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80010e8:	2305      	movs	r3, #5
 80010ea:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 80010f0:	f107 030c 	add.w	r3, r7, #12
 80010f4:	4619      	mov	r1, r3
 80010f6:	480d      	ldr	r0, [pc, #52]	; (800112c <MX_TIM2_Init+0xd0>)
 80010f8:	f001 fdb9 	bl	8002c6e <HAL_TIM_SlaveConfigSynchro>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8001102:	f7ff fe36 	bl	8000d72 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001106:	2320      	movs	r3, #32
 8001108:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800110a:	2300      	movs	r3, #0
 800110c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800110e:	1d3b      	adds	r3, r7, #4
 8001110:	4619      	mov	r1, r3
 8001112:	4806      	ldr	r0, [pc, #24]	; (800112c <MX_TIM2_Init+0xd0>)
 8001114:	f001 ff98 	bl	8003048 <HAL_TIMEx_MasterConfigSynchronization>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 800111e:	f7ff fe28 	bl	8000d72 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001122:	bf00      	nop
 8001124:	3730      	adds	r7, #48	; 0x30
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	20000254 	.word	0x20000254

08001130 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001136:	f107 030c 	add.w	r3, r7, #12
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]
 8001140:	609a      	str	r2, [r3, #8]
 8001142:	60da      	str	r2, [r3, #12]
 8001144:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001146:	1d3b      	adds	r3, r7, #4
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
 800114c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800114e:	4b1e      	ldr	r3, [pc, #120]	; (80011c8 <MX_TIM3_Init+0x98>)
 8001150:	4a1e      	ldr	r2, [pc, #120]	; (80011cc <MX_TIM3_Init+0x9c>)
 8001152:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001154:	4b1c      	ldr	r3, [pc, #112]	; (80011c8 <MX_TIM3_Init+0x98>)
 8001156:	2200      	movs	r2, #0
 8001158:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800115a:	4b1b      	ldr	r3, [pc, #108]	; (80011c8 <MX_TIM3_Init+0x98>)
 800115c:	2200      	movs	r2, #0
 800115e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001160:	4b19      	ldr	r3, [pc, #100]	; (80011c8 <MX_TIM3_Init+0x98>)
 8001162:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001166:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001168:	4b17      	ldr	r3, [pc, #92]	; (80011c8 <MX_TIM3_Init+0x98>)
 800116a:	2200      	movs	r2, #0
 800116c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800116e:	4b16      	ldr	r3, [pc, #88]	; (80011c8 <MX_TIM3_Init+0x98>)
 8001170:	2200      	movs	r2, #0
 8001172:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001174:	4814      	ldr	r0, [pc, #80]	; (80011c8 <MX_TIM3_Init+0x98>)
 8001176:	f001 fa3b 	bl	80025f0 <HAL_TIM_Base_Init>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001180:	f7ff fdf7 	bl	8000d72 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001184:	2307      	movs	r3, #7
 8001186:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001188:	2310      	movs	r3, #16
 800118a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 800118c:	f107 030c 	add.w	r3, r7, #12
 8001190:	4619      	mov	r1, r3
 8001192:	480d      	ldr	r0, [pc, #52]	; (80011c8 <MX_TIM3_Init+0x98>)
 8001194:	f001 fd6b 	bl	8002c6e <HAL_TIM_SlaveConfigSynchro>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800119e:	f7ff fde8 	bl	8000d72 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011a6:	2300      	movs	r3, #0
 80011a8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011aa:	1d3b      	adds	r3, r7, #4
 80011ac:	4619      	mov	r1, r3
 80011ae:	4806      	ldr	r0, [pc, #24]	; (80011c8 <MX_TIM3_Init+0x98>)
 80011b0:	f001 ff4a 	bl	8003048 <HAL_TIMEx_MasterConfigSynchronization>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 80011ba:	f7ff fdda 	bl	8000d72 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80011be:	bf00      	nop
 80011c0:	3720      	adds	r7, #32
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	2000029c 	.word	0x2000029c
 80011cc:	40000400 	.word	0x40000400

080011d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b08a      	sub	sp, #40	; 0x28
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d8:	f107 0318 	add.w	r3, r7, #24
 80011dc:	2200      	movs	r2, #0
 80011de:	601a      	str	r2, [r3, #0]
 80011e0:	605a      	str	r2, [r3, #4]
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	60da      	str	r2, [r3, #12]
  if(tim_baseHandle->Instance==TIM1)
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a2b      	ldr	r2, [pc, #172]	; (8001298 <HAL_TIM_Base_MspInit+0xc8>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d114      	bne.n	800121a <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80011f0:	4b2a      	ldr	r3, [pc, #168]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 80011f2:	699b      	ldr	r3, [r3, #24]
 80011f4:	4a29      	ldr	r2, [pc, #164]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 80011f6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80011fa:	6193      	str	r3, [r2, #24]
 80011fc:	4b27      	ldr	r3, [pc, #156]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 80011fe:	699b      	ldr	r3, [r3, #24]
 8001200:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001208:	2200      	movs	r2, #0
 800120a:	2100      	movs	r1, #0
 800120c:	2019      	movs	r0, #25
 800120e:	f000 f9ce 	bl	80015ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001212:	2019      	movs	r0, #25
 8001214:	f000 f9e7 	bl	80015e6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001218:	e03a      	b.n	8001290 <HAL_TIM_Base_MspInit+0xc0>
  else if(tim_baseHandle->Instance==TIM2)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001222:	d124      	bne.n	800126e <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001224:	4b1d      	ldr	r3, [pc, #116]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 8001226:	69db      	ldr	r3, [r3, #28]
 8001228:	4a1c      	ldr	r2, [pc, #112]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 800122a:	f043 0301 	orr.w	r3, r3, #1
 800122e:	61d3      	str	r3, [r2, #28]
 8001230:	4b1a      	ldr	r3, [pc, #104]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 8001232:	69db      	ldr	r3, [r3, #28]
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123c:	4b17      	ldr	r3, [pc, #92]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 800123e:	699b      	ldr	r3, [r3, #24]
 8001240:	4a16      	ldr	r2, [pc, #88]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 8001242:	f043 0304 	orr.w	r3, r3, #4
 8001246:	6193      	str	r3, [r2, #24]
 8001248:	4b14      	ldr	r3, [pc, #80]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	60fb      	str	r3, [r7, #12]
 8001252:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001254:	2301      	movs	r3, #1
 8001256:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001258:	2300      	movs	r3, #0
 800125a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125c:	2300      	movs	r3, #0
 800125e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001260:	f107 0318 	add.w	r3, r7, #24
 8001264:	4619      	mov	r1, r3
 8001266:	480e      	ldr	r0, [pc, #56]	; (80012a0 <HAL_TIM_Base_MspInit+0xd0>)
 8001268:	f000 f9d8 	bl	800161c <HAL_GPIO_Init>
}
 800126c:	e010      	b.n	8001290 <HAL_TIM_Base_MspInit+0xc0>
  else if(tim_baseHandle->Instance==TIM3)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	4a0c      	ldr	r2, [pc, #48]	; (80012a4 <HAL_TIM_Base_MspInit+0xd4>)
 8001274:	4293      	cmp	r3, r2
 8001276:	d10b      	bne.n	8001290 <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001278:	4b08      	ldr	r3, [pc, #32]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 800127a:	69db      	ldr	r3, [r3, #28]
 800127c:	4a07      	ldr	r2, [pc, #28]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 800127e:	f043 0302 	orr.w	r3, r3, #2
 8001282:	61d3      	str	r3, [r2, #28]
 8001284:	4b05      	ldr	r3, [pc, #20]	; (800129c <HAL_TIM_Base_MspInit+0xcc>)
 8001286:	69db      	ldr	r3, [r3, #28]
 8001288:	f003 0302 	and.w	r3, r3, #2
 800128c:	60bb      	str	r3, [r7, #8]
 800128e:	68bb      	ldr	r3, [r7, #8]
}
 8001290:	bf00      	nop
 8001292:	3728      	adds	r7, #40	; 0x28
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	40012c00 	.word	0x40012c00
 800129c:	40021000 	.word	0x40021000
 80012a0:	40010800 	.word	0x40010800
 80012a4:	40000400 	.word	0x40000400

080012a8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012a8:	480c      	ldr	r0, [pc, #48]	; (80012dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80012aa:	490d      	ldr	r1, [pc, #52]	; (80012e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80012ac:	4a0d      	ldr	r2, [pc, #52]	; (80012e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80012ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012b0:	e002      	b.n	80012b8 <LoopCopyDataInit>

080012b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012b6:	3304      	adds	r3, #4

080012b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012bc:	d3f9      	bcc.n	80012b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012be:	4a0a      	ldr	r2, [pc, #40]	; (80012e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80012c0:	4c0a      	ldr	r4, [pc, #40]	; (80012ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80012c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012c4:	e001      	b.n	80012ca <LoopFillZerobss>

080012c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012c8:	3204      	adds	r2, #4

080012ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012cc:	d3fb      	bcc.n	80012c6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80012ce:	f7ff fe65 	bl	8000f9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80012d2:	f001 ff2f 	bl	8003134 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80012d6:	f7ff fc6f 	bl	8000bb8 <main>
  bx lr
 80012da:	4770      	bx	lr
  ldr r0, =_sdata
 80012dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012e0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 80012e4:	0800476c 	.word	0x0800476c
  ldr r2, =_sbss
 80012e8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 80012ec:	200002f8 	.word	0x200002f8

080012f0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80012f0:	e7fe      	b.n	80012f0 <ADC1_2_IRQHandler>
	...

080012f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012f8:	4b08      	ldr	r3, [pc, #32]	; (800131c <HAL_Init+0x28>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a07      	ldr	r2, [pc, #28]	; (800131c <HAL_Init+0x28>)
 80012fe:	f043 0310 	orr.w	r3, r3, #16
 8001302:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001304:	2003      	movs	r0, #3
 8001306:	f000 f947 	bl	8001598 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800130a:	200f      	movs	r0, #15
 800130c:	f000 f808 	bl	8001320 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001310:	f7ff fdaa 	bl	8000e68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	40022000 	.word	0x40022000

08001320 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001328:	4b12      	ldr	r3, [pc, #72]	; (8001374 <HAL_InitTick+0x54>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4b12      	ldr	r3, [pc, #72]	; (8001378 <HAL_InitTick+0x58>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	4619      	mov	r1, r3
 8001332:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001336:	fbb3 f3f1 	udiv	r3, r3, r1
 800133a:	fbb2 f3f3 	udiv	r3, r2, r3
 800133e:	4618      	mov	r0, r3
 8001340:	f000 f95f 	bl	8001602 <HAL_SYSTICK_Config>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800134a:	2301      	movs	r3, #1
 800134c:	e00e      	b.n	800136c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2b0f      	cmp	r3, #15
 8001352:	d80a      	bhi.n	800136a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001354:	2200      	movs	r2, #0
 8001356:	6879      	ldr	r1, [r7, #4]
 8001358:	f04f 30ff 	mov.w	r0, #4294967295
 800135c:	f000 f927 	bl	80015ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001360:	4a06      	ldr	r2, [pc, #24]	; (800137c <HAL_InitTick+0x5c>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001366:	2300      	movs	r3, #0
 8001368:	e000      	b.n	800136c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
}
 800136c:	4618      	mov	r0, r3
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	2000000c 	.word	0x2000000c
 8001378:	20000014 	.word	0x20000014
 800137c:	20000010 	.word	0x20000010

08001380 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001384:	4b05      	ldr	r3, [pc, #20]	; (800139c <HAL_IncTick+0x1c>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	461a      	mov	r2, r3
 800138a:	4b05      	ldr	r3, [pc, #20]	; (80013a0 <HAL_IncTick+0x20>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4413      	add	r3, r2
 8001390:	4a03      	ldr	r2, [pc, #12]	; (80013a0 <HAL_IncTick+0x20>)
 8001392:	6013      	str	r3, [r2, #0]
}
 8001394:	bf00      	nop
 8001396:	46bd      	mov	sp, r7
 8001398:	bc80      	pop	{r7}
 800139a:	4770      	bx	lr
 800139c:	20000014 	.word	0x20000014
 80013a0:	200002e4 	.word	0x200002e4

080013a4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  return uwTick;
 80013a8:	4b02      	ldr	r3, [pc, #8]	; (80013b4 <HAL_GetTick+0x10>)
 80013aa:	681b      	ldr	r3, [r3, #0]
}
 80013ac:	4618      	mov	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bc80      	pop	{r7}
 80013b2:	4770      	bx	lr
 80013b4:	200002e4 	.word	0x200002e4

080013b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80013c0:	f7ff fff0 	bl	80013a4 <HAL_GetTick>
 80013c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013d0:	d005      	beq.n	80013de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80013d2:	4b0a      	ldr	r3, [pc, #40]	; (80013fc <HAL_Delay+0x44>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	461a      	mov	r2, r3
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	4413      	add	r3, r2
 80013dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013de:	bf00      	nop
 80013e0:	f7ff ffe0 	bl	80013a4 <HAL_GetTick>
 80013e4:	4602      	mov	r2, r0
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	68fa      	ldr	r2, [r7, #12]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d8f7      	bhi.n	80013e0 <HAL_Delay+0x28>
  {
  }
}
 80013f0:	bf00      	nop
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	20000014 	.word	0x20000014

08001400 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001400:	b480      	push	{r7}
 8001402:	b085      	sub	sp, #20
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	f003 0307 	and.w	r3, r3, #7
 800140e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <__NVIC_SetPriorityGrouping+0x44>)
 8001412:	68db      	ldr	r3, [r3, #12]
 8001414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001416:	68ba      	ldr	r2, [r7, #8]
 8001418:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800141c:	4013      	ands	r3, r2
 800141e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001420:	68fb      	ldr	r3, [r7, #12]
 8001422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001428:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800142c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001432:	4a04      	ldr	r2, [pc, #16]	; (8001444 <__NVIC_SetPriorityGrouping+0x44>)
 8001434:	68bb      	ldr	r3, [r7, #8]
 8001436:	60d3      	str	r3, [r2, #12]
}
 8001438:	bf00      	nop
 800143a:	3714      	adds	r7, #20
 800143c:	46bd      	mov	sp, r7
 800143e:	bc80      	pop	{r7}
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	e000ed00 	.word	0xe000ed00

08001448 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001448:	b480      	push	{r7}
 800144a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800144c:	4b04      	ldr	r3, [pc, #16]	; (8001460 <__NVIC_GetPriorityGrouping+0x18>)
 800144e:	68db      	ldr	r3, [r3, #12]
 8001450:	0a1b      	lsrs	r3, r3, #8
 8001452:	f003 0307 	and.w	r3, r3, #7
}
 8001456:	4618      	mov	r0, r3
 8001458:	46bd      	mov	sp, r7
 800145a:	bc80      	pop	{r7}
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	4603      	mov	r3, r0
 800146c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800146e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001472:	2b00      	cmp	r3, #0
 8001474:	db0b      	blt.n	800148e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	f003 021f 	and.w	r2, r3, #31
 800147c:	4906      	ldr	r1, [pc, #24]	; (8001498 <__NVIC_EnableIRQ+0x34>)
 800147e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001482:	095b      	lsrs	r3, r3, #5
 8001484:	2001      	movs	r0, #1
 8001486:	fa00 f202 	lsl.w	r2, r0, r2
 800148a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800148e:	bf00      	nop
 8001490:	370c      	adds	r7, #12
 8001492:	46bd      	mov	sp, r7
 8001494:	bc80      	pop	{r7}
 8001496:	4770      	bx	lr
 8001498:	e000e100 	.word	0xe000e100

0800149c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	4603      	mov	r3, r0
 80014a4:	6039      	str	r1, [r7, #0]
 80014a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	db0a      	blt.n	80014c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	490c      	ldr	r1, [pc, #48]	; (80014e8 <__NVIC_SetPriority+0x4c>)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	0112      	lsls	r2, r2, #4
 80014bc:	b2d2      	uxtb	r2, r2
 80014be:	440b      	add	r3, r1
 80014c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014c4:	e00a      	b.n	80014dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c6:	683b      	ldr	r3, [r7, #0]
 80014c8:	b2da      	uxtb	r2, r3
 80014ca:	4908      	ldr	r1, [pc, #32]	; (80014ec <__NVIC_SetPriority+0x50>)
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	f003 030f 	and.w	r3, r3, #15
 80014d2:	3b04      	subs	r3, #4
 80014d4:	0112      	lsls	r2, r2, #4
 80014d6:	b2d2      	uxtb	r2, r2
 80014d8:	440b      	add	r3, r1
 80014da:	761a      	strb	r2, [r3, #24]
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bc80      	pop	{r7}
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000e100 	.word	0xe000e100
 80014ec:	e000ed00 	.word	0xe000ed00

080014f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014f0:	b480      	push	{r7}
 80014f2:	b089      	sub	sp, #36	; 0x24
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	60f8      	str	r0, [r7, #12]
 80014f8:	60b9      	str	r1, [r7, #8]
 80014fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f003 0307 	and.w	r3, r3, #7
 8001502:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001504:	69fb      	ldr	r3, [r7, #28]
 8001506:	f1c3 0307 	rsb	r3, r3, #7
 800150a:	2b04      	cmp	r3, #4
 800150c:	bf28      	it	cs
 800150e:	2304      	movcs	r3, #4
 8001510:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	3304      	adds	r3, #4
 8001516:	2b06      	cmp	r3, #6
 8001518:	d902      	bls.n	8001520 <NVIC_EncodePriority+0x30>
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	3b03      	subs	r3, #3
 800151e:	e000      	b.n	8001522 <NVIC_EncodePriority+0x32>
 8001520:	2300      	movs	r3, #0
 8001522:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001524:	f04f 32ff 	mov.w	r2, #4294967295
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	43da      	mvns	r2, r3
 8001530:	68bb      	ldr	r3, [r7, #8]
 8001532:	401a      	ands	r2, r3
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001538:	f04f 31ff 	mov.w	r1, #4294967295
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	fa01 f303 	lsl.w	r3, r1, r3
 8001542:	43d9      	mvns	r1, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001548:	4313      	orrs	r3, r2
         );
}
 800154a:	4618      	mov	r0, r3
 800154c:	3724      	adds	r7, #36	; 0x24
 800154e:	46bd      	mov	sp, r7
 8001550:	bc80      	pop	{r7}
 8001552:	4770      	bx	lr

08001554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3b01      	subs	r3, #1
 8001560:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001564:	d301      	bcc.n	800156a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001566:	2301      	movs	r3, #1
 8001568:	e00f      	b.n	800158a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800156a:	4a0a      	ldr	r2, [pc, #40]	; (8001594 <SysTick_Config+0x40>)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3b01      	subs	r3, #1
 8001570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001572:	210f      	movs	r1, #15
 8001574:	f04f 30ff 	mov.w	r0, #4294967295
 8001578:	f7ff ff90 	bl	800149c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800157c:	4b05      	ldr	r3, [pc, #20]	; (8001594 <SysTick_Config+0x40>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001582:	4b04      	ldr	r3, [pc, #16]	; (8001594 <SysTick_Config+0x40>)
 8001584:	2207      	movs	r2, #7
 8001586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	e000e010 	.word	0xe000e010

08001598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ff2d 	bl	8001400 <__NVIC_SetPriorityGrouping>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b086      	sub	sp, #24
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
 80015ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015c0:	f7ff ff42 	bl	8001448 <__NVIC_GetPriorityGrouping>
 80015c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	68b9      	ldr	r1, [r7, #8]
 80015ca:	6978      	ldr	r0, [r7, #20]
 80015cc:	f7ff ff90 	bl	80014f0 <NVIC_EncodePriority>
 80015d0:	4602      	mov	r2, r0
 80015d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d6:	4611      	mov	r1, r2
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff ff5f 	bl	800149c <__NVIC_SetPriority>
}
 80015de:	bf00      	nop
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b082      	sub	sp, #8
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	4603      	mov	r3, r0
 80015ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff ff35 	bl	8001464 <__NVIC_EnableIRQ>
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}

08001602 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b082      	sub	sp, #8
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800160a:	6878      	ldr	r0, [r7, #4]
 800160c:	f7ff ffa2 	bl	8001554 <SysTick_Config>
 8001610:	4603      	mov	r3, r0
}
 8001612:	4618      	mov	r0, r3
 8001614:	3708      	adds	r7, #8
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
	...

0800161c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800161c:	b480      	push	{r7}
 800161e:	b08b      	sub	sp, #44	; 0x2c
 8001620:	af00      	add	r7, sp, #0
 8001622:	6078      	str	r0, [r7, #4]
 8001624:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001626:	2300      	movs	r3, #0
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800162a:	2300      	movs	r3, #0
 800162c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800162e:	e169      	b.n	8001904 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001630:	2201      	movs	r2, #1
 8001632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001634:	fa02 f303 	lsl.w	r3, r2, r3
 8001638:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	69fa      	ldr	r2, [r7, #28]
 8001640:	4013      	ands	r3, r2
 8001642:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	429a      	cmp	r2, r3
 800164a:	f040 8158 	bne.w	80018fe <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	4a9a      	ldr	r2, [pc, #616]	; (80018bc <HAL_GPIO_Init+0x2a0>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d05e      	beq.n	8001716 <HAL_GPIO_Init+0xfa>
 8001658:	4a98      	ldr	r2, [pc, #608]	; (80018bc <HAL_GPIO_Init+0x2a0>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d875      	bhi.n	800174a <HAL_GPIO_Init+0x12e>
 800165e:	4a98      	ldr	r2, [pc, #608]	; (80018c0 <HAL_GPIO_Init+0x2a4>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d058      	beq.n	8001716 <HAL_GPIO_Init+0xfa>
 8001664:	4a96      	ldr	r2, [pc, #600]	; (80018c0 <HAL_GPIO_Init+0x2a4>)
 8001666:	4293      	cmp	r3, r2
 8001668:	d86f      	bhi.n	800174a <HAL_GPIO_Init+0x12e>
 800166a:	4a96      	ldr	r2, [pc, #600]	; (80018c4 <HAL_GPIO_Init+0x2a8>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d052      	beq.n	8001716 <HAL_GPIO_Init+0xfa>
 8001670:	4a94      	ldr	r2, [pc, #592]	; (80018c4 <HAL_GPIO_Init+0x2a8>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d869      	bhi.n	800174a <HAL_GPIO_Init+0x12e>
 8001676:	4a94      	ldr	r2, [pc, #592]	; (80018c8 <HAL_GPIO_Init+0x2ac>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d04c      	beq.n	8001716 <HAL_GPIO_Init+0xfa>
 800167c:	4a92      	ldr	r2, [pc, #584]	; (80018c8 <HAL_GPIO_Init+0x2ac>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d863      	bhi.n	800174a <HAL_GPIO_Init+0x12e>
 8001682:	4a92      	ldr	r2, [pc, #584]	; (80018cc <HAL_GPIO_Init+0x2b0>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d046      	beq.n	8001716 <HAL_GPIO_Init+0xfa>
 8001688:	4a90      	ldr	r2, [pc, #576]	; (80018cc <HAL_GPIO_Init+0x2b0>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d85d      	bhi.n	800174a <HAL_GPIO_Init+0x12e>
 800168e:	2b12      	cmp	r3, #18
 8001690:	d82a      	bhi.n	80016e8 <HAL_GPIO_Init+0xcc>
 8001692:	2b12      	cmp	r3, #18
 8001694:	d859      	bhi.n	800174a <HAL_GPIO_Init+0x12e>
 8001696:	a201      	add	r2, pc, #4	; (adr r2, 800169c <HAL_GPIO_Init+0x80>)
 8001698:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800169c:	08001717 	.word	0x08001717
 80016a0:	080016f1 	.word	0x080016f1
 80016a4:	08001703 	.word	0x08001703
 80016a8:	08001745 	.word	0x08001745
 80016ac:	0800174b 	.word	0x0800174b
 80016b0:	0800174b 	.word	0x0800174b
 80016b4:	0800174b 	.word	0x0800174b
 80016b8:	0800174b 	.word	0x0800174b
 80016bc:	0800174b 	.word	0x0800174b
 80016c0:	0800174b 	.word	0x0800174b
 80016c4:	0800174b 	.word	0x0800174b
 80016c8:	0800174b 	.word	0x0800174b
 80016cc:	0800174b 	.word	0x0800174b
 80016d0:	0800174b 	.word	0x0800174b
 80016d4:	0800174b 	.word	0x0800174b
 80016d8:	0800174b 	.word	0x0800174b
 80016dc:	0800174b 	.word	0x0800174b
 80016e0:	080016f9 	.word	0x080016f9
 80016e4:	0800170d 	.word	0x0800170d
 80016e8:	4a79      	ldr	r2, [pc, #484]	; (80018d0 <HAL_GPIO_Init+0x2b4>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d013      	beq.n	8001716 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80016ee:	e02c      	b.n	800174a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	68db      	ldr	r3, [r3, #12]
 80016f4:	623b      	str	r3, [r7, #32]
          break;
 80016f6:	e029      	b.n	800174c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	3304      	adds	r3, #4
 80016fe:	623b      	str	r3, [r7, #32]
          break;
 8001700:	e024      	b.n	800174c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	3308      	adds	r3, #8
 8001708:	623b      	str	r3, [r7, #32]
          break;
 800170a:	e01f      	b.n	800174c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	68db      	ldr	r3, [r3, #12]
 8001710:	330c      	adds	r3, #12
 8001712:	623b      	str	r3, [r7, #32]
          break;
 8001714:	e01a      	b.n	800174c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d102      	bne.n	8001724 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800171e:	2304      	movs	r3, #4
 8001720:	623b      	str	r3, [r7, #32]
          break;
 8001722:	e013      	b.n	800174c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	689b      	ldr	r3, [r3, #8]
 8001728:	2b01      	cmp	r3, #1
 800172a:	d105      	bne.n	8001738 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800172c:	2308      	movs	r3, #8
 800172e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	69fa      	ldr	r2, [r7, #28]
 8001734:	611a      	str	r2, [r3, #16]
          break;
 8001736:	e009      	b.n	800174c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001738:	2308      	movs	r3, #8
 800173a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	69fa      	ldr	r2, [r7, #28]
 8001740:	615a      	str	r2, [r3, #20]
          break;
 8001742:	e003      	b.n	800174c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001744:	2300      	movs	r3, #0
 8001746:	623b      	str	r3, [r7, #32]
          break;
 8001748:	e000      	b.n	800174c <HAL_GPIO_Init+0x130>
          break;
 800174a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	2bff      	cmp	r3, #255	; 0xff
 8001750:	d801      	bhi.n	8001756 <HAL_GPIO_Init+0x13a>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	e001      	b.n	800175a <HAL_GPIO_Init+0x13e>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	3304      	adds	r3, #4
 800175a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	2bff      	cmp	r3, #255	; 0xff
 8001760:	d802      	bhi.n	8001768 <HAL_GPIO_Init+0x14c>
 8001762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	e002      	b.n	800176e <HAL_GPIO_Init+0x152>
 8001768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800176a:	3b08      	subs	r3, #8
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	210f      	movs	r1, #15
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	fa01 f303 	lsl.w	r3, r1, r3
 800177c:	43db      	mvns	r3, r3
 800177e:	401a      	ands	r2, r3
 8001780:	6a39      	ldr	r1, [r7, #32]
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	fa01 f303 	lsl.w	r3, r1, r3
 8001788:	431a      	orrs	r2, r3
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	685b      	ldr	r3, [r3, #4]
 8001792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001796:	2b00      	cmp	r3, #0
 8001798:	f000 80b1 	beq.w	80018fe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800179c:	4b4d      	ldr	r3, [pc, #308]	; (80018d4 <HAL_GPIO_Init+0x2b8>)
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	4a4c      	ldr	r2, [pc, #304]	; (80018d4 <HAL_GPIO_Init+0x2b8>)
 80017a2:	f043 0301 	orr.w	r3, r3, #1
 80017a6:	6193      	str	r3, [r2, #24]
 80017a8:	4b4a      	ldr	r3, [pc, #296]	; (80018d4 <HAL_GPIO_Init+0x2b8>)
 80017aa:	699b      	ldr	r3, [r3, #24]
 80017ac:	f003 0301 	and.w	r3, r3, #1
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017b4:	4a48      	ldr	r2, [pc, #288]	; (80018d8 <HAL_GPIO_Init+0x2bc>)
 80017b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b8:	089b      	lsrs	r3, r3, #2
 80017ba:	3302      	adds	r3, #2
 80017bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017c4:	f003 0303 	and.w	r3, r3, #3
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	220f      	movs	r2, #15
 80017cc:	fa02 f303 	lsl.w	r3, r2, r3
 80017d0:	43db      	mvns	r3, r3
 80017d2:	68fa      	ldr	r2, [r7, #12]
 80017d4:	4013      	ands	r3, r2
 80017d6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	4a40      	ldr	r2, [pc, #256]	; (80018dc <HAL_GPIO_Init+0x2c0>)
 80017dc:	4293      	cmp	r3, r2
 80017de:	d013      	beq.n	8001808 <HAL_GPIO_Init+0x1ec>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a3f      	ldr	r2, [pc, #252]	; (80018e0 <HAL_GPIO_Init+0x2c4>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d00d      	beq.n	8001804 <HAL_GPIO_Init+0x1e8>
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a3e      	ldr	r2, [pc, #248]	; (80018e4 <HAL_GPIO_Init+0x2c8>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d007      	beq.n	8001800 <HAL_GPIO_Init+0x1e4>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4a3d      	ldr	r2, [pc, #244]	; (80018e8 <HAL_GPIO_Init+0x2cc>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d101      	bne.n	80017fc <HAL_GPIO_Init+0x1e0>
 80017f8:	2303      	movs	r3, #3
 80017fa:	e006      	b.n	800180a <HAL_GPIO_Init+0x1ee>
 80017fc:	2304      	movs	r3, #4
 80017fe:	e004      	b.n	800180a <HAL_GPIO_Init+0x1ee>
 8001800:	2302      	movs	r3, #2
 8001802:	e002      	b.n	800180a <HAL_GPIO_Init+0x1ee>
 8001804:	2301      	movs	r3, #1
 8001806:	e000      	b.n	800180a <HAL_GPIO_Init+0x1ee>
 8001808:	2300      	movs	r3, #0
 800180a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800180c:	f002 0203 	and.w	r2, r2, #3
 8001810:	0092      	lsls	r2, r2, #2
 8001812:	4093      	lsls	r3, r2
 8001814:	68fa      	ldr	r2, [r7, #12]
 8001816:	4313      	orrs	r3, r2
 8001818:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800181a:	492f      	ldr	r1, [pc, #188]	; (80018d8 <HAL_GPIO_Init+0x2bc>)
 800181c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800181e:	089b      	lsrs	r3, r3, #2
 8001820:	3302      	adds	r3, #2
 8001822:	68fa      	ldr	r2, [r7, #12]
 8001824:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	685b      	ldr	r3, [r3, #4]
 800182c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001830:	2b00      	cmp	r3, #0
 8001832:	d006      	beq.n	8001842 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001834:	4b2d      	ldr	r3, [pc, #180]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	492c      	ldr	r1, [pc, #176]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 800183a:	69bb      	ldr	r3, [r7, #24]
 800183c:	4313      	orrs	r3, r2
 800183e:	600b      	str	r3, [r1, #0]
 8001840:	e006      	b.n	8001850 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001842:	4b2a      	ldr	r3, [pc, #168]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	43db      	mvns	r3, r3
 800184a:	4928      	ldr	r1, [pc, #160]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 800184c:	4013      	ands	r3, r2
 800184e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001858:	2b00      	cmp	r3, #0
 800185a:	d006      	beq.n	800186a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800185c:	4b23      	ldr	r3, [pc, #140]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 800185e:	685a      	ldr	r2, [r3, #4]
 8001860:	4922      	ldr	r1, [pc, #136]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 8001862:	69bb      	ldr	r3, [r7, #24]
 8001864:	4313      	orrs	r3, r2
 8001866:	604b      	str	r3, [r1, #4]
 8001868:	e006      	b.n	8001878 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800186a:	4b20      	ldr	r3, [pc, #128]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 800186c:	685a      	ldr	r2, [r3, #4]
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	43db      	mvns	r3, r3
 8001872:	491e      	ldr	r1, [pc, #120]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 8001874:	4013      	ands	r3, r2
 8001876:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d006      	beq.n	8001892 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001884:	4b19      	ldr	r3, [pc, #100]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 8001886:	689a      	ldr	r2, [r3, #8]
 8001888:	4918      	ldr	r1, [pc, #96]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	4313      	orrs	r3, r2
 800188e:	608b      	str	r3, [r1, #8]
 8001890:	e006      	b.n	80018a0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001892:	4b16      	ldr	r3, [pc, #88]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	43db      	mvns	r3, r3
 800189a:	4914      	ldr	r1, [pc, #80]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 800189c:	4013      	ands	r3, r2
 800189e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	685b      	ldr	r3, [r3, #4]
 80018a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d021      	beq.n	80018f0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80018ac:	4b0f      	ldr	r3, [pc, #60]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 80018ae:	68da      	ldr	r2, [r3, #12]
 80018b0:	490e      	ldr	r1, [pc, #56]	; (80018ec <HAL_GPIO_Init+0x2d0>)
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	60cb      	str	r3, [r1, #12]
 80018b8:	e021      	b.n	80018fe <HAL_GPIO_Init+0x2e2>
 80018ba:	bf00      	nop
 80018bc:	10320000 	.word	0x10320000
 80018c0:	10310000 	.word	0x10310000
 80018c4:	10220000 	.word	0x10220000
 80018c8:	10210000 	.word	0x10210000
 80018cc:	10120000 	.word	0x10120000
 80018d0:	10110000 	.word	0x10110000
 80018d4:	40021000 	.word	0x40021000
 80018d8:	40010000 	.word	0x40010000
 80018dc:	40010800 	.word	0x40010800
 80018e0:	40010c00 	.word	0x40010c00
 80018e4:	40011000 	.word	0x40011000
 80018e8:	40011400 	.word	0x40011400
 80018ec:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018f0:	4b0b      	ldr	r3, [pc, #44]	; (8001920 <HAL_GPIO_Init+0x304>)
 80018f2:	68da      	ldr	r2, [r3, #12]
 80018f4:	69bb      	ldr	r3, [r7, #24]
 80018f6:	43db      	mvns	r3, r3
 80018f8:	4909      	ldr	r1, [pc, #36]	; (8001920 <HAL_GPIO_Init+0x304>)
 80018fa:	4013      	ands	r3, r2
 80018fc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80018fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001900:	3301      	adds	r3, #1
 8001902:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190a:	fa22 f303 	lsr.w	r3, r2, r3
 800190e:	2b00      	cmp	r3, #0
 8001910:	f47f ae8e 	bne.w	8001630 <HAL_GPIO_Init+0x14>
  }
}
 8001914:	bf00      	nop
 8001916:	bf00      	nop
 8001918:	372c      	adds	r7, #44	; 0x2c
 800191a:	46bd      	mov	sp, r7
 800191c:	bc80      	pop	{r7}
 800191e:	4770      	bx	lr
 8001920:	40010400 	.word	0x40010400

08001924 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	460b      	mov	r3, r1
 800192e:	807b      	strh	r3, [r7, #2]
 8001930:	4613      	mov	r3, r2
 8001932:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001934:	787b      	ldrb	r3, [r7, #1]
 8001936:	2b00      	cmp	r3, #0
 8001938:	d003      	beq.n	8001942 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800193a:	887a      	ldrh	r2, [r7, #2]
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001940:	e003      	b.n	800194a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001942:	887b      	ldrh	r3, [r7, #2]
 8001944:	041a      	lsls	r2, r3, #16
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	611a      	str	r2, [r3, #16]
}
 800194a:	bf00      	nop
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr

08001954 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b086      	sub	sp, #24
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d101      	bne.n	8001966 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e272      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 0301 	and.w	r3, r3, #1
 800196e:	2b00      	cmp	r3, #0
 8001970:	f000 8087 	beq.w	8001a82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001974:	4b92      	ldr	r3, [pc, #584]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	f003 030c 	and.w	r3, r3, #12
 800197c:	2b04      	cmp	r3, #4
 800197e:	d00c      	beq.n	800199a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001980:	4b8f      	ldr	r3, [pc, #572]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f003 030c 	and.w	r3, r3, #12
 8001988:	2b08      	cmp	r3, #8
 800198a:	d112      	bne.n	80019b2 <HAL_RCC_OscConfig+0x5e>
 800198c:	4b8c      	ldr	r3, [pc, #560]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 800198e:	685b      	ldr	r3, [r3, #4]
 8001990:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001998:	d10b      	bne.n	80019b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800199a:	4b89      	ldr	r3, [pc, #548]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d06c      	beq.n	8001a80 <HAL_RCC_OscConfig+0x12c>
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d168      	bne.n	8001a80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	e24c      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	685b      	ldr	r3, [r3, #4]
 80019b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ba:	d106      	bne.n	80019ca <HAL_RCC_OscConfig+0x76>
 80019bc:	4b80      	ldr	r3, [pc, #512]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a7f      	ldr	r2, [pc, #508]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 80019c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019c6:	6013      	str	r3, [r2, #0]
 80019c8:	e02e      	b.n	8001a28 <HAL_RCC_OscConfig+0xd4>
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d10c      	bne.n	80019ec <HAL_RCC_OscConfig+0x98>
 80019d2:	4b7b      	ldr	r3, [pc, #492]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a7a      	ldr	r2, [pc, #488]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	4b78      	ldr	r3, [pc, #480]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a77      	ldr	r2, [pc, #476]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019e8:	6013      	str	r3, [r2, #0]
 80019ea:	e01d      	b.n	8001a28 <HAL_RCC_OscConfig+0xd4>
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	685b      	ldr	r3, [r3, #4]
 80019f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019f4:	d10c      	bne.n	8001a10 <HAL_RCC_OscConfig+0xbc>
 80019f6:	4b72      	ldr	r3, [pc, #456]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	4a71      	ldr	r2, [pc, #452]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a00:	6013      	str	r3, [r2, #0]
 8001a02:	4b6f      	ldr	r3, [pc, #444]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a6e      	ldr	r2, [pc, #440]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a0c:	6013      	str	r3, [r2, #0]
 8001a0e:	e00b      	b.n	8001a28 <HAL_RCC_OscConfig+0xd4>
 8001a10:	4b6b      	ldr	r3, [pc, #428]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	4a6a      	ldr	r2, [pc, #424]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a1a:	6013      	str	r3, [r2, #0]
 8001a1c:	4b68      	ldr	r3, [pc, #416]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	4a67      	ldr	r2, [pc, #412]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d013      	beq.n	8001a58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a30:	f7ff fcb8 	bl	80013a4 <HAL_GetTick>
 8001a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a36:	e008      	b.n	8001a4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a38:	f7ff fcb4 	bl	80013a4 <HAL_GetTick>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	2b64      	cmp	r3, #100	; 0x64
 8001a44:	d901      	bls.n	8001a4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e200      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4a:	4b5d      	ldr	r3, [pc, #372]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d0f0      	beq.n	8001a38 <HAL_RCC_OscConfig+0xe4>
 8001a56:	e014      	b.n	8001a82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a58:	f7ff fca4 	bl	80013a4 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a5e:	e008      	b.n	8001a72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001a60:	f7ff fca0 	bl	80013a4 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	693b      	ldr	r3, [r7, #16]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	2b64      	cmp	r3, #100	; 0x64
 8001a6c:	d901      	bls.n	8001a72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001a6e:	2303      	movs	r3, #3
 8001a70:	e1ec      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a72:	4b53      	ldr	r3, [pc, #332]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1f0      	bne.n	8001a60 <HAL_RCC_OscConfig+0x10c>
 8001a7e:	e000      	b.n	8001a82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d063      	beq.n	8001b56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a8e:	4b4c      	ldr	r3, [pc, #304]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	f003 030c 	and.w	r3, r3, #12
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d00b      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a9a:	4b49      	ldr	r3, [pc, #292]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f003 030c 	and.w	r3, r3, #12
 8001aa2:	2b08      	cmp	r3, #8
 8001aa4:	d11c      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x18c>
 8001aa6:	4b46      	ldr	r3, [pc, #280]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d116      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ab2:	4b43      	ldr	r3, [pc, #268]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d005      	beq.n	8001aca <HAL_RCC_OscConfig+0x176>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	691b      	ldr	r3, [r3, #16]
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d001      	beq.n	8001aca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e1c0      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aca:	4b3d      	ldr	r3, [pc, #244]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	4939      	ldr	r1, [pc, #228]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ade:	e03a      	b.n	8001b56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	691b      	ldr	r3, [r3, #16]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d020      	beq.n	8001b2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ae8:	4b36      	ldr	r3, [pc, #216]	; (8001bc4 <HAL_RCC_OscConfig+0x270>)
 8001aea:	2201      	movs	r2, #1
 8001aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aee:	f7ff fc59 	bl	80013a4 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001af4:	e008      	b.n	8001b08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001af6:	f7ff fc55 	bl	80013a4 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d901      	bls.n	8001b08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e1a1      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b08:	4b2d      	ldr	r3, [pc, #180]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d0f0      	beq.n	8001af6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b14:	4b2a      	ldr	r3, [pc, #168]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	695b      	ldr	r3, [r3, #20]
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	4927      	ldr	r1, [pc, #156]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	600b      	str	r3, [r1, #0]
 8001b28:	e015      	b.n	8001b56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b2a:	4b26      	ldr	r3, [pc, #152]	; (8001bc4 <HAL_RCC_OscConfig+0x270>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b30:	f7ff fc38 	bl	80013a4 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b38:	f7ff fc34 	bl	80013a4 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e180      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b4a:	4b1d      	ldr	r3, [pc, #116]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 0302 	and.w	r3, r3, #2
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f0      	bne.n	8001b38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0308 	and.w	r3, r3, #8
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d03a      	beq.n	8001bd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	699b      	ldr	r3, [r3, #24]
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d019      	beq.n	8001b9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b6a:	4b17      	ldr	r3, [pc, #92]	; (8001bc8 <HAL_RCC_OscConfig+0x274>)
 8001b6c:	2201      	movs	r2, #1
 8001b6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b70:	f7ff fc18 	bl	80013a4 <HAL_GetTick>
 8001b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b76:	e008      	b.n	8001b8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b78:	f7ff fc14 	bl	80013a4 <HAL_GetTick>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	693b      	ldr	r3, [r7, #16]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d901      	bls.n	8001b8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b86:	2303      	movs	r3, #3
 8001b88:	e160      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	; (8001bc0 <HAL_RCC_OscConfig+0x26c>)
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d0f0      	beq.n	8001b78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b96:	2001      	movs	r0, #1
 8001b98:	f000 faa6 	bl	80020e8 <RCC_Delay>
 8001b9c:	e01c      	b.n	8001bd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_RCC_OscConfig+0x274>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ba4:	f7ff fbfe 	bl	80013a4 <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001baa:	e00f      	b.n	8001bcc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001bac:	f7ff fbfa 	bl	80013a4 <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d908      	bls.n	8001bcc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e146      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
 8001bbe:	bf00      	nop
 8001bc0:	40021000 	.word	0x40021000
 8001bc4:	42420000 	.word	0x42420000
 8001bc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bcc:	4b92      	ldr	r3, [pc, #584]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bd0:	f003 0302 	and.w	r3, r3, #2
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1e9      	bne.n	8001bac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f003 0304 	and.w	r3, r3, #4
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	f000 80a6 	beq.w	8001d32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001be6:	2300      	movs	r3, #0
 8001be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bea:	4b8b      	ldr	r3, [pc, #556]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001bec:	69db      	ldr	r3, [r3, #28]
 8001bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d10d      	bne.n	8001c12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bf6:	4b88      	ldr	r3, [pc, #544]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001bf8:	69db      	ldr	r3, [r3, #28]
 8001bfa:	4a87      	ldr	r2, [pc, #540]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c00:	61d3      	str	r3, [r2, #28]
 8001c02:	4b85      	ldr	r3, [pc, #532]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	60bb      	str	r3, [r7, #8]
 8001c0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c12:	4b82      	ldr	r3, [pc, #520]	; (8001e1c <HAL_RCC_OscConfig+0x4c8>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d118      	bne.n	8001c50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c1e:	4b7f      	ldr	r3, [pc, #508]	; (8001e1c <HAL_RCC_OscConfig+0x4c8>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	4a7e      	ldr	r2, [pc, #504]	; (8001e1c <HAL_RCC_OscConfig+0x4c8>)
 8001c24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c2a:	f7ff fbbb 	bl	80013a4 <HAL_GetTick>
 8001c2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c32:	f7ff fbb7 	bl	80013a4 <HAL_GetTick>
 8001c36:	4602      	mov	r2, r0
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b64      	cmp	r3, #100	; 0x64
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e103      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c44:	4b75      	ldr	r3, [pc, #468]	; (8001e1c <HAL_RCC_OscConfig+0x4c8>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d0f0      	beq.n	8001c32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	68db      	ldr	r3, [r3, #12]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d106      	bne.n	8001c66 <HAL_RCC_OscConfig+0x312>
 8001c58:	4b6f      	ldr	r3, [pc, #444]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c5a:	6a1b      	ldr	r3, [r3, #32]
 8001c5c:	4a6e      	ldr	r2, [pc, #440]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c5e:	f043 0301 	orr.w	r3, r3, #1
 8001c62:	6213      	str	r3, [r2, #32]
 8001c64:	e02d      	b.n	8001cc2 <HAL_RCC_OscConfig+0x36e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68db      	ldr	r3, [r3, #12]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d10c      	bne.n	8001c88 <HAL_RCC_OscConfig+0x334>
 8001c6e:	4b6a      	ldr	r3, [pc, #424]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c70:	6a1b      	ldr	r3, [r3, #32]
 8001c72:	4a69      	ldr	r2, [pc, #420]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c74:	f023 0301 	bic.w	r3, r3, #1
 8001c78:	6213      	str	r3, [r2, #32]
 8001c7a:	4b67      	ldr	r3, [pc, #412]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c7c:	6a1b      	ldr	r3, [r3, #32]
 8001c7e:	4a66      	ldr	r2, [pc, #408]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c80:	f023 0304 	bic.w	r3, r3, #4
 8001c84:	6213      	str	r3, [r2, #32]
 8001c86:	e01c      	b.n	8001cc2 <HAL_RCC_OscConfig+0x36e>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	2b05      	cmp	r3, #5
 8001c8e:	d10c      	bne.n	8001caa <HAL_RCC_OscConfig+0x356>
 8001c90:	4b61      	ldr	r3, [pc, #388]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c92:	6a1b      	ldr	r3, [r3, #32]
 8001c94:	4a60      	ldr	r2, [pc, #384]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c96:	f043 0304 	orr.w	r3, r3, #4
 8001c9a:	6213      	str	r3, [r2, #32]
 8001c9c:	4b5e      	ldr	r3, [pc, #376]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	4a5d      	ldr	r2, [pc, #372]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001ca2:	f043 0301 	orr.w	r3, r3, #1
 8001ca6:	6213      	str	r3, [r2, #32]
 8001ca8:	e00b      	b.n	8001cc2 <HAL_RCC_OscConfig+0x36e>
 8001caa:	4b5b      	ldr	r3, [pc, #364]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001cac:	6a1b      	ldr	r3, [r3, #32]
 8001cae:	4a5a      	ldr	r2, [pc, #360]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001cb0:	f023 0301 	bic.w	r3, r3, #1
 8001cb4:	6213      	str	r3, [r2, #32]
 8001cb6:	4b58      	ldr	r3, [pc, #352]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001cb8:	6a1b      	ldr	r3, [r3, #32]
 8001cba:	4a57      	ldr	r2, [pc, #348]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001cbc:	f023 0304 	bic.w	r3, r3, #4
 8001cc0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d015      	beq.n	8001cf6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cca:	f7ff fb6b 	bl	80013a4 <HAL_GetTick>
 8001cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd0:	e00a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cd2:	f7ff fb67 	bl	80013a4 <HAL_GetTick>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	1ad3      	subs	r3, r2, r3
 8001cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d901      	bls.n	8001ce8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e0b1      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ce8:	4b4b      	ldr	r3, [pc, #300]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001cea:	6a1b      	ldr	r3, [r3, #32]
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d0ee      	beq.n	8001cd2 <HAL_RCC_OscConfig+0x37e>
 8001cf4:	e014      	b.n	8001d20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cf6:	f7ff fb55 	bl	80013a4 <HAL_GetTick>
 8001cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cfc:	e00a      	b.n	8001d14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cfe:	f7ff fb51 	bl	80013a4 <HAL_GetTick>
 8001d02:	4602      	mov	r2, r0
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	1ad3      	subs	r3, r2, r3
 8001d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d0c:	4293      	cmp	r3, r2
 8001d0e:	d901      	bls.n	8001d14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001d10:	2303      	movs	r3, #3
 8001d12:	e09b      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d14:	4b40      	ldr	r3, [pc, #256]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001d16:	6a1b      	ldr	r3, [r3, #32]
 8001d18:	f003 0302 	and.w	r3, r3, #2
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d1ee      	bne.n	8001cfe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001d20:	7dfb      	ldrb	r3, [r7, #23]
 8001d22:	2b01      	cmp	r3, #1
 8001d24:	d105      	bne.n	8001d32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d26:	4b3c      	ldr	r3, [pc, #240]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001d28:	69db      	ldr	r3, [r3, #28]
 8001d2a:	4a3b      	ldr	r2, [pc, #236]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001d2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	f000 8087 	beq.w	8001e4a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d3c:	4b36      	ldr	r3, [pc, #216]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f003 030c 	and.w	r3, r3, #12
 8001d44:	2b08      	cmp	r3, #8
 8001d46:	d061      	beq.n	8001e0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	69db      	ldr	r3, [r3, #28]
 8001d4c:	2b02      	cmp	r3, #2
 8001d4e:	d146      	bne.n	8001dde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d50:	4b33      	ldr	r3, [pc, #204]	; (8001e20 <HAL_RCC_OscConfig+0x4cc>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d56:	f7ff fb25 	bl	80013a4 <HAL_GetTick>
 8001d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d5c:	e008      	b.n	8001d70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d5e:	f7ff fb21 	bl	80013a4 <HAL_GetTick>
 8001d62:	4602      	mov	r2, r0
 8001d64:	693b      	ldr	r3, [r7, #16]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d901      	bls.n	8001d70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e06d      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d70:	4b29      	ldr	r3, [pc, #164]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1f0      	bne.n	8001d5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6a1b      	ldr	r3, [r3, #32]
 8001d80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d84:	d108      	bne.n	8001d98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d86:	4b24      	ldr	r3, [pc, #144]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	4921      	ldr	r1, [pc, #132]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001d94:	4313      	orrs	r3, r2
 8001d96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d98:	4b1f      	ldr	r3, [pc, #124]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a19      	ldr	r1, [r3, #32]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da8:	430b      	orrs	r3, r1
 8001daa:	491b      	ldr	r1, [pc, #108]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001dac:	4313      	orrs	r3, r2
 8001dae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db0:	4b1b      	ldr	r3, [pc, #108]	; (8001e20 <HAL_RCC_OscConfig+0x4cc>)
 8001db2:	2201      	movs	r2, #1
 8001db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db6:	f7ff faf5 	bl	80013a4 <HAL_GetTick>
 8001dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dbc:	e008      	b.n	8001dd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dbe:	f7ff faf1 	bl	80013a4 <HAL_GetTick>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	693b      	ldr	r3, [r7, #16]
 8001dc6:	1ad3      	subs	r3, r2, r3
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d901      	bls.n	8001dd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001dcc:	2303      	movs	r3, #3
 8001dce:	e03d      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d0f0      	beq.n	8001dbe <HAL_RCC_OscConfig+0x46a>
 8001ddc:	e035      	b.n	8001e4a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dde:	4b10      	ldr	r3, [pc, #64]	; (8001e20 <HAL_RCC_OscConfig+0x4cc>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de4:	f7ff fade 	bl	80013a4 <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dec:	f7ff fada 	bl	80013a4 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e026      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <HAL_RCC_OscConfig+0x4c4>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f0      	bne.n	8001dec <HAL_RCC_OscConfig+0x498>
 8001e0a:	e01e      	b.n	8001e4a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	69db      	ldr	r3, [r3, #28]
 8001e10:	2b01      	cmp	r3, #1
 8001e12:	d107      	bne.n	8001e24 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001e14:	2301      	movs	r3, #1
 8001e16:	e019      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
 8001e18:	40021000 	.word	0x40021000
 8001e1c:	40007000 	.word	0x40007000
 8001e20:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001e24:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <HAL_RCC_OscConfig+0x500>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d106      	bne.n	8001e46 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e42:	429a      	cmp	r2, r3
 8001e44:	d001      	beq.n	8001e4a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e000      	b.n	8001e4c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3718      	adds	r7, #24
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	40021000 	.word	0x40021000

08001e58 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d101      	bne.n	8001e6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	e0d0      	b.n	800200e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e6c:	4b6a      	ldr	r3, [pc, #424]	; (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f003 0307 	and.w	r3, r3, #7
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	429a      	cmp	r2, r3
 8001e78:	d910      	bls.n	8001e9c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7a:	4b67      	ldr	r3, [pc, #412]	; (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f023 0207 	bic.w	r2, r3, #7
 8001e82:	4965      	ldr	r1, [pc, #404]	; (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e8a:	4b63      	ldr	r3, [pc, #396]	; (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 0307 	and.w	r3, r3, #7
 8001e92:	683a      	ldr	r2, [r7, #0]
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d001      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	e0b8      	b.n	800200e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f003 0302 	and.w	r3, r3, #2
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d020      	beq.n	8001eea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f003 0304 	and.w	r3, r3, #4
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d005      	beq.n	8001ec0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001eb4:	4b59      	ldr	r3, [pc, #356]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	4a58      	ldr	r2, [pc, #352]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001eba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001ebe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0308 	and.w	r3, r3, #8
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d005      	beq.n	8001ed8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ecc:	4b53      	ldr	r3, [pc, #332]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	4a52      	ldr	r2, [pc, #328]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001ed2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001ed6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ed8:	4b50      	ldr	r3, [pc, #320]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001eda:	685b      	ldr	r3, [r3, #4]
 8001edc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	494d      	ldr	r1, [pc, #308]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001ee6:	4313      	orrs	r3, r2
 8001ee8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d040      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	2b01      	cmp	r3, #1
 8001efc:	d107      	bne.n	8001f0e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001efe:	4b47      	ldr	r3, [pc, #284]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d115      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e07f      	b.n	800200e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2b02      	cmp	r3, #2
 8001f14:	d107      	bne.n	8001f26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f16:	4b41      	ldr	r3, [pc, #260]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d109      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e073      	b.n	800200e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f26:	4b3d      	ldr	r3, [pc, #244]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e06b      	b.n	800200e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f36:	4b39      	ldr	r3, [pc, #228]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f023 0203 	bic.w	r2, r3, #3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	4936      	ldr	r1, [pc, #216]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001f44:	4313      	orrs	r3, r2
 8001f46:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f48:	f7ff fa2c 	bl	80013a4 <HAL_GetTick>
 8001f4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f4e:	e00a      	b.n	8001f66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f50:	f7ff fa28 	bl	80013a4 <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e053      	b.n	800200e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f66:	4b2d      	ldr	r3, [pc, #180]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f003 020c 	and.w	r2, r3, #12
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	009b      	lsls	r3, r3, #2
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d1eb      	bne.n	8001f50 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f78:	4b27      	ldr	r3, [pc, #156]	; (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0307 	and.w	r3, r3, #7
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	429a      	cmp	r2, r3
 8001f84:	d210      	bcs.n	8001fa8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f86:	4b24      	ldr	r3, [pc, #144]	; (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f023 0207 	bic.w	r2, r3, #7
 8001f8e:	4922      	ldr	r1, [pc, #136]	; (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f96:	4b20      	ldr	r3, [pc, #128]	; (8002018 <HAL_RCC_ClockConfig+0x1c0>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0307 	and.w	r3, r3, #7
 8001f9e:	683a      	ldr	r2, [r7, #0]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d001      	beq.n	8001fa8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e032      	b.n	800200e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d008      	beq.n	8001fc6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fb4:	4b19      	ldr	r3, [pc, #100]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	68db      	ldr	r3, [r3, #12]
 8001fc0:	4916      	ldr	r1, [pc, #88]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001fc2:	4313      	orrs	r3, r2
 8001fc4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f003 0308 	and.w	r3, r3, #8
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d009      	beq.n	8001fe6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001fd2:	4b12      	ldr	r3, [pc, #72]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	691b      	ldr	r3, [r3, #16]
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	490e      	ldr	r1, [pc, #56]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001fe6:	f000 f821 	bl	800202c <HAL_RCC_GetSysClockFreq>
 8001fea:	4602      	mov	r2, r0
 8001fec:	4b0b      	ldr	r3, [pc, #44]	; (800201c <HAL_RCC_ClockConfig+0x1c4>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	091b      	lsrs	r3, r3, #4
 8001ff2:	f003 030f 	and.w	r3, r3, #15
 8001ff6:	490a      	ldr	r1, [pc, #40]	; (8002020 <HAL_RCC_ClockConfig+0x1c8>)
 8001ff8:	5ccb      	ldrb	r3, [r1, r3]
 8001ffa:	fa22 f303 	lsr.w	r3, r2, r3
 8001ffe:	4a09      	ldr	r2, [pc, #36]	; (8002024 <HAL_RCC_ClockConfig+0x1cc>)
 8002000:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002002:	4b09      	ldr	r3, [pc, #36]	; (8002028 <HAL_RCC_ClockConfig+0x1d0>)
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4618      	mov	r0, r3
 8002008:	f7ff f98a 	bl	8001320 <HAL_InitTick>

  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3710      	adds	r7, #16
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40022000 	.word	0x40022000
 800201c:	40021000 	.word	0x40021000
 8002020:	08004720 	.word	0x08004720
 8002024:	2000000c 	.word	0x2000000c
 8002028:	20000010 	.word	0x20000010

0800202c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800202c:	b490      	push	{r4, r7}
 800202e:	b08a      	sub	sp, #40	; 0x28
 8002030:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002032:	4b29      	ldr	r3, [pc, #164]	; (80020d8 <HAL_RCC_GetSysClockFreq+0xac>)
 8002034:	1d3c      	adds	r4, r7, #4
 8002036:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002038:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800203c:	f240 2301 	movw	r3, #513	; 0x201
 8002040:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002042:	2300      	movs	r3, #0
 8002044:	61fb      	str	r3, [r7, #28]
 8002046:	2300      	movs	r3, #0
 8002048:	61bb      	str	r3, [r7, #24]
 800204a:	2300      	movs	r3, #0
 800204c:	627b      	str	r3, [r7, #36]	; 0x24
 800204e:	2300      	movs	r3, #0
 8002050:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002056:	4b21      	ldr	r3, [pc, #132]	; (80020dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800205c:	69fb      	ldr	r3, [r7, #28]
 800205e:	f003 030c 	and.w	r3, r3, #12
 8002062:	2b04      	cmp	r3, #4
 8002064:	d002      	beq.n	800206c <HAL_RCC_GetSysClockFreq+0x40>
 8002066:	2b08      	cmp	r3, #8
 8002068:	d003      	beq.n	8002072 <HAL_RCC_GetSysClockFreq+0x46>
 800206a:	e02b      	b.n	80020c4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800206c:	4b1c      	ldr	r3, [pc, #112]	; (80020e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800206e:	623b      	str	r3, [r7, #32]
      break;
 8002070:	e02b      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002072:	69fb      	ldr	r3, [r7, #28]
 8002074:	0c9b      	lsrs	r3, r3, #18
 8002076:	f003 030f 	and.w	r3, r3, #15
 800207a:	3328      	adds	r3, #40	; 0x28
 800207c:	443b      	add	r3, r7
 800207e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002082:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002084:	69fb      	ldr	r3, [r7, #28]
 8002086:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800208a:	2b00      	cmp	r3, #0
 800208c:	d012      	beq.n	80020b4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800208e:	4b13      	ldr	r3, [pc, #76]	; (80020dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	0c5b      	lsrs	r3, r3, #17
 8002094:	f003 0301 	and.w	r3, r3, #1
 8002098:	3328      	adds	r3, #40	; 0x28
 800209a:	443b      	add	r3, r7
 800209c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80020a0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	4a0e      	ldr	r2, [pc, #56]	; (80020e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80020a6:	fb03 f202 	mul.w	r2, r3, r2
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80020b0:	627b      	str	r3, [r7, #36]	; 0x24
 80020b2:	e004      	b.n	80020be <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	4a0b      	ldr	r2, [pc, #44]	; (80020e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80020b8:	fb02 f303 	mul.w	r3, r2, r3
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80020be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c0:	623b      	str	r3, [r7, #32]
      break;
 80020c2:	e002      	b.n	80020ca <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80020c4:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80020c6:	623b      	str	r3, [r7, #32]
      break;
 80020c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80020ca:	6a3b      	ldr	r3, [r7, #32]
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3728      	adds	r7, #40	; 0x28
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bc90      	pop	{r4, r7}
 80020d4:	4770      	bx	lr
 80020d6:	bf00      	nop
 80020d8:	08003aa8 	.word	0x08003aa8
 80020dc:	40021000 	.word	0x40021000
 80020e0:	007a1200 	.word	0x007a1200
 80020e4:	003d0900 	.word	0x003d0900

080020e8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020f0:	4b0a      	ldr	r3, [pc, #40]	; (800211c <RCC_Delay+0x34>)
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a0a      	ldr	r2, [pc, #40]	; (8002120 <RCC_Delay+0x38>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	0a5b      	lsrs	r3, r3, #9
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	fb02 f303 	mul.w	r3, r2, r3
 8002102:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002104:	bf00      	nop
  }
  while (Delay --);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	1e5a      	subs	r2, r3, #1
 800210a:	60fa      	str	r2, [r7, #12]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d1f9      	bne.n	8002104 <RCC_Delay+0x1c>
}
 8002110:	bf00      	nop
 8002112:	bf00      	nop
 8002114:	3714      	adds	r7, #20
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr
 800211c:	2000000c 	.word	0x2000000c
 8002120:	10624dd3 	.word	0x10624dd3

08002124 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e076      	b.n	8002224 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213a:	2b00      	cmp	r3, #0
 800213c:	d108      	bne.n	8002150 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002146:	d009      	beq.n	800215c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	61da      	str	r2, [r3, #28]
 800214e:	e005      	b.n	800215c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b00      	cmp	r3, #0
 800216c:	d106      	bne.n	800217c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f7fe fe38 	bl	8000dec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2202      	movs	r2, #2
 8002180:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002192:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	689b      	ldr	r3, [r3, #8]
 80021a0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80021a4:	431a      	orrs	r2, r3
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021ae:	431a      	orrs	r2, r3
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	691b      	ldr	r3, [r3, #16]
 80021b4:	f003 0302 	and.w	r3, r3, #2
 80021b8:	431a      	orrs	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	f003 0301 	and.w	r3, r3, #1
 80021c2:	431a      	orrs	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	699b      	ldr	r3, [r3, #24]
 80021c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021cc:	431a      	orrs	r2, r3
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021e0:	ea42 0103 	orr.w	r1, r2, r3
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	430a      	orrs	r2, r1
 80021f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	0c1a      	lsrs	r2, r3, #16
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f002 0204 	and.w	r2, r2, #4
 8002202:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	69da      	ldr	r2, [r3, #28]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002212:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	2201      	movs	r2, #1
 800221e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b088      	sub	sp, #32
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	603b      	str	r3, [r7, #0]
 8002238:	4613      	mov	r3, r2
 800223a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800223c:	2300      	movs	r3, #0
 800223e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002246:	2b01      	cmp	r3, #1
 8002248:	d101      	bne.n	800224e <HAL_SPI_Transmit+0x22>
 800224a:	2302      	movs	r3, #2
 800224c:	e126      	b.n	800249c <HAL_SPI_Transmit+0x270>
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2201      	movs	r2, #1
 8002252:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002256:	f7ff f8a5 	bl	80013a4 <HAL_GetTick>
 800225a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800225c:	88fb      	ldrh	r3, [r7, #6]
 800225e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b01      	cmp	r3, #1
 800226a:	d002      	beq.n	8002272 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800226c:	2302      	movs	r3, #2
 800226e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002270:	e10b      	b.n	800248a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8002272:	68bb      	ldr	r3, [r7, #8]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d002      	beq.n	800227e <HAL_SPI_Transmit+0x52>
 8002278:	88fb      	ldrh	r3, [r7, #6]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d102      	bne.n	8002284 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002282:	e102      	b.n	800248a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2203      	movs	r2, #3
 8002288:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2200      	movs	r2, #0
 8002290:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	68ba      	ldr	r2, [r7, #8]
 8002296:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	88fa      	ldrh	r2, [r7, #6]
 800229c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	88fa      	ldrh	r2, [r7, #6]
 80022a2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2200      	movs	r2, #0
 80022a8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	2200      	movs	r2, #0
 80022ae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	2200      	movs	r2, #0
 80022b4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2200      	movs	r2, #0
 80022c0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80022ca:	d10f      	bne.n	80022ec <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681a      	ldr	r2, [r3, #0]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80022da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80022ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022f6:	2b40      	cmp	r3, #64	; 0x40
 80022f8:	d007      	beq.n	800230a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002308:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	68db      	ldr	r3, [r3, #12]
 800230e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002312:	d14b      	bne.n	80023ac <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <HAL_SPI_Transmit+0xf6>
 800231c:	8afb      	ldrh	r3, [r7, #22]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d13e      	bne.n	80023a0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	881a      	ldrh	r2, [r3, #0]
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	1c9a      	adds	r2, r3, #2
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800233c:	b29b      	uxth	r3, r3
 800233e:	3b01      	subs	r3, #1
 8002340:	b29a      	uxth	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002346:	e02b      	b.n	80023a0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b02      	cmp	r3, #2
 8002354:	d112      	bne.n	800237c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	881a      	ldrh	r2, [r3, #0]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	1c9a      	adds	r2, r3, #2
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002370:	b29b      	uxth	r3, r3
 8002372:	3b01      	subs	r3, #1
 8002374:	b29a      	uxth	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	86da      	strh	r2, [r3, #54]	; 0x36
 800237a:	e011      	b.n	80023a0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800237c:	f7ff f812 	bl	80013a4 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	683a      	ldr	r2, [r7, #0]
 8002388:	429a      	cmp	r2, r3
 800238a:	d803      	bhi.n	8002394 <HAL_SPI_Transmit+0x168>
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002392:	d102      	bne.n	800239a <HAL_SPI_Transmit+0x16e>
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d102      	bne.n	80023a0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800239a:	2303      	movs	r3, #3
 800239c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800239e:	e074      	b.n	800248a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d1ce      	bne.n	8002348 <HAL_SPI_Transmit+0x11c>
 80023aa:	e04c      	b.n	8002446 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d002      	beq.n	80023ba <HAL_SPI_Transmit+0x18e>
 80023b4:	8afb      	ldrh	r3, [r7, #22]
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d140      	bne.n	800243c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	330c      	adds	r3, #12
 80023c4:	7812      	ldrb	r2, [r2, #0]
 80023c6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023cc:	1c5a      	adds	r2, r3, #1
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	3b01      	subs	r3, #1
 80023da:	b29a      	uxth	r2, r3
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80023e0:	e02c      	b.n	800243c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689b      	ldr	r3, [r3, #8]
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d113      	bne.n	8002418 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	330c      	adds	r3, #12
 80023fa:	7812      	ldrb	r2, [r2, #0]
 80023fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800240c:	b29b      	uxth	r3, r3
 800240e:	3b01      	subs	r3, #1
 8002410:	b29a      	uxth	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	86da      	strh	r2, [r3, #54]	; 0x36
 8002416:	e011      	b.n	800243c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002418:	f7fe ffc4 	bl	80013a4 <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	683a      	ldr	r2, [r7, #0]
 8002424:	429a      	cmp	r2, r3
 8002426:	d803      	bhi.n	8002430 <HAL_SPI_Transmit+0x204>
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800242e:	d102      	bne.n	8002436 <HAL_SPI_Transmit+0x20a>
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d102      	bne.n	800243c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	77fb      	strb	r3, [r7, #31]
          goto error;
 800243a:	e026      	b.n	800248a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002440:	b29b      	uxth	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d1cd      	bne.n	80023e2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002446:	69ba      	ldr	r2, [r7, #24]
 8002448:	6839      	ldr	r1, [r7, #0]
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f000 f8b2 	bl	80025b4 <SPI_EndRxTxTransaction>
 8002450:	4603      	mov	r3, r0
 8002452:	2b00      	cmp	r3, #0
 8002454:	d002      	beq.n	800245c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2220      	movs	r2, #32
 800245a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d10a      	bne.n	800247a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002464:	2300      	movs	r3, #0
 8002466:	613b      	str	r3, [r7, #16]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	613b      	str	r3, [r7, #16]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800247e:	2b00      	cmp	r3, #0
 8002480:	d002      	beq.n	8002488 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8002482:	2301      	movs	r3, #1
 8002484:	77fb      	strb	r3, [r7, #31]
 8002486:	e000      	b.n	800248a <HAL_SPI_Transmit+0x25e>
  }

error:
 8002488:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2200      	movs	r2, #0
 8002496:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800249a:	7ffb      	ldrb	r3, [r7, #31]
}
 800249c:	4618      	mov	r0, r3
 800249e:	3720      	adds	r7, #32
 80024a0:	46bd      	mov	sp, r7
 80024a2:	bd80      	pop	{r7, pc}

080024a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b088      	sub	sp, #32
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	60f8      	str	r0, [r7, #12]
 80024ac:	60b9      	str	r1, [r7, #8]
 80024ae:	603b      	str	r3, [r7, #0]
 80024b0:	4613      	mov	r3, r2
 80024b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80024b4:	f7fe ff76 	bl	80013a4 <HAL_GetTick>
 80024b8:	4602      	mov	r2, r0
 80024ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024bc:	1a9b      	subs	r3, r3, r2
 80024be:	683a      	ldr	r2, [r7, #0]
 80024c0:	4413      	add	r3, r2
 80024c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80024c4:	f7fe ff6e 	bl	80013a4 <HAL_GetTick>
 80024c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80024ca:	4b39      	ldr	r3, [pc, #228]	; (80025b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	015b      	lsls	r3, r3, #5
 80024d0:	0d1b      	lsrs	r3, r3, #20
 80024d2:	69fa      	ldr	r2, [r7, #28]
 80024d4:	fb02 f303 	mul.w	r3, r2, r3
 80024d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80024da:	e054      	b.n	8002586 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024e2:	d050      	beq.n	8002586 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80024e4:	f7fe ff5e 	bl	80013a4 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	69fa      	ldr	r2, [r7, #28]
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d902      	bls.n	80024fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d13d      	bne.n	8002576 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002508:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002512:	d111      	bne.n	8002538 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800251c:	d004      	beq.n	8002528 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	689b      	ldr	r3, [r3, #8]
 8002522:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002526:	d107      	bne.n	8002538 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002536:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800253c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002540:	d10f      	bne.n	8002562 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002550:	601a      	str	r2, [r3, #0]
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681a      	ldr	r2, [r3, #0]
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002560:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2201      	movs	r2, #1
 8002566:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	2200      	movs	r2, #0
 800256e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e017      	b.n	80025a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d101      	bne.n	8002580 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800257c:	2300      	movs	r3, #0
 800257e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	3b01      	subs	r3, #1
 8002584:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	689a      	ldr	r2, [r3, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	4013      	ands	r3, r2
 8002590:	68ba      	ldr	r2, [r7, #8]
 8002592:	429a      	cmp	r2, r3
 8002594:	bf0c      	ite	eq
 8002596:	2301      	moveq	r3, #1
 8002598:	2300      	movne	r3, #0
 800259a:	b2db      	uxtb	r3, r3
 800259c:	461a      	mov	r2, r3
 800259e:	79fb      	ldrb	r3, [r7, #7]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d19b      	bne.n	80024dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80025a4:	2300      	movs	r3, #0
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3720      	adds	r7, #32
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	2000000c 	.word	0x2000000c

080025b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af02      	add	r7, sp, #8
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	9300      	str	r3, [sp, #0]
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	2200      	movs	r2, #0
 80025c8:	2180      	movs	r1, #128	; 0x80
 80025ca:	68f8      	ldr	r0, [r7, #12]
 80025cc:	f7ff ff6a 	bl	80024a4 <SPI_WaitFlagStateUntilTimeout>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d007      	beq.n	80025e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025da:	f043 0220 	orr.w	r2, r3, #32
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80025e2:	2303      	movs	r3, #3
 80025e4:	e000      	b.n	80025e8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3710      	adds	r7, #16
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bd80      	pop	{r7, pc}

080025f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d101      	bne.n	8002602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e041      	b.n	8002686 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002608:	b2db      	uxtb	r3, r3
 800260a:	2b00      	cmp	r3, #0
 800260c:	d106      	bne.n	800261c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002616:	6878      	ldr	r0, [r7, #4]
 8002618:	f7fe fdda 	bl	80011d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2202      	movs	r2, #2
 8002620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	3304      	adds	r3, #4
 800262c:	4619      	mov	r1, r3
 800262e:	4610      	mov	r0, r2
 8002630:	f000 fb84 	bl	8002d3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	2201      	movs	r2, #1
 8002648:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2201      	movs	r2, #1
 8002650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2201      	movs	r2, #1
 8002668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2201      	movs	r2, #1
 8002670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
	...

08002690 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800269e:	b2db      	uxtb	r3, r3
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d001      	beq.n	80026a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e032      	b.n	800270e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2202      	movs	r2, #2
 80026ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a18      	ldr	r2, [pc, #96]	; (8002718 <HAL_TIM_Base_Start+0x88>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d00e      	beq.n	80026d8 <HAL_TIM_Base_Start+0x48>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c2:	d009      	beq.n	80026d8 <HAL_TIM_Base_Start+0x48>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a14      	ldr	r2, [pc, #80]	; (800271c <HAL_TIM_Base_Start+0x8c>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d004      	beq.n	80026d8 <HAL_TIM_Base_Start+0x48>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a13      	ldr	r2, [pc, #76]	; (8002720 <HAL_TIM_Base_Start+0x90>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d111      	bne.n	80026fc <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2b06      	cmp	r3, #6
 80026e8:	d010      	beq.n	800270c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f042 0201 	orr.w	r2, r2, #1
 80026f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026fa:	e007      	b.n	800270c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 0201 	orr.w	r2, r2, #1
 800270a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800270c:	2300      	movs	r3, #0
}
 800270e:	4618      	mov	r0, r3
 8002710:	3714      	adds	r7, #20
 8002712:	46bd      	mov	sp, r7
 8002714:	bc80      	pop	{r7}
 8002716:	4770      	bx	lr
 8002718:	40012c00 	.word	0x40012c00
 800271c:	40000400 	.word	0x40000400
 8002720:	40000800 	.word	0x40000800

08002724 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002724:	b480      	push	{r7}
 8002726:	b085      	sub	sp, #20
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002732:	b2db      	uxtb	r3, r3
 8002734:	2b01      	cmp	r3, #1
 8002736:	d001      	beq.n	800273c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e03a      	b.n	80027b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2202      	movs	r2, #2
 8002740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f042 0201 	orr.w	r2, r2, #1
 8002752:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4a18      	ldr	r2, [pc, #96]	; (80027bc <HAL_TIM_Base_Start_IT+0x98>)
 800275a:	4293      	cmp	r3, r2
 800275c:	d00e      	beq.n	800277c <HAL_TIM_Base_Start_IT+0x58>
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002766:	d009      	beq.n	800277c <HAL_TIM_Base_Start_IT+0x58>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a14      	ldr	r2, [pc, #80]	; (80027c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d004      	beq.n	800277c <HAL_TIM_Base_Start_IT+0x58>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a13      	ldr	r2, [pc, #76]	; (80027c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d111      	bne.n	80027a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689b      	ldr	r3, [r3, #8]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	2b06      	cmp	r3, #6
 800278c:	d010      	beq.n	80027b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f042 0201 	orr.w	r2, r2, #1
 800279c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800279e:	e007      	b.n	80027b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f042 0201 	orr.w	r2, r2, #1
 80027ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027b0:	2300      	movs	r3, #0
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bc80      	pop	{r7}
 80027ba:	4770      	bx	lr
 80027bc:	40012c00 	.word	0x40012c00
 80027c0:	40000400 	.word	0x40000400
 80027c4:	40000800 	.word	0x40000800

080027c8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	68da      	ldr	r2, [r3, #12]
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f022 0201 	bic.w	r2, r2, #1
 80027de:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	6a1a      	ldr	r2, [r3, #32]
 80027e6:	f241 1311 	movw	r3, #4369	; 0x1111
 80027ea:	4013      	ands	r3, r2
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d10f      	bne.n	8002810 <HAL_TIM_Base_Stop_IT+0x48>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	6a1a      	ldr	r2, [r3, #32]
 80027f6:	f240 4344 	movw	r3, #1092	; 0x444
 80027fa:	4013      	ands	r3, r2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d107      	bne.n	8002810 <HAL_TIM_Base_Stop_IT+0x48>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 0201 	bic.w	r2, r2, #1
 800280e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr

08002824 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b082      	sub	sp, #8
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d101      	bne.n	8002838 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e041      	b.n	80028bc <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800283e:	b2db      	uxtb	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	d106      	bne.n	8002852 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800284c:	6878      	ldr	r0, [r7, #4]
 800284e:	f000 f839 	bl	80028c4 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2202      	movs	r2, #2
 8002856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	3304      	adds	r3, #4
 8002862:	4619      	mov	r1, r3
 8002864:	4610      	mov	r0, r2
 8002866:	f000 fa69 	bl	8002d3c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 0208 	bic.w	r2, r2, #8
 8002878:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	6819      	ldr	r1, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	683a      	ldr	r2, [r7, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2201      	movs	r2, #1
 800288e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2201      	movs	r2, #1
 8002896:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2201      	movs	r2, #1
 80028a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	2201      	movs	r2, #1
 80028ae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2201      	movs	r2, #1
 80028b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028ba:	2300      	movs	r3, #0
}
 80028bc:	4618      	mov	r0, r3
 80028be:	3708      	adds	r7, #8
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}

080028c4 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr

080028d6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b082      	sub	sp, #8
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d122      	bne.n	8002932 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	68db      	ldr	r3, [r3, #12]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d11b      	bne.n	8002932 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f06f 0202 	mvn.w	r2, #2
 8002902:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2201      	movs	r2, #1
 8002908:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	699b      	ldr	r3, [r3, #24]
 8002910:	f003 0303 	and.w	r3, r3, #3
 8002914:	2b00      	cmp	r3, #0
 8002916:	d003      	beq.n	8002920 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 f9f3 	bl	8002d04 <HAL_TIM_IC_CaptureCallback>
 800291e:	e005      	b.n	800292c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002920:	6878      	ldr	r0, [r7, #4]
 8002922:	f000 f9e6 	bl	8002cf2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 f9f5 	bl	8002d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	691b      	ldr	r3, [r3, #16]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b04      	cmp	r3, #4
 800293e:	d122      	bne.n	8002986 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	f003 0304 	and.w	r3, r3, #4
 800294a:	2b04      	cmp	r3, #4
 800294c:	d11b      	bne.n	8002986 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f06f 0204 	mvn.w	r2, #4
 8002956:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2202      	movs	r2, #2
 800295c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	699b      	ldr	r3, [r3, #24]
 8002964:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f000 f9c9 	bl	8002d04 <HAL_TIM_IC_CaptureCallback>
 8002972:	e005      	b.n	8002980 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f9bc 	bl	8002cf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f9cb 	bl	8002d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	691b      	ldr	r3, [r3, #16]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b08      	cmp	r3, #8
 8002992:	d122      	bne.n	80029da <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b08      	cmp	r3, #8
 80029a0:	d11b      	bne.n	80029da <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f06f 0208 	mvn.w	r2, #8
 80029aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2204      	movs	r2, #4
 80029b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	f003 0303 	and.w	r3, r3, #3
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f99f 	bl	8002d04 <HAL_TIM_IC_CaptureCallback>
 80029c6:	e005      	b.n	80029d4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 f992 	bl	8002cf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f9a1 	bl	8002d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	f003 0310 	and.w	r3, r3, #16
 80029e4:	2b10      	cmp	r3, #16
 80029e6:	d122      	bne.n	8002a2e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	f003 0310 	and.w	r3, r3, #16
 80029f2:	2b10      	cmp	r3, #16
 80029f4:	d11b      	bne.n	8002a2e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f06f 0210 	mvn.w	r2, #16
 80029fe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2208      	movs	r2, #8
 8002a04:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	69db      	ldr	r3, [r3, #28]
 8002a0c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f000 f975 	bl	8002d04 <HAL_TIM_IC_CaptureCallback>
 8002a1a:	e005      	b.n	8002a28 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f000 f968 	bl	8002cf2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f000 f977 	bl	8002d16 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d10e      	bne.n	8002a5a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d107      	bne.n	8002a5a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f06f 0201 	mvn.w	r2, #1
 8002a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f7fe f881 	bl	8000b5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	691b      	ldr	r3, [r3, #16]
 8002a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a64:	2b80      	cmp	r3, #128	; 0x80
 8002a66:	d10e      	bne.n	8002a86 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68db      	ldr	r3, [r3, #12]
 8002a6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a72:	2b80      	cmp	r3, #128	; 0x80
 8002a74:	d107      	bne.n	8002a86 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 fb48 	bl	8003116 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a90:	2b40      	cmp	r3, #64	; 0x40
 8002a92:	d10e      	bne.n	8002ab2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a9e:	2b40      	cmp	r3, #64	; 0x40
 8002aa0:	d107      	bne.n	8002ab2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002aaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f000 f93b 	bl	8002d28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	691b      	ldr	r3, [r3, #16]
 8002ab8:	f003 0320 	and.w	r3, r3, #32
 8002abc:	2b20      	cmp	r3, #32
 8002abe:	d10e      	bne.n	8002ade <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	f003 0320 	and.w	r3, r3, #32
 8002aca:	2b20      	cmp	r3, #32
 8002acc:	d107      	bne.n	8002ade <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f06f 0220 	mvn.w	r2, #32
 8002ad6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f000 fb13 	bl	8003104 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ade:	bf00      	nop
 8002ae0:	3708      	adds	r7, #8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b084      	sub	sp, #16
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
 8002aee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d101      	bne.n	8002afe <HAL_TIM_ConfigClockSource+0x18>
 8002afa:	2302      	movs	r3, #2
 8002afc:	e0b3      	b.n	8002c66 <HAL_TIM_ConfigClockSource+0x180>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2201      	movs	r2, #1
 8002b02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	2202      	movs	r2, #2
 8002b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	689b      	ldr	r3, [r3, #8]
 8002b14:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b1c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b24:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68fa      	ldr	r2, [r7, #12]
 8002b2c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b36:	d03e      	beq.n	8002bb6 <HAL_TIM_ConfigClockSource+0xd0>
 8002b38:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b3c:	f200 8087 	bhi.w	8002c4e <HAL_TIM_ConfigClockSource+0x168>
 8002b40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b44:	f000 8085 	beq.w	8002c52 <HAL_TIM_ConfigClockSource+0x16c>
 8002b48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b4c:	d87f      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x168>
 8002b4e:	2b70      	cmp	r3, #112	; 0x70
 8002b50:	d01a      	beq.n	8002b88 <HAL_TIM_ConfigClockSource+0xa2>
 8002b52:	2b70      	cmp	r3, #112	; 0x70
 8002b54:	d87b      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x168>
 8002b56:	2b60      	cmp	r3, #96	; 0x60
 8002b58:	d050      	beq.n	8002bfc <HAL_TIM_ConfigClockSource+0x116>
 8002b5a:	2b60      	cmp	r3, #96	; 0x60
 8002b5c:	d877      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x168>
 8002b5e:	2b50      	cmp	r3, #80	; 0x50
 8002b60:	d03c      	beq.n	8002bdc <HAL_TIM_ConfigClockSource+0xf6>
 8002b62:	2b50      	cmp	r3, #80	; 0x50
 8002b64:	d873      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x168>
 8002b66:	2b40      	cmp	r3, #64	; 0x40
 8002b68:	d058      	beq.n	8002c1c <HAL_TIM_ConfigClockSource+0x136>
 8002b6a:	2b40      	cmp	r3, #64	; 0x40
 8002b6c:	d86f      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x168>
 8002b6e:	2b30      	cmp	r3, #48	; 0x30
 8002b70:	d064      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x156>
 8002b72:	2b30      	cmp	r3, #48	; 0x30
 8002b74:	d86b      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x168>
 8002b76:	2b20      	cmp	r3, #32
 8002b78:	d060      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x156>
 8002b7a:	2b20      	cmp	r3, #32
 8002b7c:	d867      	bhi.n	8002c4e <HAL_TIM_ConfigClockSource+0x168>
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d05c      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x156>
 8002b82:	2b10      	cmp	r3, #16
 8002b84:	d05a      	beq.n	8002c3c <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002b86:	e062      	b.n	8002c4e <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6818      	ldr	r0, [r3, #0]
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	6899      	ldr	r1, [r3, #8]
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	68db      	ldr	r3, [r3, #12]
 8002b98:	f000 fa37 	bl	800300a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002baa:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	609a      	str	r2, [r3, #8]
      break;
 8002bb4:	e04e      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6818      	ldr	r0, [r3, #0]
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	6899      	ldr	r1, [r3, #8]
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685a      	ldr	r2, [r3, #4]
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	68db      	ldr	r3, [r3, #12]
 8002bc6:	f000 fa20 	bl	800300a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	689a      	ldr	r2, [r3, #8]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bd8:	609a      	str	r2, [r3, #8]
      break;
 8002bda:	e03b      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6818      	ldr	r0, [r3, #0]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	6859      	ldr	r1, [r3, #4]
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	68db      	ldr	r3, [r3, #12]
 8002be8:	461a      	mov	r2, r3
 8002bea:	f000 f997 	bl	8002f1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	2150      	movs	r1, #80	; 0x50
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f000 f9ee 	bl	8002fd6 <TIM_ITRx_SetConfig>
      break;
 8002bfa:	e02b      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6818      	ldr	r0, [r3, #0]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	6859      	ldr	r1, [r3, #4]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	461a      	mov	r2, r3
 8002c0a:	f000 f9b5 	bl	8002f78 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2160      	movs	r1, #96	; 0x60
 8002c14:	4618      	mov	r0, r3
 8002c16:	f000 f9de 	bl	8002fd6 <TIM_ITRx_SetConfig>
      break;
 8002c1a:	e01b      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6818      	ldr	r0, [r3, #0]
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	6859      	ldr	r1, [r3, #4]
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	68db      	ldr	r3, [r3, #12]
 8002c28:	461a      	mov	r2, r3
 8002c2a:	f000 f977 	bl	8002f1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	2140      	movs	r1, #64	; 0x40
 8002c34:	4618      	mov	r0, r3
 8002c36:	f000 f9ce 	bl	8002fd6 <TIM_ITRx_SetConfig>
      break;
 8002c3a:	e00b      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681a      	ldr	r2, [r3, #0]
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4619      	mov	r1, r3
 8002c46:	4610      	mov	r0, r2
 8002c48:	f000 f9c5 	bl	8002fd6 <TIM_ITRx_SetConfig>
        break;
 8002c4c:	e002      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002c4e:	bf00      	nop
 8002c50:	e000      	b.n	8002c54 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002c52:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2201      	movs	r2, #1
 8002c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3710      	adds	r7, #16
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
 8002c76:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d101      	bne.n	8002c86 <HAL_TIM_SlaveConfigSynchro+0x18>
 8002c82:	2302      	movs	r3, #2
 8002c84:	e031      	b.n	8002cea <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2202      	movs	r2, #2
 8002c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002c96:	6839      	ldr	r1, [r7, #0]
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f000 f8b1 	bl	8002e00 <TIM_SlaveTimer_SetConfig>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d009      	beq.n	8002cb8 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e018      	b.n	8002cea <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	68da      	ldr	r2, [r3, #12]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002cc6:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002cd6:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	b083      	sub	sp, #12
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cfa:	bf00      	nop
 8002cfc:	370c      	adds	r7, #12
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr

08002d04 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d0c:	bf00      	nop
 8002d0e:	370c      	adds	r7, #12
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bc80      	pop	{r7}
 8002d14:	4770      	bx	lr

08002d16 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d16:	b480      	push	{r7}
 8002d18:	b083      	sub	sp, #12
 8002d1a:	af00      	add	r7, sp, #0
 8002d1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d1e:	bf00      	nop
 8002d20:	370c      	adds	r7, #12
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bc80      	pop	{r7}
 8002d26:	4770      	bx	lr

08002d28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b083      	sub	sp, #12
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d30:	bf00      	nop
 8002d32:	370c      	adds	r7, #12
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bc80      	pop	{r7}
 8002d38:	4770      	bx	lr
	...

08002d3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	4a29      	ldr	r2, [pc, #164]	; (8002df4 <TIM_Base_SetConfig+0xb8>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d00b      	beq.n	8002d6c <TIM_Base_SetConfig+0x30>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d5a:	d007      	beq.n	8002d6c <TIM_Base_SetConfig+0x30>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	4a26      	ldr	r2, [pc, #152]	; (8002df8 <TIM_Base_SetConfig+0xbc>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d003      	beq.n	8002d6c <TIM_Base_SetConfig+0x30>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a25      	ldr	r2, [pc, #148]	; (8002dfc <TIM_Base_SetConfig+0xc0>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d108      	bne.n	8002d7e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a1c      	ldr	r2, [pc, #112]	; (8002df4 <TIM_Base_SetConfig+0xb8>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d00b      	beq.n	8002d9e <TIM_Base_SetConfig+0x62>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d8c:	d007      	beq.n	8002d9e <TIM_Base_SetConfig+0x62>
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	4a19      	ldr	r2, [pc, #100]	; (8002df8 <TIM_Base_SetConfig+0xbc>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d003      	beq.n	8002d9e <TIM_Base_SetConfig+0x62>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	4a18      	ldr	r2, [pc, #96]	; (8002dfc <TIM_Base_SetConfig+0xc0>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d108      	bne.n	8002db0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002da4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	68fa      	ldr	r2, [r7, #12]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	695b      	ldr	r3, [r3, #20]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	68fa      	ldr	r2, [r7, #12]
 8002dc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681a      	ldr	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a07      	ldr	r2, [pc, #28]	; (8002df4 <TIM_Base_SetConfig+0xb8>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d103      	bne.n	8002de4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	691a      	ldr	r2, [r3, #16]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	615a      	str	r2, [r3, #20]
}
 8002dea:	bf00      	nop
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr
 8002df4:	40012c00 	.word	0x40012c00
 8002df8:	40000400 	.word	0x40000400
 8002dfc:	40000800 	.word	0x40000800

08002e00 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b086      	sub	sp, #24
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
 8002e08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e18:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f023 0307 	bic.w	r3, r3, #7
 8002e2a:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	697a      	ldr	r2, [r7, #20]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	697a      	ldr	r2, [r7, #20]
 8002e3c:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	2b70      	cmp	r3, #112	; 0x70
 8002e44:	d01a      	beq.n	8002e7c <TIM_SlaveTimer_SetConfig+0x7c>
 8002e46:	2b70      	cmp	r3, #112	; 0x70
 8002e48:	d860      	bhi.n	8002f0c <TIM_SlaveTimer_SetConfig+0x10c>
 8002e4a:	2b60      	cmp	r3, #96	; 0x60
 8002e4c:	d054      	beq.n	8002ef8 <TIM_SlaveTimer_SetConfig+0xf8>
 8002e4e:	2b60      	cmp	r3, #96	; 0x60
 8002e50:	d85c      	bhi.n	8002f0c <TIM_SlaveTimer_SetConfig+0x10c>
 8002e52:	2b50      	cmp	r3, #80	; 0x50
 8002e54:	d046      	beq.n	8002ee4 <TIM_SlaveTimer_SetConfig+0xe4>
 8002e56:	2b50      	cmp	r3, #80	; 0x50
 8002e58:	d858      	bhi.n	8002f0c <TIM_SlaveTimer_SetConfig+0x10c>
 8002e5a:	2b40      	cmp	r3, #64	; 0x40
 8002e5c:	d019      	beq.n	8002e92 <TIM_SlaveTimer_SetConfig+0x92>
 8002e5e:	2b40      	cmp	r3, #64	; 0x40
 8002e60:	d854      	bhi.n	8002f0c <TIM_SlaveTimer_SetConfig+0x10c>
 8002e62:	2b30      	cmp	r3, #48	; 0x30
 8002e64:	d054      	beq.n	8002f10 <TIM_SlaveTimer_SetConfig+0x110>
 8002e66:	2b30      	cmp	r3, #48	; 0x30
 8002e68:	d850      	bhi.n	8002f0c <TIM_SlaveTimer_SetConfig+0x10c>
 8002e6a:	2b20      	cmp	r3, #32
 8002e6c:	d050      	beq.n	8002f10 <TIM_SlaveTimer_SetConfig+0x110>
 8002e6e:	2b20      	cmp	r3, #32
 8002e70:	d84c      	bhi.n	8002f0c <TIM_SlaveTimer_SetConfig+0x10c>
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d04c      	beq.n	8002f10 <TIM_SlaveTimer_SetConfig+0x110>
 8002e76:	2b10      	cmp	r3, #16
 8002e78:	d04a      	beq.n	8002f10 <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8002e7a:	e047      	b.n	8002f0c <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6818      	ldr	r0, [r3, #0]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	68d9      	ldr	r1, [r3, #12]
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	f000 f8bd 	bl	800300a <TIM_ETR_SetConfig>
      break;
 8002e90:	e03f      	b.n	8002f12 <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	2b05      	cmp	r3, #5
 8002e98:	d101      	bne.n	8002e9e <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e03a      	b.n	8002f14 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	6a1a      	ldr	r2, [r3, #32]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 0201 	bic.w	r2, r2, #1
 8002eb4:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002ec4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	011b      	lsls	r3, r3, #4
 8002ecc:	68fa      	ldr	r2, [r7, #12]
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	68fa      	ldr	r2, [r7, #12]
 8002ed8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	693a      	ldr	r2, [r7, #16]
 8002ee0:	621a      	str	r2, [r3, #32]
      break;
 8002ee2:	e016      	b.n	8002f12 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	6899      	ldr	r1, [r3, #8]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	f000 f813 	bl	8002f1c <TIM_TI1_ConfigInputStage>
      break;
 8002ef6:	e00c      	b.n	8002f12 <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6818      	ldr	r0, [r3, #0]
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	6899      	ldr	r1, [r3, #8]
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	461a      	mov	r2, r3
 8002f06:	f000 f837 	bl	8002f78 <TIM_TI2_ConfigInputStage>
      break;
 8002f0a:	e002      	b.n	8002f12 <TIM_SlaveTimer_SetConfig+0x112>
      break;
 8002f0c:	bf00      	nop
 8002f0e:	e000      	b.n	8002f12 <TIM_SlaveTimer_SetConfig+0x112>
        break;
 8002f10:	bf00      	nop
  }
  return HAL_OK;
 8002f12:	2300      	movs	r3, #0
}
 8002f14:	4618      	mov	r0, r3
 8002f16:	3718      	adds	r7, #24
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}

08002f1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	b087      	sub	sp, #28
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	60f8      	str	r0, [r7, #12]
 8002f24:	60b9      	str	r1, [r7, #8]
 8002f26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6a1b      	ldr	r3, [r3, #32]
 8002f2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a1b      	ldr	r3, [r3, #32]
 8002f32:	f023 0201 	bic.w	r2, r3, #1
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	699b      	ldr	r3, [r3, #24]
 8002f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	693a      	ldr	r2, [r7, #16]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	f023 030a 	bic.w	r3, r3, #10
 8002f58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f5a:	697a      	ldr	r2, [r7, #20]
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	621a      	str	r2, [r3, #32]
}
 8002f6e:	bf00      	nop
 8002f70:	371c      	adds	r7, #28
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b087      	sub	sp, #28
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	60f8      	str	r0, [r7, #12]
 8002f80:	60b9      	str	r1, [r7, #8]
 8002f82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6a1b      	ldr	r3, [r3, #32]
 8002f88:	f023 0210 	bic.w	r2, r3, #16
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f9c:	697b      	ldr	r3, [r7, #20]
 8002f9e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002fa2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	031b      	lsls	r3, r3, #12
 8002fa8:	697a      	ldr	r2, [r7, #20]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002fae:	693b      	ldr	r3, [r7, #16]
 8002fb0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002fb4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	011b      	lsls	r3, r3, #4
 8002fba:	693a      	ldr	r2, [r7, #16]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	693a      	ldr	r2, [r7, #16]
 8002fca:	621a      	str	r2, [r3, #32]
}
 8002fcc:	bf00      	nop
 8002fce:	371c      	adds	r7, #28
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bc80      	pop	{r7}
 8002fd4:	4770      	bx	lr

08002fd6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b085      	sub	sp, #20
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
 8002fde:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	f043 0307 	orr.w	r3, r3, #7
 8002ff8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	609a      	str	r2, [r3, #8]
}
 8003000:	bf00      	nop
 8003002:	3714      	adds	r7, #20
 8003004:	46bd      	mov	sp, r7
 8003006:	bc80      	pop	{r7}
 8003008:	4770      	bx	lr

0800300a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800300a:	b480      	push	{r7}
 800300c:	b087      	sub	sp, #28
 800300e:	af00      	add	r7, sp, #0
 8003010:	60f8      	str	r0, [r7, #12]
 8003012:	60b9      	str	r1, [r7, #8]
 8003014:	607a      	str	r2, [r7, #4]
 8003016:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	689b      	ldr	r3, [r3, #8]
 800301c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800301e:	697b      	ldr	r3, [r7, #20]
 8003020:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003024:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	021a      	lsls	r2, r3, #8
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	431a      	orrs	r2, r3
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	4313      	orrs	r3, r2
 8003032:	697a      	ldr	r2, [r7, #20]
 8003034:	4313      	orrs	r3, r2
 8003036:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	609a      	str	r2, [r3, #8]
}
 800303e:	bf00      	nop
 8003040:	371c      	adds	r7, #28
 8003042:	46bd      	mov	sp, r7
 8003044:	bc80      	pop	{r7}
 8003046:	4770      	bx	lr

08003048 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003048:	b480      	push	{r7}
 800304a:	b085      	sub	sp, #20
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003058:	2b01      	cmp	r3, #1
 800305a:	d101      	bne.n	8003060 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800305c:	2302      	movs	r3, #2
 800305e:	e046      	b.n	80030ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2201      	movs	r2, #1
 8003064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2202      	movs	r2, #2
 800306c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003086:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	68fa      	ldr	r2, [r7, #12]
 800308e:	4313      	orrs	r3, r2
 8003090:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4a16      	ldr	r2, [pc, #88]	; (80030f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d00e      	beq.n	80030c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ac:	d009      	beq.n	80030c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a12      	ldr	r2, [pc, #72]	; (80030fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80030b4:	4293      	cmp	r3, r2
 80030b6:	d004      	beq.n	80030c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	4a10      	ldr	r2, [pc, #64]	; (8003100 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80030be:	4293      	cmp	r3, r2
 80030c0:	d10c      	bne.n	80030dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030ca:	683b      	ldr	r3, [r7, #0]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	68ba      	ldr	r2, [r7, #8]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2201      	movs	r2, #1
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030ec:	2300      	movs	r3, #0
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	3714      	adds	r7, #20
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr
 80030f8:	40012c00 	.word	0x40012c00
 80030fc:	40000400 	.word	0x40000400
 8003100:	40000800 	.word	0x40000800

08003104 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr

08003116 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003116:	b480      	push	{r7}
 8003118:	b083      	sub	sp, #12
 800311a:	af00      	add	r7, sp, #0
 800311c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800311e:	bf00      	nop
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	bc80      	pop	{r7}
 8003126:	4770      	bx	lr

08003128 <__errno>:
 8003128:	4b01      	ldr	r3, [pc, #4]	; (8003130 <__errno+0x8>)
 800312a:	6818      	ldr	r0, [r3, #0]
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	20000018 	.word	0x20000018

08003134 <__libc_init_array>:
 8003134:	b570      	push	{r4, r5, r6, lr}
 8003136:	2600      	movs	r6, #0
 8003138:	4d0c      	ldr	r5, [pc, #48]	; (800316c <__libc_init_array+0x38>)
 800313a:	4c0d      	ldr	r4, [pc, #52]	; (8003170 <__libc_init_array+0x3c>)
 800313c:	1b64      	subs	r4, r4, r5
 800313e:	10a4      	asrs	r4, r4, #2
 8003140:	42a6      	cmp	r6, r4
 8003142:	d109      	bne.n	8003158 <__libc_init_array+0x24>
 8003144:	f000 fc9c 	bl	8003a80 <_init>
 8003148:	2600      	movs	r6, #0
 800314a:	4d0a      	ldr	r5, [pc, #40]	; (8003174 <__libc_init_array+0x40>)
 800314c:	4c0a      	ldr	r4, [pc, #40]	; (8003178 <__libc_init_array+0x44>)
 800314e:	1b64      	subs	r4, r4, r5
 8003150:	10a4      	asrs	r4, r4, #2
 8003152:	42a6      	cmp	r6, r4
 8003154:	d105      	bne.n	8003162 <__libc_init_array+0x2e>
 8003156:	bd70      	pop	{r4, r5, r6, pc}
 8003158:	f855 3b04 	ldr.w	r3, [r5], #4
 800315c:	4798      	blx	r3
 800315e:	3601      	adds	r6, #1
 8003160:	e7ee      	b.n	8003140 <__libc_init_array+0xc>
 8003162:	f855 3b04 	ldr.w	r3, [r5], #4
 8003166:	4798      	blx	r3
 8003168:	3601      	adds	r6, #1
 800316a:	e7f2      	b.n	8003152 <__libc_init_array+0x1e>
 800316c:	08004764 	.word	0x08004764
 8003170:	08004764 	.word	0x08004764
 8003174:	08004764 	.word	0x08004764
 8003178:	08004768 	.word	0x08004768

0800317c <memset>:
 800317c:	4603      	mov	r3, r0
 800317e:	4402      	add	r2, r0
 8003180:	4293      	cmp	r3, r2
 8003182:	d100      	bne.n	8003186 <memset+0xa>
 8003184:	4770      	bx	lr
 8003186:	f803 1b01 	strb.w	r1, [r3], #1
 800318a:	e7f9      	b.n	8003180 <memset+0x4>

0800318c <_vsiprintf_r>:
 800318c:	b500      	push	{lr}
 800318e:	b09b      	sub	sp, #108	; 0x6c
 8003190:	9100      	str	r1, [sp, #0]
 8003192:	9104      	str	r1, [sp, #16]
 8003194:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003198:	9105      	str	r1, [sp, #20]
 800319a:	9102      	str	r1, [sp, #8]
 800319c:	4905      	ldr	r1, [pc, #20]	; (80031b4 <_vsiprintf_r+0x28>)
 800319e:	9103      	str	r1, [sp, #12]
 80031a0:	4669      	mov	r1, sp
 80031a2:	f000 f86f 	bl	8003284 <_svfiprintf_r>
 80031a6:	2200      	movs	r2, #0
 80031a8:	9b00      	ldr	r3, [sp, #0]
 80031aa:	701a      	strb	r2, [r3, #0]
 80031ac:	b01b      	add	sp, #108	; 0x6c
 80031ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80031b2:	bf00      	nop
 80031b4:	ffff0208 	.word	0xffff0208

080031b8 <vsiprintf>:
 80031b8:	4613      	mov	r3, r2
 80031ba:	460a      	mov	r2, r1
 80031bc:	4601      	mov	r1, r0
 80031be:	4802      	ldr	r0, [pc, #8]	; (80031c8 <vsiprintf+0x10>)
 80031c0:	6800      	ldr	r0, [r0, #0]
 80031c2:	f7ff bfe3 	b.w	800318c <_vsiprintf_r>
 80031c6:	bf00      	nop
 80031c8:	20000018 	.word	0x20000018

080031cc <__ssputs_r>:
 80031cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031d0:	688e      	ldr	r6, [r1, #8]
 80031d2:	4682      	mov	sl, r0
 80031d4:	429e      	cmp	r6, r3
 80031d6:	460c      	mov	r4, r1
 80031d8:	4690      	mov	r8, r2
 80031da:	461f      	mov	r7, r3
 80031dc:	d838      	bhi.n	8003250 <__ssputs_r+0x84>
 80031de:	898a      	ldrh	r2, [r1, #12]
 80031e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80031e4:	d032      	beq.n	800324c <__ssputs_r+0x80>
 80031e6:	6825      	ldr	r5, [r4, #0]
 80031e8:	6909      	ldr	r1, [r1, #16]
 80031ea:	3301      	adds	r3, #1
 80031ec:	eba5 0901 	sub.w	r9, r5, r1
 80031f0:	6965      	ldr	r5, [r4, #20]
 80031f2:	444b      	add	r3, r9
 80031f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80031f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80031fc:	106d      	asrs	r5, r5, #1
 80031fe:	429d      	cmp	r5, r3
 8003200:	bf38      	it	cc
 8003202:	461d      	movcc	r5, r3
 8003204:	0553      	lsls	r3, r2, #21
 8003206:	d531      	bpl.n	800326c <__ssputs_r+0xa0>
 8003208:	4629      	mov	r1, r5
 800320a:	f000 fb6f 	bl	80038ec <_malloc_r>
 800320e:	4606      	mov	r6, r0
 8003210:	b950      	cbnz	r0, 8003228 <__ssputs_r+0x5c>
 8003212:	230c      	movs	r3, #12
 8003214:	f04f 30ff 	mov.w	r0, #4294967295
 8003218:	f8ca 3000 	str.w	r3, [sl]
 800321c:	89a3      	ldrh	r3, [r4, #12]
 800321e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003222:	81a3      	strh	r3, [r4, #12]
 8003224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003228:	464a      	mov	r2, r9
 800322a:	6921      	ldr	r1, [r4, #16]
 800322c:	f000 face 	bl	80037cc <memcpy>
 8003230:	89a3      	ldrh	r3, [r4, #12]
 8003232:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003236:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800323a:	81a3      	strh	r3, [r4, #12]
 800323c:	6126      	str	r6, [r4, #16]
 800323e:	444e      	add	r6, r9
 8003240:	6026      	str	r6, [r4, #0]
 8003242:	463e      	mov	r6, r7
 8003244:	6165      	str	r5, [r4, #20]
 8003246:	eba5 0509 	sub.w	r5, r5, r9
 800324a:	60a5      	str	r5, [r4, #8]
 800324c:	42be      	cmp	r6, r7
 800324e:	d900      	bls.n	8003252 <__ssputs_r+0x86>
 8003250:	463e      	mov	r6, r7
 8003252:	4632      	mov	r2, r6
 8003254:	4641      	mov	r1, r8
 8003256:	6820      	ldr	r0, [r4, #0]
 8003258:	f000 fac6 	bl	80037e8 <memmove>
 800325c:	68a3      	ldr	r3, [r4, #8]
 800325e:	2000      	movs	r0, #0
 8003260:	1b9b      	subs	r3, r3, r6
 8003262:	60a3      	str	r3, [r4, #8]
 8003264:	6823      	ldr	r3, [r4, #0]
 8003266:	4433      	add	r3, r6
 8003268:	6023      	str	r3, [r4, #0]
 800326a:	e7db      	b.n	8003224 <__ssputs_r+0x58>
 800326c:	462a      	mov	r2, r5
 800326e:	f000 fbb1 	bl	80039d4 <_realloc_r>
 8003272:	4606      	mov	r6, r0
 8003274:	2800      	cmp	r0, #0
 8003276:	d1e1      	bne.n	800323c <__ssputs_r+0x70>
 8003278:	4650      	mov	r0, sl
 800327a:	6921      	ldr	r1, [r4, #16]
 800327c:	f000 face 	bl	800381c <_free_r>
 8003280:	e7c7      	b.n	8003212 <__ssputs_r+0x46>
	...

08003284 <_svfiprintf_r>:
 8003284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003288:	4698      	mov	r8, r3
 800328a:	898b      	ldrh	r3, [r1, #12]
 800328c:	4607      	mov	r7, r0
 800328e:	061b      	lsls	r3, r3, #24
 8003290:	460d      	mov	r5, r1
 8003292:	4614      	mov	r4, r2
 8003294:	b09d      	sub	sp, #116	; 0x74
 8003296:	d50e      	bpl.n	80032b6 <_svfiprintf_r+0x32>
 8003298:	690b      	ldr	r3, [r1, #16]
 800329a:	b963      	cbnz	r3, 80032b6 <_svfiprintf_r+0x32>
 800329c:	2140      	movs	r1, #64	; 0x40
 800329e:	f000 fb25 	bl	80038ec <_malloc_r>
 80032a2:	6028      	str	r0, [r5, #0]
 80032a4:	6128      	str	r0, [r5, #16]
 80032a6:	b920      	cbnz	r0, 80032b2 <_svfiprintf_r+0x2e>
 80032a8:	230c      	movs	r3, #12
 80032aa:	603b      	str	r3, [r7, #0]
 80032ac:	f04f 30ff 	mov.w	r0, #4294967295
 80032b0:	e0d1      	b.n	8003456 <_svfiprintf_r+0x1d2>
 80032b2:	2340      	movs	r3, #64	; 0x40
 80032b4:	616b      	str	r3, [r5, #20]
 80032b6:	2300      	movs	r3, #0
 80032b8:	9309      	str	r3, [sp, #36]	; 0x24
 80032ba:	2320      	movs	r3, #32
 80032bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032c0:	2330      	movs	r3, #48	; 0x30
 80032c2:	f04f 0901 	mov.w	r9, #1
 80032c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80032ca:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003470 <_svfiprintf_r+0x1ec>
 80032ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80032d2:	4623      	mov	r3, r4
 80032d4:	469a      	mov	sl, r3
 80032d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80032da:	b10a      	cbz	r2, 80032e0 <_svfiprintf_r+0x5c>
 80032dc:	2a25      	cmp	r2, #37	; 0x25
 80032de:	d1f9      	bne.n	80032d4 <_svfiprintf_r+0x50>
 80032e0:	ebba 0b04 	subs.w	fp, sl, r4
 80032e4:	d00b      	beq.n	80032fe <_svfiprintf_r+0x7a>
 80032e6:	465b      	mov	r3, fp
 80032e8:	4622      	mov	r2, r4
 80032ea:	4629      	mov	r1, r5
 80032ec:	4638      	mov	r0, r7
 80032ee:	f7ff ff6d 	bl	80031cc <__ssputs_r>
 80032f2:	3001      	adds	r0, #1
 80032f4:	f000 80aa 	beq.w	800344c <_svfiprintf_r+0x1c8>
 80032f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80032fa:	445a      	add	r2, fp
 80032fc:	9209      	str	r2, [sp, #36]	; 0x24
 80032fe:	f89a 3000 	ldrb.w	r3, [sl]
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 80a2 	beq.w	800344c <_svfiprintf_r+0x1c8>
 8003308:	2300      	movs	r3, #0
 800330a:	f04f 32ff 	mov.w	r2, #4294967295
 800330e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003312:	f10a 0a01 	add.w	sl, sl, #1
 8003316:	9304      	str	r3, [sp, #16]
 8003318:	9307      	str	r3, [sp, #28]
 800331a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800331e:	931a      	str	r3, [sp, #104]	; 0x68
 8003320:	4654      	mov	r4, sl
 8003322:	2205      	movs	r2, #5
 8003324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003328:	4851      	ldr	r0, [pc, #324]	; (8003470 <_svfiprintf_r+0x1ec>)
 800332a:	f000 fa41 	bl	80037b0 <memchr>
 800332e:	9a04      	ldr	r2, [sp, #16]
 8003330:	b9d8      	cbnz	r0, 800336a <_svfiprintf_r+0xe6>
 8003332:	06d0      	lsls	r0, r2, #27
 8003334:	bf44      	itt	mi
 8003336:	2320      	movmi	r3, #32
 8003338:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800333c:	0711      	lsls	r1, r2, #28
 800333e:	bf44      	itt	mi
 8003340:	232b      	movmi	r3, #43	; 0x2b
 8003342:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003346:	f89a 3000 	ldrb.w	r3, [sl]
 800334a:	2b2a      	cmp	r3, #42	; 0x2a
 800334c:	d015      	beq.n	800337a <_svfiprintf_r+0xf6>
 800334e:	4654      	mov	r4, sl
 8003350:	2000      	movs	r0, #0
 8003352:	f04f 0c0a 	mov.w	ip, #10
 8003356:	9a07      	ldr	r2, [sp, #28]
 8003358:	4621      	mov	r1, r4
 800335a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800335e:	3b30      	subs	r3, #48	; 0x30
 8003360:	2b09      	cmp	r3, #9
 8003362:	d94e      	bls.n	8003402 <_svfiprintf_r+0x17e>
 8003364:	b1b0      	cbz	r0, 8003394 <_svfiprintf_r+0x110>
 8003366:	9207      	str	r2, [sp, #28]
 8003368:	e014      	b.n	8003394 <_svfiprintf_r+0x110>
 800336a:	eba0 0308 	sub.w	r3, r0, r8
 800336e:	fa09 f303 	lsl.w	r3, r9, r3
 8003372:	4313      	orrs	r3, r2
 8003374:	46a2      	mov	sl, r4
 8003376:	9304      	str	r3, [sp, #16]
 8003378:	e7d2      	b.n	8003320 <_svfiprintf_r+0x9c>
 800337a:	9b03      	ldr	r3, [sp, #12]
 800337c:	1d19      	adds	r1, r3, #4
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	9103      	str	r1, [sp, #12]
 8003382:	2b00      	cmp	r3, #0
 8003384:	bfbb      	ittet	lt
 8003386:	425b      	neglt	r3, r3
 8003388:	f042 0202 	orrlt.w	r2, r2, #2
 800338c:	9307      	strge	r3, [sp, #28]
 800338e:	9307      	strlt	r3, [sp, #28]
 8003390:	bfb8      	it	lt
 8003392:	9204      	strlt	r2, [sp, #16]
 8003394:	7823      	ldrb	r3, [r4, #0]
 8003396:	2b2e      	cmp	r3, #46	; 0x2e
 8003398:	d10c      	bne.n	80033b4 <_svfiprintf_r+0x130>
 800339a:	7863      	ldrb	r3, [r4, #1]
 800339c:	2b2a      	cmp	r3, #42	; 0x2a
 800339e:	d135      	bne.n	800340c <_svfiprintf_r+0x188>
 80033a0:	9b03      	ldr	r3, [sp, #12]
 80033a2:	3402      	adds	r4, #2
 80033a4:	1d1a      	adds	r2, r3, #4
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	9203      	str	r2, [sp, #12]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	bfb8      	it	lt
 80033ae:	f04f 33ff 	movlt.w	r3, #4294967295
 80033b2:	9305      	str	r3, [sp, #20]
 80033b4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8003474 <_svfiprintf_r+0x1f0>
 80033b8:	2203      	movs	r2, #3
 80033ba:	4650      	mov	r0, sl
 80033bc:	7821      	ldrb	r1, [r4, #0]
 80033be:	f000 f9f7 	bl	80037b0 <memchr>
 80033c2:	b140      	cbz	r0, 80033d6 <_svfiprintf_r+0x152>
 80033c4:	2340      	movs	r3, #64	; 0x40
 80033c6:	eba0 000a 	sub.w	r0, r0, sl
 80033ca:	fa03 f000 	lsl.w	r0, r3, r0
 80033ce:	9b04      	ldr	r3, [sp, #16]
 80033d0:	3401      	adds	r4, #1
 80033d2:	4303      	orrs	r3, r0
 80033d4:	9304      	str	r3, [sp, #16]
 80033d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033da:	2206      	movs	r2, #6
 80033dc:	4826      	ldr	r0, [pc, #152]	; (8003478 <_svfiprintf_r+0x1f4>)
 80033de:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80033e2:	f000 f9e5 	bl	80037b0 <memchr>
 80033e6:	2800      	cmp	r0, #0
 80033e8:	d038      	beq.n	800345c <_svfiprintf_r+0x1d8>
 80033ea:	4b24      	ldr	r3, [pc, #144]	; (800347c <_svfiprintf_r+0x1f8>)
 80033ec:	bb1b      	cbnz	r3, 8003436 <_svfiprintf_r+0x1b2>
 80033ee:	9b03      	ldr	r3, [sp, #12]
 80033f0:	3307      	adds	r3, #7
 80033f2:	f023 0307 	bic.w	r3, r3, #7
 80033f6:	3308      	adds	r3, #8
 80033f8:	9303      	str	r3, [sp, #12]
 80033fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033fc:	4433      	add	r3, r6
 80033fe:	9309      	str	r3, [sp, #36]	; 0x24
 8003400:	e767      	b.n	80032d2 <_svfiprintf_r+0x4e>
 8003402:	460c      	mov	r4, r1
 8003404:	2001      	movs	r0, #1
 8003406:	fb0c 3202 	mla	r2, ip, r2, r3
 800340a:	e7a5      	b.n	8003358 <_svfiprintf_r+0xd4>
 800340c:	2300      	movs	r3, #0
 800340e:	f04f 0c0a 	mov.w	ip, #10
 8003412:	4619      	mov	r1, r3
 8003414:	3401      	adds	r4, #1
 8003416:	9305      	str	r3, [sp, #20]
 8003418:	4620      	mov	r0, r4
 800341a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800341e:	3a30      	subs	r2, #48	; 0x30
 8003420:	2a09      	cmp	r2, #9
 8003422:	d903      	bls.n	800342c <_svfiprintf_r+0x1a8>
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0c5      	beq.n	80033b4 <_svfiprintf_r+0x130>
 8003428:	9105      	str	r1, [sp, #20]
 800342a:	e7c3      	b.n	80033b4 <_svfiprintf_r+0x130>
 800342c:	4604      	mov	r4, r0
 800342e:	2301      	movs	r3, #1
 8003430:	fb0c 2101 	mla	r1, ip, r1, r2
 8003434:	e7f0      	b.n	8003418 <_svfiprintf_r+0x194>
 8003436:	ab03      	add	r3, sp, #12
 8003438:	9300      	str	r3, [sp, #0]
 800343a:	462a      	mov	r2, r5
 800343c:	4638      	mov	r0, r7
 800343e:	4b10      	ldr	r3, [pc, #64]	; (8003480 <_svfiprintf_r+0x1fc>)
 8003440:	a904      	add	r1, sp, #16
 8003442:	f3af 8000 	nop.w
 8003446:	1c42      	adds	r2, r0, #1
 8003448:	4606      	mov	r6, r0
 800344a:	d1d6      	bne.n	80033fa <_svfiprintf_r+0x176>
 800344c:	89ab      	ldrh	r3, [r5, #12]
 800344e:	065b      	lsls	r3, r3, #25
 8003450:	f53f af2c 	bmi.w	80032ac <_svfiprintf_r+0x28>
 8003454:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003456:	b01d      	add	sp, #116	; 0x74
 8003458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800345c:	ab03      	add	r3, sp, #12
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	462a      	mov	r2, r5
 8003462:	4638      	mov	r0, r7
 8003464:	4b06      	ldr	r3, [pc, #24]	; (8003480 <_svfiprintf_r+0x1fc>)
 8003466:	a904      	add	r1, sp, #16
 8003468:	f000 f87c 	bl	8003564 <_printf_i>
 800346c:	e7eb      	b.n	8003446 <_svfiprintf_r+0x1c2>
 800346e:	bf00      	nop
 8003470:	08004730 	.word	0x08004730
 8003474:	08004736 	.word	0x08004736
 8003478:	0800473a 	.word	0x0800473a
 800347c:	00000000 	.word	0x00000000
 8003480:	080031cd 	.word	0x080031cd

08003484 <_printf_common>:
 8003484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003488:	4616      	mov	r6, r2
 800348a:	4699      	mov	r9, r3
 800348c:	688a      	ldr	r2, [r1, #8]
 800348e:	690b      	ldr	r3, [r1, #16]
 8003490:	4607      	mov	r7, r0
 8003492:	4293      	cmp	r3, r2
 8003494:	bfb8      	it	lt
 8003496:	4613      	movlt	r3, r2
 8003498:	6033      	str	r3, [r6, #0]
 800349a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800349e:	460c      	mov	r4, r1
 80034a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034a4:	b10a      	cbz	r2, 80034aa <_printf_common+0x26>
 80034a6:	3301      	adds	r3, #1
 80034a8:	6033      	str	r3, [r6, #0]
 80034aa:	6823      	ldr	r3, [r4, #0]
 80034ac:	0699      	lsls	r1, r3, #26
 80034ae:	bf42      	ittt	mi
 80034b0:	6833      	ldrmi	r3, [r6, #0]
 80034b2:	3302      	addmi	r3, #2
 80034b4:	6033      	strmi	r3, [r6, #0]
 80034b6:	6825      	ldr	r5, [r4, #0]
 80034b8:	f015 0506 	ands.w	r5, r5, #6
 80034bc:	d106      	bne.n	80034cc <_printf_common+0x48>
 80034be:	f104 0a19 	add.w	sl, r4, #25
 80034c2:	68e3      	ldr	r3, [r4, #12]
 80034c4:	6832      	ldr	r2, [r6, #0]
 80034c6:	1a9b      	subs	r3, r3, r2
 80034c8:	42ab      	cmp	r3, r5
 80034ca:	dc28      	bgt.n	800351e <_printf_common+0x9a>
 80034cc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80034d0:	1e13      	subs	r3, r2, #0
 80034d2:	6822      	ldr	r2, [r4, #0]
 80034d4:	bf18      	it	ne
 80034d6:	2301      	movne	r3, #1
 80034d8:	0692      	lsls	r2, r2, #26
 80034da:	d42d      	bmi.n	8003538 <_printf_common+0xb4>
 80034dc:	4649      	mov	r1, r9
 80034de:	4638      	mov	r0, r7
 80034e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80034e4:	47c0      	blx	r8
 80034e6:	3001      	adds	r0, #1
 80034e8:	d020      	beq.n	800352c <_printf_common+0xa8>
 80034ea:	6823      	ldr	r3, [r4, #0]
 80034ec:	68e5      	ldr	r5, [r4, #12]
 80034ee:	f003 0306 	and.w	r3, r3, #6
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	bf18      	it	ne
 80034f6:	2500      	movne	r5, #0
 80034f8:	6832      	ldr	r2, [r6, #0]
 80034fa:	f04f 0600 	mov.w	r6, #0
 80034fe:	68a3      	ldr	r3, [r4, #8]
 8003500:	bf08      	it	eq
 8003502:	1aad      	subeq	r5, r5, r2
 8003504:	6922      	ldr	r2, [r4, #16]
 8003506:	bf08      	it	eq
 8003508:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800350c:	4293      	cmp	r3, r2
 800350e:	bfc4      	itt	gt
 8003510:	1a9b      	subgt	r3, r3, r2
 8003512:	18ed      	addgt	r5, r5, r3
 8003514:	341a      	adds	r4, #26
 8003516:	42b5      	cmp	r5, r6
 8003518:	d11a      	bne.n	8003550 <_printf_common+0xcc>
 800351a:	2000      	movs	r0, #0
 800351c:	e008      	b.n	8003530 <_printf_common+0xac>
 800351e:	2301      	movs	r3, #1
 8003520:	4652      	mov	r2, sl
 8003522:	4649      	mov	r1, r9
 8003524:	4638      	mov	r0, r7
 8003526:	47c0      	blx	r8
 8003528:	3001      	adds	r0, #1
 800352a:	d103      	bne.n	8003534 <_printf_common+0xb0>
 800352c:	f04f 30ff 	mov.w	r0, #4294967295
 8003530:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003534:	3501      	adds	r5, #1
 8003536:	e7c4      	b.n	80034c2 <_printf_common+0x3e>
 8003538:	2030      	movs	r0, #48	; 0x30
 800353a:	18e1      	adds	r1, r4, r3
 800353c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003540:	1c5a      	adds	r2, r3, #1
 8003542:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003546:	4422      	add	r2, r4
 8003548:	3302      	adds	r3, #2
 800354a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800354e:	e7c5      	b.n	80034dc <_printf_common+0x58>
 8003550:	2301      	movs	r3, #1
 8003552:	4622      	mov	r2, r4
 8003554:	4649      	mov	r1, r9
 8003556:	4638      	mov	r0, r7
 8003558:	47c0      	blx	r8
 800355a:	3001      	adds	r0, #1
 800355c:	d0e6      	beq.n	800352c <_printf_common+0xa8>
 800355e:	3601      	adds	r6, #1
 8003560:	e7d9      	b.n	8003516 <_printf_common+0x92>
	...

08003564 <_printf_i>:
 8003564:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003568:	7e0f      	ldrb	r7, [r1, #24]
 800356a:	4691      	mov	r9, r2
 800356c:	2f78      	cmp	r7, #120	; 0x78
 800356e:	4680      	mov	r8, r0
 8003570:	460c      	mov	r4, r1
 8003572:	469a      	mov	sl, r3
 8003574:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003576:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800357a:	d807      	bhi.n	800358c <_printf_i+0x28>
 800357c:	2f62      	cmp	r7, #98	; 0x62
 800357e:	d80a      	bhi.n	8003596 <_printf_i+0x32>
 8003580:	2f00      	cmp	r7, #0
 8003582:	f000 80d9 	beq.w	8003738 <_printf_i+0x1d4>
 8003586:	2f58      	cmp	r7, #88	; 0x58
 8003588:	f000 80a4 	beq.w	80036d4 <_printf_i+0x170>
 800358c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003590:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003594:	e03a      	b.n	800360c <_printf_i+0xa8>
 8003596:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800359a:	2b15      	cmp	r3, #21
 800359c:	d8f6      	bhi.n	800358c <_printf_i+0x28>
 800359e:	a101      	add	r1, pc, #4	; (adr r1, 80035a4 <_printf_i+0x40>)
 80035a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035a4:	080035fd 	.word	0x080035fd
 80035a8:	08003611 	.word	0x08003611
 80035ac:	0800358d 	.word	0x0800358d
 80035b0:	0800358d 	.word	0x0800358d
 80035b4:	0800358d 	.word	0x0800358d
 80035b8:	0800358d 	.word	0x0800358d
 80035bc:	08003611 	.word	0x08003611
 80035c0:	0800358d 	.word	0x0800358d
 80035c4:	0800358d 	.word	0x0800358d
 80035c8:	0800358d 	.word	0x0800358d
 80035cc:	0800358d 	.word	0x0800358d
 80035d0:	0800371f 	.word	0x0800371f
 80035d4:	08003641 	.word	0x08003641
 80035d8:	08003701 	.word	0x08003701
 80035dc:	0800358d 	.word	0x0800358d
 80035e0:	0800358d 	.word	0x0800358d
 80035e4:	08003741 	.word	0x08003741
 80035e8:	0800358d 	.word	0x0800358d
 80035ec:	08003641 	.word	0x08003641
 80035f0:	0800358d 	.word	0x0800358d
 80035f4:	0800358d 	.word	0x0800358d
 80035f8:	08003709 	.word	0x08003709
 80035fc:	682b      	ldr	r3, [r5, #0]
 80035fe:	1d1a      	adds	r2, r3, #4
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	602a      	str	r2, [r5, #0]
 8003604:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003608:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800360c:	2301      	movs	r3, #1
 800360e:	e0a4      	b.n	800375a <_printf_i+0x1f6>
 8003610:	6820      	ldr	r0, [r4, #0]
 8003612:	6829      	ldr	r1, [r5, #0]
 8003614:	0606      	lsls	r6, r0, #24
 8003616:	f101 0304 	add.w	r3, r1, #4
 800361a:	d50a      	bpl.n	8003632 <_printf_i+0xce>
 800361c:	680e      	ldr	r6, [r1, #0]
 800361e:	602b      	str	r3, [r5, #0]
 8003620:	2e00      	cmp	r6, #0
 8003622:	da03      	bge.n	800362c <_printf_i+0xc8>
 8003624:	232d      	movs	r3, #45	; 0x2d
 8003626:	4276      	negs	r6, r6
 8003628:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800362c:	230a      	movs	r3, #10
 800362e:	485e      	ldr	r0, [pc, #376]	; (80037a8 <_printf_i+0x244>)
 8003630:	e019      	b.n	8003666 <_printf_i+0x102>
 8003632:	680e      	ldr	r6, [r1, #0]
 8003634:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003638:	602b      	str	r3, [r5, #0]
 800363a:	bf18      	it	ne
 800363c:	b236      	sxthne	r6, r6
 800363e:	e7ef      	b.n	8003620 <_printf_i+0xbc>
 8003640:	682b      	ldr	r3, [r5, #0]
 8003642:	6820      	ldr	r0, [r4, #0]
 8003644:	1d19      	adds	r1, r3, #4
 8003646:	6029      	str	r1, [r5, #0]
 8003648:	0601      	lsls	r1, r0, #24
 800364a:	d501      	bpl.n	8003650 <_printf_i+0xec>
 800364c:	681e      	ldr	r6, [r3, #0]
 800364e:	e002      	b.n	8003656 <_printf_i+0xf2>
 8003650:	0646      	lsls	r6, r0, #25
 8003652:	d5fb      	bpl.n	800364c <_printf_i+0xe8>
 8003654:	881e      	ldrh	r6, [r3, #0]
 8003656:	2f6f      	cmp	r7, #111	; 0x6f
 8003658:	bf0c      	ite	eq
 800365a:	2308      	moveq	r3, #8
 800365c:	230a      	movne	r3, #10
 800365e:	4852      	ldr	r0, [pc, #328]	; (80037a8 <_printf_i+0x244>)
 8003660:	2100      	movs	r1, #0
 8003662:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003666:	6865      	ldr	r5, [r4, #4]
 8003668:	2d00      	cmp	r5, #0
 800366a:	bfa8      	it	ge
 800366c:	6821      	ldrge	r1, [r4, #0]
 800366e:	60a5      	str	r5, [r4, #8]
 8003670:	bfa4      	itt	ge
 8003672:	f021 0104 	bicge.w	r1, r1, #4
 8003676:	6021      	strge	r1, [r4, #0]
 8003678:	b90e      	cbnz	r6, 800367e <_printf_i+0x11a>
 800367a:	2d00      	cmp	r5, #0
 800367c:	d04d      	beq.n	800371a <_printf_i+0x1b6>
 800367e:	4615      	mov	r5, r2
 8003680:	fbb6 f1f3 	udiv	r1, r6, r3
 8003684:	fb03 6711 	mls	r7, r3, r1, r6
 8003688:	5dc7      	ldrb	r7, [r0, r7]
 800368a:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800368e:	4637      	mov	r7, r6
 8003690:	42bb      	cmp	r3, r7
 8003692:	460e      	mov	r6, r1
 8003694:	d9f4      	bls.n	8003680 <_printf_i+0x11c>
 8003696:	2b08      	cmp	r3, #8
 8003698:	d10b      	bne.n	80036b2 <_printf_i+0x14e>
 800369a:	6823      	ldr	r3, [r4, #0]
 800369c:	07de      	lsls	r6, r3, #31
 800369e:	d508      	bpl.n	80036b2 <_printf_i+0x14e>
 80036a0:	6923      	ldr	r3, [r4, #16]
 80036a2:	6861      	ldr	r1, [r4, #4]
 80036a4:	4299      	cmp	r1, r3
 80036a6:	bfde      	ittt	le
 80036a8:	2330      	movle	r3, #48	; 0x30
 80036aa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80036ae:	f105 35ff 	addle.w	r5, r5, #4294967295
 80036b2:	1b52      	subs	r2, r2, r5
 80036b4:	6122      	str	r2, [r4, #16]
 80036b6:	464b      	mov	r3, r9
 80036b8:	4621      	mov	r1, r4
 80036ba:	4640      	mov	r0, r8
 80036bc:	f8cd a000 	str.w	sl, [sp]
 80036c0:	aa03      	add	r2, sp, #12
 80036c2:	f7ff fedf 	bl	8003484 <_printf_common>
 80036c6:	3001      	adds	r0, #1
 80036c8:	d14c      	bne.n	8003764 <_printf_i+0x200>
 80036ca:	f04f 30ff 	mov.w	r0, #4294967295
 80036ce:	b004      	add	sp, #16
 80036d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036d4:	4834      	ldr	r0, [pc, #208]	; (80037a8 <_printf_i+0x244>)
 80036d6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80036da:	6829      	ldr	r1, [r5, #0]
 80036dc:	6823      	ldr	r3, [r4, #0]
 80036de:	f851 6b04 	ldr.w	r6, [r1], #4
 80036e2:	6029      	str	r1, [r5, #0]
 80036e4:	061d      	lsls	r5, r3, #24
 80036e6:	d514      	bpl.n	8003712 <_printf_i+0x1ae>
 80036e8:	07df      	lsls	r7, r3, #31
 80036ea:	bf44      	itt	mi
 80036ec:	f043 0320 	orrmi.w	r3, r3, #32
 80036f0:	6023      	strmi	r3, [r4, #0]
 80036f2:	b91e      	cbnz	r6, 80036fc <_printf_i+0x198>
 80036f4:	6823      	ldr	r3, [r4, #0]
 80036f6:	f023 0320 	bic.w	r3, r3, #32
 80036fa:	6023      	str	r3, [r4, #0]
 80036fc:	2310      	movs	r3, #16
 80036fe:	e7af      	b.n	8003660 <_printf_i+0xfc>
 8003700:	6823      	ldr	r3, [r4, #0]
 8003702:	f043 0320 	orr.w	r3, r3, #32
 8003706:	6023      	str	r3, [r4, #0]
 8003708:	2378      	movs	r3, #120	; 0x78
 800370a:	4828      	ldr	r0, [pc, #160]	; (80037ac <_printf_i+0x248>)
 800370c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003710:	e7e3      	b.n	80036da <_printf_i+0x176>
 8003712:	0659      	lsls	r1, r3, #25
 8003714:	bf48      	it	mi
 8003716:	b2b6      	uxthmi	r6, r6
 8003718:	e7e6      	b.n	80036e8 <_printf_i+0x184>
 800371a:	4615      	mov	r5, r2
 800371c:	e7bb      	b.n	8003696 <_printf_i+0x132>
 800371e:	682b      	ldr	r3, [r5, #0]
 8003720:	6826      	ldr	r6, [r4, #0]
 8003722:	1d18      	adds	r0, r3, #4
 8003724:	6961      	ldr	r1, [r4, #20]
 8003726:	6028      	str	r0, [r5, #0]
 8003728:	0635      	lsls	r5, r6, #24
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	d501      	bpl.n	8003732 <_printf_i+0x1ce>
 800372e:	6019      	str	r1, [r3, #0]
 8003730:	e002      	b.n	8003738 <_printf_i+0x1d4>
 8003732:	0670      	lsls	r0, r6, #25
 8003734:	d5fb      	bpl.n	800372e <_printf_i+0x1ca>
 8003736:	8019      	strh	r1, [r3, #0]
 8003738:	2300      	movs	r3, #0
 800373a:	4615      	mov	r5, r2
 800373c:	6123      	str	r3, [r4, #16]
 800373e:	e7ba      	b.n	80036b6 <_printf_i+0x152>
 8003740:	682b      	ldr	r3, [r5, #0]
 8003742:	2100      	movs	r1, #0
 8003744:	1d1a      	adds	r2, r3, #4
 8003746:	602a      	str	r2, [r5, #0]
 8003748:	681d      	ldr	r5, [r3, #0]
 800374a:	6862      	ldr	r2, [r4, #4]
 800374c:	4628      	mov	r0, r5
 800374e:	f000 f82f 	bl	80037b0 <memchr>
 8003752:	b108      	cbz	r0, 8003758 <_printf_i+0x1f4>
 8003754:	1b40      	subs	r0, r0, r5
 8003756:	6060      	str	r0, [r4, #4]
 8003758:	6863      	ldr	r3, [r4, #4]
 800375a:	6123      	str	r3, [r4, #16]
 800375c:	2300      	movs	r3, #0
 800375e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003762:	e7a8      	b.n	80036b6 <_printf_i+0x152>
 8003764:	462a      	mov	r2, r5
 8003766:	4649      	mov	r1, r9
 8003768:	4640      	mov	r0, r8
 800376a:	6923      	ldr	r3, [r4, #16]
 800376c:	47d0      	blx	sl
 800376e:	3001      	adds	r0, #1
 8003770:	d0ab      	beq.n	80036ca <_printf_i+0x166>
 8003772:	6823      	ldr	r3, [r4, #0]
 8003774:	079b      	lsls	r3, r3, #30
 8003776:	d413      	bmi.n	80037a0 <_printf_i+0x23c>
 8003778:	68e0      	ldr	r0, [r4, #12]
 800377a:	9b03      	ldr	r3, [sp, #12]
 800377c:	4298      	cmp	r0, r3
 800377e:	bfb8      	it	lt
 8003780:	4618      	movlt	r0, r3
 8003782:	e7a4      	b.n	80036ce <_printf_i+0x16a>
 8003784:	2301      	movs	r3, #1
 8003786:	4632      	mov	r2, r6
 8003788:	4649      	mov	r1, r9
 800378a:	4640      	mov	r0, r8
 800378c:	47d0      	blx	sl
 800378e:	3001      	adds	r0, #1
 8003790:	d09b      	beq.n	80036ca <_printf_i+0x166>
 8003792:	3501      	adds	r5, #1
 8003794:	68e3      	ldr	r3, [r4, #12]
 8003796:	9903      	ldr	r1, [sp, #12]
 8003798:	1a5b      	subs	r3, r3, r1
 800379a:	42ab      	cmp	r3, r5
 800379c:	dcf2      	bgt.n	8003784 <_printf_i+0x220>
 800379e:	e7eb      	b.n	8003778 <_printf_i+0x214>
 80037a0:	2500      	movs	r5, #0
 80037a2:	f104 0619 	add.w	r6, r4, #25
 80037a6:	e7f5      	b.n	8003794 <_printf_i+0x230>
 80037a8:	08004741 	.word	0x08004741
 80037ac:	08004752 	.word	0x08004752

080037b0 <memchr>:
 80037b0:	4603      	mov	r3, r0
 80037b2:	b510      	push	{r4, lr}
 80037b4:	b2c9      	uxtb	r1, r1
 80037b6:	4402      	add	r2, r0
 80037b8:	4293      	cmp	r3, r2
 80037ba:	4618      	mov	r0, r3
 80037bc:	d101      	bne.n	80037c2 <memchr+0x12>
 80037be:	2000      	movs	r0, #0
 80037c0:	e003      	b.n	80037ca <memchr+0x1a>
 80037c2:	7804      	ldrb	r4, [r0, #0]
 80037c4:	3301      	adds	r3, #1
 80037c6:	428c      	cmp	r4, r1
 80037c8:	d1f6      	bne.n	80037b8 <memchr+0x8>
 80037ca:	bd10      	pop	{r4, pc}

080037cc <memcpy>:
 80037cc:	440a      	add	r2, r1
 80037ce:	4291      	cmp	r1, r2
 80037d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80037d4:	d100      	bne.n	80037d8 <memcpy+0xc>
 80037d6:	4770      	bx	lr
 80037d8:	b510      	push	{r4, lr}
 80037da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80037de:	4291      	cmp	r1, r2
 80037e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80037e4:	d1f9      	bne.n	80037da <memcpy+0xe>
 80037e6:	bd10      	pop	{r4, pc}

080037e8 <memmove>:
 80037e8:	4288      	cmp	r0, r1
 80037ea:	b510      	push	{r4, lr}
 80037ec:	eb01 0402 	add.w	r4, r1, r2
 80037f0:	d902      	bls.n	80037f8 <memmove+0x10>
 80037f2:	4284      	cmp	r4, r0
 80037f4:	4623      	mov	r3, r4
 80037f6:	d807      	bhi.n	8003808 <memmove+0x20>
 80037f8:	1e43      	subs	r3, r0, #1
 80037fa:	42a1      	cmp	r1, r4
 80037fc:	d008      	beq.n	8003810 <memmove+0x28>
 80037fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003806:	e7f8      	b.n	80037fa <memmove+0x12>
 8003808:	4601      	mov	r1, r0
 800380a:	4402      	add	r2, r0
 800380c:	428a      	cmp	r2, r1
 800380e:	d100      	bne.n	8003812 <memmove+0x2a>
 8003810:	bd10      	pop	{r4, pc}
 8003812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800381a:	e7f7      	b.n	800380c <memmove+0x24>

0800381c <_free_r>:
 800381c:	b538      	push	{r3, r4, r5, lr}
 800381e:	4605      	mov	r5, r0
 8003820:	2900      	cmp	r1, #0
 8003822:	d040      	beq.n	80038a6 <_free_r+0x8a>
 8003824:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003828:	1f0c      	subs	r4, r1, #4
 800382a:	2b00      	cmp	r3, #0
 800382c:	bfb8      	it	lt
 800382e:	18e4      	addlt	r4, r4, r3
 8003830:	f000 f910 	bl	8003a54 <__malloc_lock>
 8003834:	4a1c      	ldr	r2, [pc, #112]	; (80038a8 <_free_r+0x8c>)
 8003836:	6813      	ldr	r3, [r2, #0]
 8003838:	b933      	cbnz	r3, 8003848 <_free_r+0x2c>
 800383a:	6063      	str	r3, [r4, #4]
 800383c:	6014      	str	r4, [r2, #0]
 800383e:	4628      	mov	r0, r5
 8003840:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003844:	f000 b90c 	b.w	8003a60 <__malloc_unlock>
 8003848:	42a3      	cmp	r3, r4
 800384a:	d908      	bls.n	800385e <_free_r+0x42>
 800384c:	6820      	ldr	r0, [r4, #0]
 800384e:	1821      	adds	r1, r4, r0
 8003850:	428b      	cmp	r3, r1
 8003852:	bf01      	itttt	eq
 8003854:	6819      	ldreq	r1, [r3, #0]
 8003856:	685b      	ldreq	r3, [r3, #4]
 8003858:	1809      	addeq	r1, r1, r0
 800385a:	6021      	streq	r1, [r4, #0]
 800385c:	e7ed      	b.n	800383a <_free_r+0x1e>
 800385e:	461a      	mov	r2, r3
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	b10b      	cbz	r3, 8003868 <_free_r+0x4c>
 8003864:	42a3      	cmp	r3, r4
 8003866:	d9fa      	bls.n	800385e <_free_r+0x42>
 8003868:	6811      	ldr	r1, [r2, #0]
 800386a:	1850      	adds	r0, r2, r1
 800386c:	42a0      	cmp	r0, r4
 800386e:	d10b      	bne.n	8003888 <_free_r+0x6c>
 8003870:	6820      	ldr	r0, [r4, #0]
 8003872:	4401      	add	r1, r0
 8003874:	1850      	adds	r0, r2, r1
 8003876:	4283      	cmp	r3, r0
 8003878:	6011      	str	r1, [r2, #0]
 800387a:	d1e0      	bne.n	800383e <_free_r+0x22>
 800387c:	6818      	ldr	r0, [r3, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	4401      	add	r1, r0
 8003882:	6011      	str	r1, [r2, #0]
 8003884:	6053      	str	r3, [r2, #4]
 8003886:	e7da      	b.n	800383e <_free_r+0x22>
 8003888:	d902      	bls.n	8003890 <_free_r+0x74>
 800388a:	230c      	movs	r3, #12
 800388c:	602b      	str	r3, [r5, #0]
 800388e:	e7d6      	b.n	800383e <_free_r+0x22>
 8003890:	6820      	ldr	r0, [r4, #0]
 8003892:	1821      	adds	r1, r4, r0
 8003894:	428b      	cmp	r3, r1
 8003896:	bf01      	itttt	eq
 8003898:	6819      	ldreq	r1, [r3, #0]
 800389a:	685b      	ldreq	r3, [r3, #4]
 800389c:	1809      	addeq	r1, r1, r0
 800389e:	6021      	streq	r1, [r4, #0]
 80038a0:	6063      	str	r3, [r4, #4]
 80038a2:	6054      	str	r4, [r2, #4]
 80038a4:	e7cb      	b.n	800383e <_free_r+0x22>
 80038a6:	bd38      	pop	{r3, r4, r5, pc}
 80038a8:	200002e8 	.word	0x200002e8

080038ac <sbrk_aligned>:
 80038ac:	b570      	push	{r4, r5, r6, lr}
 80038ae:	4e0e      	ldr	r6, [pc, #56]	; (80038e8 <sbrk_aligned+0x3c>)
 80038b0:	460c      	mov	r4, r1
 80038b2:	6831      	ldr	r1, [r6, #0]
 80038b4:	4605      	mov	r5, r0
 80038b6:	b911      	cbnz	r1, 80038be <sbrk_aligned+0x12>
 80038b8:	f000 f8bc 	bl	8003a34 <_sbrk_r>
 80038bc:	6030      	str	r0, [r6, #0]
 80038be:	4621      	mov	r1, r4
 80038c0:	4628      	mov	r0, r5
 80038c2:	f000 f8b7 	bl	8003a34 <_sbrk_r>
 80038c6:	1c43      	adds	r3, r0, #1
 80038c8:	d00a      	beq.n	80038e0 <sbrk_aligned+0x34>
 80038ca:	1cc4      	adds	r4, r0, #3
 80038cc:	f024 0403 	bic.w	r4, r4, #3
 80038d0:	42a0      	cmp	r0, r4
 80038d2:	d007      	beq.n	80038e4 <sbrk_aligned+0x38>
 80038d4:	1a21      	subs	r1, r4, r0
 80038d6:	4628      	mov	r0, r5
 80038d8:	f000 f8ac 	bl	8003a34 <_sbrk_r>
 80038dc:	3001      	adds	r0, #1
 80038de:	d101      	bne.n	80038e4 <sbrk_aligned+0x38>
 80038e0:	f04f 34ff 	mov.w	r4, #4294967295
 80038e4:	4620      	mov	r0, r4
 80038e6:	bd70      	pop	{r4, r5, r6, pc}
 80038e8:	200002ec 	.word	0x200002ec

080038ec <_malloc_r>:
 80038ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038f0:	1ccd      	adds	r5, r1, #3
 80038f2:	f025 0503 	bic.w	r5, r5, #3
 80038f6:	3508      	adds	r5, #8
 80038f8:	2d0c      	cmp	r5, #12
 80038fa:	bf38      	it	cc
 80038fc:	250c      	movcc	r5, #12
 80038fe:	2d00      	cmp	r5, #0
 8003900:	4607      	mov	r7, r0
 8003902:	db01      	blt.n	8003908 <_malloc_r+0x1c>
 8003904:	42a9      	cmp	r1, r5
 8003906:	d905      	bls.n	8003914 <_malloc_r+0x28>
 8003908:	230c      	movs	r3, #12
 800390a:	2600      	movs	r6, #0
 800390c:	603b      	str	r3, [r7, #0]
 800390e:	4630      	mov	r0, r6
 8003910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003914:	4e2e      	ldr	r6, [pc, #184]	; (80039d0 <_malloc_r+0xe4>)
 8003916:	f000 f89d 	bl	8003a54 <__malloc_lock>
 800391a:	6833      	ldr	r3, [r6, #0]
 800391c:	461c      	mov	r4, r3
 800391e:	bb34      	cbnz	r4, 800396e <_malloc_r+0x82>
 8003920:	4629      	mov	r1, r5
 8003922:	4638      	mov	r0, r7
 8003924:	f7ff ffc2 	bl	80038ac <sbrk_aligned>
 8003928:	1c43      	adds	r3, r0, #1
 800392a:	4604      	mov	r4, r0
 800392c:	d14d      	bne.n	80039ca <_malloc_r+0xde>
 800392e:	6834      	ldr	r4, [r6, #0]
 8003930:	4626      	mov	r6, r4
 8003932:	2e00      	cmp	r6, #0
 8003934:	d140      	bne.n	80039b8 <_malloc_r+0xcc>
 8003936:	6823      	ldr	r3, [r4, #0]
 8003938:	4631      	mov	r1, r6
 800393a:	4638      	mov	r0, r7
 800393c:	eb04 0803 	add.w	r8, r4, r3
 8003940:	f000 f878 	bl	8003a34 <_sbrk_r>
 8003944:	4580      	cmp	r8, r0
 8003946:	d13a      	bne.n	80039be <_malloc_r+0xd2>
 8003948:	6821      	ldr	r1, [r4, #0]
 800394a:	3503      	adds	r5, #3
 800394c:	1a6d      	subs	r5, r5, r1
 800394e:	f025 0503 	bic.w	r5, r5, #3
 8003952:	3508      	adds	r5, #8
 8003954:	2d0c      	cmp	r5, #12
 8003956:	bf38      	it	cc
 8003958:	250c      	movcc	r5, #12
 800395a:	4638      	mov	r0, r7
 800395c:	4629      	mov	r1, r5
 800395e:	f7ff ffa5 	bl	80038ac <sbrk_aligned>
 8003962:	3001      	adds	r0, #1
 8003964:	d02b      	beq.n	80039be <_malloc_r+0xd2>
 8003966:	6823      	ldr	r3, [r4, #0]
 8003968:	442b      	add	r3, r5
 800396a:	6023      	str	r3, [r4, #0]
 800396c:	e00e      	b.n	800398c <_malloc_r+0xa0>
 800396e:	6822      	ldr	r2, [r4, #0]
 8003970:	1b52      	subs	r2, r2, r5
 8003972:	d41e      	bmi.n	80039b2 <_malloc_r+0xc6>
 8003974:	2a0b      	cmp	r2, #11
 8003976:	d916      	bls.n	80039a6 <_malloc_r+0xba>
 8003978:	1961      	adds	r1, r4, r5
 800397a:	42a3      	cmp	r3, r4
 800397c:	6025      	str	r5, [r4, #0]
 800397e:	bf18      	it	ne
 8003980:	6059      	strne	r1, [r3, #4]
 8003982:	6863      	ldr	r3, [r4, #4]
 8003984:	bf08      	it	eq
 8003986:	6031      	streq	r1, [r6, #0]
 8003988:	5162      	str	r2, [r4, r5]
 800398a:	604b      	str	r3, [r1, #4]
 800398c:	4638      	mov	r0, r7
 800398e:	f104 060b 	add.w	r6, r4, #11
 8003992:	f000 f865 	bl	8003a60 <__malloc_unlock>
 8003996:	f026 0607 	bic.w	r6, r6, #7
 800399a:	1d23      	adds	r3, r4, #4
 800399c:	1af2      	subs	r2, r6, r3
 800399e:	d0b6      	beq.n	800390e <_malloc_r+0x22>
 80039a0:	1b9b      	subs	r3, r3, r6
 80039a2:	50a3      	str	r3, [r4, r2]
 80039a4:	e7b3      	b.n	800390e <_malloc_r+0x22>
 80039a6:	6862      	ldr	r2, [r4, #4]
 80039a8:	42a3      	cmp	r3, r4
 80039aa:	bf0c      	ite	eq
 80039ac:	6032      	streq	r2, [r6, #0]
 80039ae:	605a      	strne	r2, [r3, #4]
 80039b0:	e7ec      	b.n	800398c <_malloc_r+0xa0>
 80039b2:	4623      	mov	r3, r4
 80039b4:	6864      	ldr	r4, [r4, #4]
 80039b6:	e7b2      	b.n	800391e <_malloc_r+0x32>
 80039b8:	4634      	mov	r4, r6
 80039ba:	6876      	ldr	r6, [r6, #4]
 80039bc:	e7b9      	b.n	8003932 <_malloc_r+0x46>
 80039be:	230c      	movs	r3, #12
 80039c0:	4638      	mov	r0, r7
 80039c2:	603b      	str	r3, [r7, #0]
 80039c4:	f000 f84c 	bl	8003a60 <__malloc_unlock>
 80039c8:	e7a1      	b.n	800390e <_malloc_r+0x22>
 80039ca:	6025      	str	r5, [r4, #0]
 80039cc:	e7de      	b.n	800398c <_malloc_r+0xa0>
 80039ce:	bf00      	nop
 80039d0:	200002e8 	.word	0x200002e8

080039d4 <_realloc_r>:
 80039d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80039d8:	4680      	mov	r8, r0
 80039da:	4614      	mov	r4, r2
 80039dc:	460e      	mov	r6, r1
 80039de:	b921      	cbnz	r1, 80039ea <_realloc_r+0x16>
 80039e0:	4611      	mov	r1, r2
 80039e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039e6:	f7ff bf81 	b.w	80038ec <_malloc_r>
 80039ea:	b92a      	cbnz	r2, 80039f8 <_realloc_r+0x24>
 80039ec:	f7ff ff16 	bl	800381c <_free_r>
 80039f0:	4625      	mov	r5, r4
 80039f2:	4628      	mov	r0, r5
 80039f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80039f8:	f000 f838 	bl	8003a6c <_malloc_usable_size_r>
 80039fc:	4284      	cmp	r4, r0
 80039fe:	4607      	mov	r7, r0
 8003a00:	d802      	bhi.n	8003a08 <_realloc_r+0x34>
 8003a02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003a06:	d812      	bhi.n	8003a2e <_realloc_r+0x5a>
 8003a08:	4621      	mov	r1, r4
 8003a0a:	4640      	mov	r0, r8
 8003a0c:	f7ff ff6e 	bl	80038ec <_malloc_r>
 8003a10:	4605      	mov	r5, r0
 8003a12:	2800      	cmp	r0, #0
 8003a14:	d0ed      	beq.n	80039f2 <_realloc_r+0x1e>
 8003a16:	42bc      	cmp	r4, r7
 8003a18:	4622      	mov	r2, r4
 8003a1a:	4631      	mov	r1, r6
 8003a1c:	bf28      	it	cs
 8003a1e:	463a      	movcs	r2, r7
 8003a20:	f7ff fed4 	bl	80037cc <memcpy>
 8003a24:	4631      	mov	r1, r6
 8003a26:	4640      	mov	r0, r8
 8003a28:	f7ff fef8 	bl	800381c <_free_r>
 8003a2c:	e7e1      	b.n	80039f2 <_realloc_r+0x1e>
 8003a2e:	4635      	mov	r5, r6
 8003a30:	e7df      	b.n	80039f2 <_realloc_r+0x1e>
	...

08003a34 <_sbrk_r>:
 8003a34:	b538      	push	{r3, r4, r5, lr}
 8003a36:	2300      	movs	r3, #0
 8003a38:	4d05      	ldr	r5, [pc, #20]	; (8003a50 <_sbrk_r+0x1c>)
 8003a3a:	4604      	mov	r4, r0
 8003a3c:	4608      	mov	r0, r1
 8003a3e:	602b      	str	r3, [r5, #0]
 8003a40:	f7fd fa76 	bl	8000f30 <_sbrk>
 8003a44:	1c43      	adds	r3, r0, #1
 8003a46:	d102      	bne.n	8003a4e <_sbrk_r+0x1a>
 8003a48:	682b      	ldr	r3, [r5, #0]
 8003a4a:	b103      	cbz	r3, 8003a4e <_sbrk_r+0x1a>
 8003a4c:	6023      	str	r3, [r4, #0]
 8003a4e:	bd38      	pop	{r3, r4, r5, pc}
 8003a50:	200002f0 	.word	0x200002f0

08003a54 <__malloc_lock>:
 8003a54:	4801      	ldr	r0, [pc, #4]	; (8003a5c <__malloc_lock+0x8>)
 8003a56:	f000 b811 	b.w	8003a7c <__retarget_lock_acquire_recursive>
 8003a5a:	bf00      	nop
 8003a5c:	200002f4 	.word	0x200002f4

08003a60 <__malloc_unlock>:
 8003a60:	4801      	ldr	r0, [pc, #4]	; (8003a68 <__malloc_unlock+0x8>)
 8003a62:	f000 b80c 	b.w	8003a7e <__retarget_lock_release_recursive>
 8003a66:	bf00      	nop
 8003a68:	200002f4 	.word	0x200002f4

08003a6c <_malloc_usable_size_r>:
 8003a6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a70:	1f18      	subs	r0, r3, #4
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	bfbc      	itt	lt
 8003a76:	580b      	ldrlt	r3, [r1, r0]
 8003a78:	18c0      	addlt	r0, r0, r3
 8003a7a:	4770      	bx	lr

08003a7c <__retarget_lock_acquire_recursive>:
 8003a7c:	4770      	bx	lr

08003a7e <__retarget_lock_release_recursive>:
 8003a7e:	4770      	bx	lr

08003a80 <_init>:
 8003a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a82:	bf00      	nop
 8003a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a86:	bc08      	pop	{r3}
 8003a88:	469e      	mov	lr, r3
 8003a8a:	4770      	bx	lr

08003a8c <_fini>:
 8003a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a8e:	bf00      	nop
 8003a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a92:	bc08      	pop	{r3}
 8003a94:	469e      	mov	lr, r3
 8003a96:	4770      	bx	lr
