

================================================================
== Vitis HLS Report for 'dpu_keygen'
================================================================
* Date:           Thu Dec 29 16:06:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                |                                                     |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                            |                        Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_dpu_func_fu_468                                             |dpu_func                                             |       21|      738|   0.210 us|   7.380 us|    21|   738|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570                  |dpu_keygen_Pipeline_VITIS_LOOP_40_1                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575                  |dpu_keygen_Pipeline_VITIS_LOOP_41_2                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580                 |dpu_keygen_Pipeline_VITIS_LOOP_321_1                 |       27|       27|   0.270 us|   0.270 us|    27|    27|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586  |dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_shake_absorb_1_fu_593                                       |shake_absorb_1                                       |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607  |dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614                  |dpu_keygen_Pipeline_VITIS_LOOP_54_7                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620                  |dpu_keygen_Pipeline_VITIS_LOOP_55_8                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627                  |dpu_keygen_Pipeline_VITIS_LOOP_56_9                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_shake_squeeze_2_fu_634                                      |shake_squeeze_2                                      |      101|      101|   1.010 us|   1.010 us|   101|   101|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643                |dpu_keygen_Pipeline_VITIS_LOOP_321_16                |       27|       27|   0.270 us|   0.270 us|    27|    27|       no|
        |grp_shake_absorb_fu_648                                         |shake_absorb                                         |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_KeccakF1600_StatePermute_fu_658                             |KeccakF1600_StatePermute                             |       50|       50|   0.500 us|   0.500 us|    50|    50|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665                 |dpu_keygen_Pipeline_VITIS_LOOP_417_2                 |       86|       86|   0.860 us|   0.860 us|    86|    86|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671                 |dpu_keygen_Pipeline_VITIS_LOOP_503_2                 |        4|      176|  40.000 ns|   1.760 us|     4|   176|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681                  |dpu_keygen_Pipeline_VITIS_LOOP_99_1                  |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_sample_eta_fu_689                                           |sample_eta                                           |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700                 |dpu_keygen_Pipeline_VITIS_LOOP_99_17                 |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709                 |dpu_keygen_Pipeline_VITIS_LOOP_99_18                 |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718                  |dpu_keygen_Pipeline_VITIS_LOOP_56_1                  |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726               |dpu_keygen_Pipeline_VITIS_LOOP_321_110               |       27|       27|   0.270 us|   0.270 us|    27|    27|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731                 |dpu_keygen_Pipeline_VITIS_LOOP_99_19                 |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740                  |dpu_keygen_Pipeline_VITIS_LOOP_61_2                  |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748                  |dpu_keygen_Pipeline_VITIS_LOOP_62_3                  |       34|       34|   0.340 us|   0.340 us|    34|    34|       no|
        |grp_dpu_pack_fu_756                                             |dpu_pack                                             |     2743|     2743|  27.430 us|  27.430 us|  2743|  2743|       no|
        |grp_shake_absorb_3_fu_765                                       |shake_absorb_3                                       |     1764|     1764|  17.640 us|  17.640 us|  1764|  1764|       no|
        |grp_shake_squeeze_fu_774                                        |shake_squeeze                                        |       77|       77|   0.770 us|   0.770 us|    77|    77|       no|
        |grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782                  |dpu_keygen_Pipeline_VITIS_LOOP_63_4                  |       50|       50|   0.500 us|   0.500 us|    50|    50|       no|
        |grp_dpu_pack_4_fu_789                                           |dpu_pack_4                                           |     1967|     3247|  19.670 us|  32.470 us|  1967|  3247|       no|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +---------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- SAMPA_LOOP0_SAMPA_LOOP1  |        ?|        ?|          ?|          -|          -|     30|        no|
        | + VITIS_LOOP_500_1        |        0|     1600|  148 ~ 320|          -|          -|  0 ~ 5|        no|
        |- SAMPETA_LOOP0            |        ?|        ?|          ?|          -|          -|      5|        no|
        |- SAMPETA_LOOP1            |        ?|        ?|          ?|          -|          -|      6|        no|
        +---------------------------+---------+---------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4943|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       19|  1536|  1871702|   932525|    0|
|Memory               |      462|     -|       16|        6|    0|
|Multiplexer          |        -|     -|        -|     2063|    -|
|Register             |        -|     -|   131387|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |      481|  1536|  2003105|   939537|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       35|    50|      231|      217|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       11|    16|       77|       72|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+------+---------+--------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+------+---------+--------+-----+
    |grp_KeccakF1600_StatePermute_fu_658                             |KeccakF1600_StatePermute                             |        2|     0|     1633|   16899|    0|
    |grp_dpu_func_fu_468                                             |dpu_func                                             |        0|  1536|  1499877|  239554|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580                 |dpu_keygen_Pipeline_VITIS_LOOP_321_1                 |        0|     0|        7|      48|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726               |dpu_keygen_Pipeline_VITIS_LOOP_321_110               |        0|     0|        7|      48|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643                |dpu_keygen_Pipeline_VITIS_LOOP_321_16                |        0|     0|        7|      48|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570                  |dpu_keygen_Pipeline_VITIS_LOOP_40_1                  |        0|     0|     8203|   16684|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665                 |dpu_keygen_Pipeline_VITIS_LOOP_417_2                 |        0|     0|       71|     263|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575                  |dpu_keygen_Pipeline_VITIS_LOOP_41_2                  |        0|     0|     8203|   16684|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586  |dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4  |        0|     0|       41|    4607|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607  |dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6  |        0|     0|       41|    4691|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671                 |dpu_keygen_Pipeline_VITIS_LOOP_503_2                 |        0|     0|    24689|   21008|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614                  |dpu_keygen_Pipeline_VITIS_LOOP_54_7                  |        0|     0|     8204|   16695|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620                  |dpu_keygen_Pipeline_VITIS_LOOP_55_8                  |        0|     0|     8204|   16695|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718                  |dpu_keygen_Pipeline_VITIS_LOOP_56_1                  |        0|     0|       15|      61|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627                  |dpu_keygen_Pipeline_VITIS_LOOP_56_9                  |        0|     0|     8204|   16695|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740                  |dpu_keygen_Pipeline_VITIS_LOOP_61_2                  |        0|     0|       15|      61|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748                  |dpu_keygen_Pipeline_VITIS_LOOP_62_3                  |        0|     0|       15|      68|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782                  |dpu_keygen_Pipeline_VITIS_LOOP_63_4                  |        0|     0|       15|      61|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681                  |dpu_keygen_Pipeline_VITIS_LOOP_99_1                  |        0|     0|     8204|   18866|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700                 |dpu_keygen_Pipeline_VITIS_LOOP_99_17                 |        0|     0|     8204|   18866|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709                 |dpu_keygen_Pipeline_VITIS_LOOP_99_18                 |        0|     0|     8204|   18866|    0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731                 |dpu_keygen_Pipeline_VITIS_LOOP_99_19                 |        0|     0|     8210|   18886|    0|
    |grp_dpu_pack_fu_756                                             |dpu_pack                                             |        0|     0|    32841|   27986|    0|
    |grp_dpu_pack_4_fu_789                                           |dpu_pack_4                                           |        0|     0|   156143|  265384|    0|
    |grp_sample_eta_fu_689                                           |sample_eta                                           |        7|     0|    72282|  102231|    0|
    |grp_shake_absorb_fu_648                                         |shake_absorb                                         |        2|     0|     2502|   19539|    0|
    |grp_shake_absorb_1_fu_593                                       |shake_absorb_1                                       |        2|     0|     2308|   18864|    0|
    |grp_shake_absorb_3_fu_765                                       |shake_absorb_3                                       |        2|     0|     1948|   17795|    0|
    |grp_shake_squeeze_fu_774                                        |shake_squeeze                                        |        2|     0|     1701|   17181|    0|
    |grp_shake_squeeze_2_fu_634                                      |shake_squeeze_2                                      |        2|     0|     1704|   17191|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+------+---------+--------+-----+
    |Total                                                           |                                                     |       19|  1536|  1871702|  932525|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+------+---------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------+---------+----+----+-----+------+------+------+-------------+
    |   Memory   |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits | Banks| W*Bits*Banks|
    +------------+----------------------------+---------+----+----+-----+------+------+------+-------------+
    |buf_U       |buf_RAM_AUTO_1R1W           |        1|   0|   0|    0|   170|     8|     1|         1360|
    |dpu_pMem_U  |dpu_pMem_RAM_T2P_BRAM_1R1W  |      456|   0|   0|    0|   158|  8192|     1|      1294336|
    |spu_s_U     |spu_s_RAM_AUTO_1R1W         |        4|   0|   0|    0|    25|    64|     1|         1600|
    |tr_U        |tr_RAM_AUTO_1R1W            |        0|  16|   6|    0|    48|     8|     1|          384|
    |zetas_U     |zetas_ROM_AUTO_1R           |        1|   0|   0|    0|   256|    23|     1|         5888|
    +------------+----------------------------+---------+----+----+-----+------+------+------+-------------+
    |Total       |                            |      462|  16|   6|    0|   657|  8295|     5|      1303568|
    +------------+----------------------------+---------+----+----+-----+------+------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln32_1_fu_1023_p2             |         +|   0|  0|    10|           3|           1|
    |add_ln32_fu_987_p2                |         +|   0|  0|    12|           5|           1|
    |add_ln35_fu_1115_p2               |         +|   0|  0|    12|           4|           4|
    |add_ln43_fu_1270_p2               |         +|   0|  0|    10|           3|           1|
    |add_ln44_fu_1307_p2               |         +|   0|  0|    12|           4|           3|
    |addr_10_fu_1123_p2                |         +|   0|  0|    12|           5|           5|
    |addr_11_fu_1280_p2                |         +|   0|  0|    12|           5|           5|
    |addr_9_fu_1222_p2                 |         +|   0|  0|    13|           6|           5|
    |addr_fu_1211_p2                   |         +|   0|  0|    13|           6|           6|
    |k_7_fu_1196_p2                    |         +|   0|  0|    10|           3|           1|
    |p_fu_1133_p2                      |         +|   0|  0|    10|           3|           1|
    |icmp_ln32_fu_981_p2               |      icmp|   0|  0|     9|           5|           3|
    |icmp_ln33_fu_1009_p2              |      icmp|   0|  0|     8|           3|           3|
    |icmp_ln38_fu_1190_p2              |      icmp|   0|  0|     8|           3|           3|
    |icmp_ln43_fu_1264_p2              |      icmp|   0|  0|     8|           3|           3|
    |icmp_ln500_fu_1109_p2             |      icmp|   0|  0|    16|          24|           1|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|     2|           1|           1|
    |ap_block_state37_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state43_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state45_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state47_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state5_on_subcall_done   |        or|   0|  0|     2|           1|           1|
    |ctr_11_fu_1167_p3                 |    select|   0|  0|    32|           1|          32|
    |select_ln503_fu_1160_p3           |    select|   0|  0|  4095|           1|        8192|
    |select_ln511_1_fu_1029_p3         |    select|   0|  0|     3|           1|           3|
    |select_ln511_fu_1015_p3           |    select|   0|  0|     3|           1|           1|
    |shl_ln402_1_fu_1072_p2            |       shl|   0|  0|   182|           5|          64|
    |shl_ln402_fu_953_p2               |       shl|   0|  0|   182|           5|          64|
    |grp_fu_813_p2                     |       xor|   0|  0|    65|          64|          65|
    |xor_ln402_1_fu_1078_p2            |       xor|   0|  0|    64|          64|          64|
    |xor_ln402_2_fu_1319_p2            |       xor|   0|  0|    64|          64|           5|
    |xor_ln402_fu_959_p2               |       xor|   0|  0|    64|          64|          64|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  4943|         362|        8607|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+------+-----------+
    |              Name              | LUT | Input Size| Bits | Total Bits|
    +--------------------------------+-----+-----------+------+-----------+
    |ap_NS_fsm                       |  338|         74|     1|         74|
    |buf_address0                    |   14|          3|     8|         24|
    |buf_address1                    |   14|          3|     8|         24|
    |buf_ce0                         |   14|          3|     1|          3|
    |buf_ce1                         |   14|          3|     1|          3|
    |buf_we0                         |    9|          2|     1|          2|
    |buf_we1                         |    9|          2|     1|          2|
    |ctr_reg_457                     |    9|          2|    32|         64|
    |dpu_pMem_address0               |   65|         15|     8|        120|
    |dpu_pMem_address1               |   49|          9|     8|         72|
    |dpu_pMem_ce0                    |   43|          8|     1|          8|
    |dpu_pMem_ce1                    |   14|          3|     1|          3|
    |dpu_pMem_d0                     |   49|          9|  8192|      73728|
    |dpu_pMem_d1                     |   37|          7|  8192|      57344|
    |dpu_pMem_we0                    |   37|          7|  1024|       7168|
    |dpu_pMem_we1                    |   14|          3|  1024|       3072|
    |grp_dpu_func_fu_468_addr1       |   26|          5|     8|         40|
    |grp_dpu_func_fu_468_addr2       |   26|          5|     8|         40|
    |grp_dpu_func_fu_468_addr3       |   20|          4|     8|         32|
    |grp_dpu_func_fu_468_itr         |   14|          3|     8|         24|
    |grp_dpu_func_fu_468_p_read      |   14|          3|  8192|      24576|
    |grp_dpu_func_fu_468_p_read1     |   14|          3|  8192|      24576|
    |grp_dpu_func_fu_468_p_read2     |   14|          3|  8192|      24576|
    |grp_dpu_func_fu_468_p_read3     |   14|          3|  8192|      24576|
    |grp_dpu_func_fu_468_type_r      |   49|          9|     8|         72|
    |grp_dpu_pack_4_fu_789_addr      |   20|          4|     6|         24|
    |grp_dpu_pack_4_fu_789_itr       |   14|          3|     3|          9|
    |grp_dpu_pack_4_fu_789_p_read    |   14|          3|  8192|      24576|
    |grp_dpu_pack_4_fu_789_ptrs      |   20|          4|    11|         44|
    |grp_dpu_pack_4_fu_789_type_r    |   14|          3|     3|          9|
    |grp_sample_eta_fu_689_nonce     |   14|          3|     4|         12|
    |grp_sample_eta_fu_689_p_read1   |   14|          3|  8192|      24576|
    |grp_shake_absorb_1_fu_593_mode  |   14|          3|     9|         27|
    |indvar_flatten26_fu_252         |    9|          2|     5|         10|
    |k_4_fu_248                      |    9|          2|     3|          6|
    |k_5_fu_320                      |    9|          2|     3|          6|
    |k_fu_328                        |    9|          2|     3|          6|
    |pk_address0                     |   20|          4|    11|         44|
    |pk_address1                     |   14|          3|    11|         33|
    |pk_ce0                          |   20|          4|     1|          4|
    |pk_ce1                          |   14|          3|     1|          3|
    |pk_d0                           |   14|          3|     8|         24|
    |pk_we0                          |   14|          3|     1|          3|
    |pk_we1                          |    9|          2|     1|          2|
    |ptr                             |    9|          2|    32|         64|
    |reg_847                         |    9|          2|  8192|      16384|
    |seedbuf_address0                |   37|          7|     7|         49|
    |seedbuf_address1                |   20|          4|     7|         28|
    |seedbuf_ce0                     |   37|          7|     1|          7|
    |seedbuf_ce1                     |   20|          4|     1|          4|
    |seedbuf_we0                     |    9|          2|     1|          2|
    |seedbuf_we1                     |    9|          2|     1|          2|
    |sk_address0                     |   26|          5|    12|         60|
    |sk_ce0                          |   26|          5|     1|          5|
    |sk_ce1                          |    9|          2|     1|          2|
    |sk_d0                           |   26|          5|     8|         40|
    |sk_we0                          |   26|          5|     1|          5|
    |sk_we1                          |    9|          2|     1|          2|
    |spu_s_address0                  |  100|         20|     5|        100|
    |spu_s_address1                  |   54|         10|     5|         50|
    |spu_s_ce0                       |   65|         13|     1|         13|
    |spu_s_ce1                       |   49|          9|     1|          9|
    |spu_s_d0                        |   65|         15|    64|        960|
    |spu_s_d1                        |   49|          9|    64|        576|
    |spu_s_we0                       |   65|         12|     1|         12|
    |spu_s_we1                       |   49|          9|     1|          9|
    |t_0_fu_244                      |    9|          2|     3|          6|
    |tmp_1040_fu_332                 |    9|          2|  8192|      16384|
    |tmp_fu_324                      |    9|          2|  8192|      16384|
    |tr_address0                     |   14|          3|     6|         18|
    |tr_ce0                          |   14|          3|     1|          3|
    |tr_ce1                          |    9|          2|     1|          2|
    |tr_we0                          |    9|          2|     1|          2|
    |tr_we1                          |    9|          2|     1|          2|
    |zetas_address0                  |   14|          3|     8|         24|
    |zetas_ce0                       |   14|          3|     1|          3|
    +--------------------------------+-----+-----------+------+-----------+
    |Total                           | 2063|        422| 92593|     340852|
    +--------------------------------+-----+-----------+------+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |                                     Name                                    |  FF  | LUT| Bits | Const Bits|
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |add_ln32_reg_1465                                                            |     5|   0|     5|          0|
    |add_ln44_reg_1610                                                            |     4|   0|     4|          0|
    |addr_11_reg_1597                                                             |     5|   0|     5|          0|
    |ap_CS_fsm                                                                    |    73|   0|    73|          0|
    |ctr_1_loc_fu_276                                                             |    32|   0|    32|          0|
    |ctr_reg_457                                                                  |    32|   0|    32|          0|
    |dpu_p5_reg_1615                                                              |  8192|   0|  8192|          0|
    |grp_KeccakF1600_StatePermute_fu_658_ap_start_reg                             |     1|   0|     1|          0|
    |grp_dpu_func_fu_468_ap_start_reg                                             |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_726_ap_start_reg               |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_643_ap_start_reg                |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_580_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_570_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_665_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_575_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_586_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_607_ap_start_reg  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_671_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_614_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_620_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_1_fu_718_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_627_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_61_2_fu_740_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_62_3_fu_748_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_63_4_fu_782_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_17_fu_700_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_18_fu_709_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_19_fu_731_ap_start_reg                 |     1|   0|     1|          0|
    |grp_dpu_keygen_Pipeline_VITIS_LOOP_99_1_fu_681_ap_start_reg                  |     1|   0|     1|          0|
    |grp_dpu_pack_4_fu_789_ap_start_reg                                           |     1|   0|     1|          0|
    |grp_dpu_pack_fu_756_ap_start_reg                                             |     1|   0|     1|          0|
    |grp_sample_eta_fu_689_ap_start_reg                                           |     1|   0|     1|          0|
    |grp_shake_absorb_1_fu_593_ap_start_reg                                       |     1|   0|     1|          0|
    |grp_shake_absorb_3_fu_765_ap_start_reg                                       |     1|   0|     1|          0|
    |grp_shake_absorb_fu_648_ap_start_reg                                         |     1|   0|     1|          0|
    |grp_shake_squeeze_2_fu_634_ap_start_reg                                      |     1|   0|     1|          0|
    |grp_shake_squeeze_fu_774_ap_start_reg                                        |     1|   0|     1|          0|
    |i_7_reg_1419                                                                 |     5|   0|     5|          0|
    |i_s_reg_1508                                                                 |     5|   0|     5|          0|
    |indvar_flatten26_fu_252                                                      |     5|   0|     5|          0|
    |k_4_fu_248                                                                   |     3|   0|     3|          0|
    |k_5_fu_320                                                                   |     3|   0|     3|          0|
    |k_8_reg_1589                                                                 |     3|   0|     3|          0|
    |k_fu_328                                                                     |     3|   0|     3|          0|
    |p_lcssa190192_fu_256                                                         |  8192|   0|  8192|          0|
    |p_loc66_fu_280                                                               |  8192|   0|  8192|          0|
    |p_mid_reg_1523                                                               |     3|   0|     5|          2|
    |ptr                                                                          |    32|   0|    32|          0|
    |reg_842                                                                      |    10|   0|    10|          0|
    |reg_847                                                                      |  8192|   0|  8192|          0|
    |reg_856                                                                      |  8192|   0|  8192|          0|
    |reg_862                                                                      |  8192|   0|  8192|          0|
    |reg_868                                                                      |  8192|   0|  8192|          0|
    |reg_875                                                                      |  8192|   0|  8192|          0|
    |reg_880                                                                      |  8192|   0|  8192|          0|
    |reg_885                                                                      |  8192|   0|  8192|          0|
    |reg_890                                                                      |  8192|   0|  8192|          0|
    |reg_895                                                                      |  8192|   0|  8192|          0|
    |select_ln510_loc_fu_272                                                      |  8192|   0|  8192|          0|
    |select_ln511_1_reg_1489                                                      |     3|   0|     3|          0|
    |select_ln511_reg_1484                                                        |     3|   0|     3|          0|
    |spu_pos_2_reg_1503                                                           |     8|   0|     8|          0|
    |t_0_fu_244                                                                   |     3|   0|     3|          0|
    |targetBlock_reg_1542                                                         |     1|   0|     1|          0|
    |this_pMem_addr_5_reg_1564                                                    |     6|   0|     8|          2|
    |this_pMem_addr_6_reg_1570                                                    |     6|   0|     8|          2|
    |this_pMem_addr_7_reg_1536                                                    |     5|   0|     8|          3|
    |this_pMem_load_2_reg_1452                                                    |  8192|   0|  8192|          0|
    |this_s_addr_3_reg_1513                                                       |     5|   0|     5|          0|
    |this_s_addr_reg_1424                                                         |     5|   0|     5|          0|
    |tmp_1040_fu_332                                                              |  8192|   0|  8192|          0|
    |tmp_fu_324                                                                   |  8192|   0|  8192|          0|
    |trunc_ln500_reg_1528                                                         |     8|   0|     8|          0|
    |zext_ln34_reg_1497                                                           |     3|   0|     4|          1|
    |zext_ln39_reg_1559                                                           |     3|   0|     4|          1|
    |zext_ln511_reg_1518                                                          |     3|   0|     4|          1|
    +-----------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                        |131387|   0|131399|         12|
    +-----------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    dpu_keygen|  return value|
|ap_return         |  out|   32|  ap_ctrl_hs|    dpu_keygen|  return value|
|pk_address0       |  out|   11|   ap_memory|            pk|         array|
|pk_ce0            |  out|    1|   ap_memory|            pk|         array|
|pk_we0            |  out|    1|   ap_memory|            pk|         array|
|pk_d0             |  out|    8|   ap_memory|            pk|         array|
|pk_q0             |   in|    8|   ap_memory|            pk|         array|
|pk_address1       |  out|   11|   ap_memory|            pk|         array|
|pk_ce1            |  out|    1|   ap_memory|            pk|         array|
|pk_we1            |  out|    1|   ap_memory|            pk|         array|
|pk_d1             |  out|    8|   ap_memory|            pk|         array|
|pk_q1             |   in|    8|   ap_memory|            pk|         array|
|sk_address0       |  out|   12|   ap_memory|            sk|         array|
|sk_ce0            |  out|    1|   ap_memory|            sk|         array|
|sk_we0            |  out|    1|   ap_memory|            sk|         array|
|sk_d0             |  out|    8|   ap_memory|            sk|         array|
|sk_q0             |   in|    8|   ap_memory|            sk|         array|
|sk_address1       |  out|   12|   ap_memory|            sk|         array|
|sk_ce1            |  out|    1|   ap_memory|            sk|         array|
|sk_we1            |  out|    1|   ap_memory|            sk|         array|
|sk_d1             |  out|    8|   ap_memory|            sk|         array|
|sk_q1             |   in|    8|   ap_memory|            sk|         array|
|seedbuf_address0  |  out|    7|   ap_memory|       seedbuf|         array|
|seedbuf_ce0       |  out|    1|   ap_memory|       seedbuf|         array|
|seedbuf_we0       |  out|    1|   ap_memory|       seedbuf|         array|
|seedbuf_d0        |  out|    8|   ap_memory|       seedbuf|         array|
|seedbuf_q0        |   in|    8|   ap_memory|       seedbuf|         array|
|seedbuf_address1  |  out|    7|   ap_memory|       seedbuf|         array|
|seedbuf_ce1       |  out|    1|   ap_memory|       seedbuf|         array|
|seedbuf_we1       |  out|    1|   ap_memory|       seedbuf|         array|
|seedbuf_d1        |  out|    8|   ap_memory|       seedbuf|         array|
|seedbuf_q1        |   in|    8|   ap_memory|       seedbuf|         array|
+------------------+-----+-----+------------+--------------+--------------+

