timestamp 1415298653
version 8.0
tech scmos
style lambda=1.0(scna20_orb)
scale 1000 1 100
resistclasses 26670 59550 23860 19690 27260 2000000 49 26 2505830
use shiftregistermodule shiftregistermodule_0 0 1 0 -1 0 316
use shiftregistermodule shiftregistermodule_1 0 1 140 -1 0 316
node "gnd" 2 15846 -1 323 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 834 562 0 0
node "m1_190_313#" 1 6623 190 313 v 0 0 0 0 0 0 0 0 0 0 0 0 73 54 184 128 0 0
node "vdd" 1 5501 65 313 v 0 0 0 0 0 0 0 0 0 0 0 0 37 30 214 148 0 0
node "mux1" 0 3191 260 327 m1 0 0 0 0 0 0 0 0 0 0 0 0 40 32 85 62 0 0
node "mux2" 1 11627 26 334 v 0 0 0 0 0 0 0 0 0 0 0 0 211 146 106 76 0 0
node "in1" 0 3525 240 418 m1 0 0 0 0 0 0 0 0 0 0 0 0 75 56 0 0 0 0
equiv "in1" "in1"
node "sl" 1 5996 184 419 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 310 212 0 0
node "m1_100_419#" 0 282 100 419 m1 0 0 0 0 0 0 0 0 0 0 0 0 6 10 0 0 0 0
node "sr" 1 3545 58 418 v 0 0 0 0 0 0 0 0 0 0 0 0 16 16 181 126 0 0
node "in2" 0 1551 100 425 m1 0 0 0 0 0 0 0 0 0 0 0 0 33 28 0 0 0 0
node "q1" 2 10618 44 414 m1 0 0 0 0 0 0 0 0 0 0 0 0 104 80 350 238 0 0
node "q2" 4 34404 3 414 m1 0 0 0 0 0 0 0 0 0 0 0 0 732 494 0 0 0 0
node "clk" 375 65012 -6 94 pc 0 0 0 0 70 70 0 0 0 0 0 0 1238 830 0 0 0 0
node "clr" 48 1272 269 293 p 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0 0 0
node "a_130_293#" 644 20995 130 293 p 0 0 0 0 116 116 0 0 0 0 0 0 185 128 0 0 0 0
node "S0" 24 796 278 366 p 0 0 0 0 4 8 0 0 0 0 0 0 0 0 0 0 0 0
node "a_135_366#" 549 18104 135 366 p 0 0 0 0 100 100 0 0 0 0 0 0 164 114 0 0 0 0
node "a_3_366#" 489 15786 3 366 p 0 0 0 0 90 90 0 0 0 0 0 0 140 98 0 0 0 0
node "S1" 24 796 278 407 p 0 0 0 0 4 8 0 0 0 0 0 0 0 0 0 0 0 0
node "a_138_407#" 203 4366 138 407 p 0 0 0 0 34 38 0 0 0 0 0 0 0 0 0 0 0 0
cap "q1" "sr" 405
cap "sl" "in1" 405
cap "q2" "sl" 405
cap "a_138_407#" "q1" 90
cap "q2" "sr" 405
cap "q1" "in2" 405
cap "shiftregistermodule_0/a_220_4#" "shiftregistermodule_0/m1_n77_3#" 114
cap "shiftregistermodule_1/a_220_4#" "shiftregistermodule_1/m1_n77_3#" 114
cap "shiftregistermodule_0/mux4x1_0/mux2x1_2/Sm" "shiftregistermodule_0/mux4x1_0/mux2x1_2/Min2" 180
cap "shiftregistermodule_0/m1_n77_3#" "shiftregistermodule_0/flipflop_0/Vdd" 405
cap "shiftregistermodule_0/mux4x1_0/out" "shiftregistermodule_0/m1_n77_3#" 405
cap "shiftregistermodule_0/m1_n77_3#" "shiftregistermodule_0/m2_n81_79#" 405
cap "shiftregistermodule_0/mux4x1_0/mux2x1_2/Sm" "shiftregistermodule_0/m1_n77_3#" 180
cap "shiftregistermodule_0/a_51_123#" "gnd" 405
cap "shiftregistermodule_1/m1_n77_3#" "gnd" 405
cap "shiftregistermodule_0/flipflop_0/clear_module_0/Vdd" "shiftregistermodule_1/m1_n77_3#" 405
cap "shiftregistermodule_0/flipflop_0/clr" "shiftregistermodule_1/m1_n77_3#" 114
cap "shiftregistermodule_0/flipflop_0/clear_module_0/Vdd" "gnd" 405
cap "shiftregistermodule_0/mux4x1_0/S0" "shiftregistermodule_1/m1_n77_3#" 180
cap "shiftregistermodule_1/mux4x1_0/out" "shiftregistermodule_1/m2_n81_79#" 405
cap "shiftregistermodule_1/flipflop_0/clear_module_0/GND" "shiftregistermodule_1/flipflop_0/clr" 180
cap "shiftregistermodule_1/flipflop_0/Vdd" "shiftregistermodule_1/m2_n81_79#" 405
cap "shiftregistermodule_1/flipflop_0/Vdd" "shiftregistermodule_1/flipflop_0/clr" 180
cap "shiftregistermodule_1/mux4x1_0/S0" "shiftregistermodule_1/mux4x1_0/mux2x1_2/Min2" 180
cap "shiftregistermodule_1/flipflop_0/clr" "shiftregistermodule_1/m2_n81_79#" 114
cap "shiftregistermodule_1/mux4x1_0/out" "shiftregistermodule_1/flipflop_0/Vdd" 405
cap "shiftregistermodule_0/mux4x1_0/S1" "shiftregistermodule_1/mux4x1_0/in4" 90
merge "shiftregistermodule_1/m2_n81_79#" "shiftregistermodule_0/m2_n81_79#" -6669 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -318 -224 0 0
merge "shiftregistermodule_0/m2_n81_79#" "gnd"
merge "shiftregistermodule_1/mux4x1_0/in4" "shiftregistermodule_0/mux4x1_0/in3" -2115 0 0 0 0 0 0 0 0 0 0 0 0 -42 -40 0 0 0 0
merge "shiftregistermodule_0/mux4x1_0/in3" "q1"
merge "shiftregistermodule_1/mux4x1_0/in2" "shiftregistermodule_0/mux4x1_0/in4" -423 0 0 0 0 0 0 0 0 0 0 0 0 -9 -18 0 0 0 0
merge "shiftregistermodule_0/mux4x1_0/in4" "q2"
merge "shiftregistermodule_1/mux4x1_0/S0" "S0" -2388 0 0 0 0 -12 -24 0 0 0 0 0 0 0 0 0 0 0 0
merge "S0" "shiftregistermodule_0/mux4x1_0/S0"
merge "shiftregistermodule_0/mux4x1_0/S0" "a_135_366#"
merge "shiftregistermodule_0/mux4x1_0/mux2x1_2/Sm" "a_3_366#" -320 0 0 0 0 0 -4 0 0 0 0 0 0 0 0 0 0 0 0
merge "shiftregistermodule_1/mux4x1_0/mux2x1_1/Sm" "shiftregistermodule_0/mux4x1_0/S1" -2068 0 0 0 0 -12 -20 0 0 0 0 0 0 0 0 0 0 0 0
merge "shiftregistermodule_0/mux4x1_0/S1" "a_138_407#"
merge "shiftregistermodule_1/flipflop_0/clr" "shiftregistermodule_0/flipflop_0/clr" -2068 0 0 0 0 -12 -20 0 0 0 0 0 0 0 0 0 0 0 0
merge "shiftregistermodule_0/flipflop_0/clr" "a_130_293#"
merge "a_130_293#" "clr"
merge "shiftregistermodule_1/mux4x1_0/in3" "sl" -141 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 0 0 0 0
merge "shiftregistermodule_1/mux4x1_0/in1" "in1" -1269 0 0 0 0 0 0 0 0 0 0 0 0 -27 -24 0 0 0 0
merge "shiftregistermodule_0/mux4x1_0/in1" "in2" -564 0 0 0 0 0 0 0 0 0 0 0 0 -12 -20 0 0 0 0
merge "in2" "m1_100_419#"
merge "shiftregistermodule_1/mux4x1_0/out" "mux1" -594 0 0 0 0 0 0 0 0 0 0 0 0 -9 -12 0 0 0 0
merge "shiftregistermodule_1/flipflop_0/Vdd" "shiftregistermodule_0/flipflop_0/clear_module_0/Vdd" -651 0 0 0 0 0 0 0 0 0 0 0 0 -3 -8 -3 -8 0 0
merge "shiftregistermodule_0/flipflop_0/clear_module_0/Vdd" "m1_190_313#"
merge "shiftregistermodule_0/mux4x1_0/in2" "sr" -282 0 0 0 0 0 0 0 0 0 0 0 0 -6 -10 0 0 0 0
merge "shiftregistermodule_1/a_220_4#" "shiftregistermodule_0/a_220_4#" -2306 0 0 0 0 -14 -22 0 0 0 0 0 0 0 0 0 0 0 0
merge "shiftregistermodule_0/a_220_4#" "clk"
merge "shiftregistermodule_0/a_51_123#" "shiftregistermodule_0/mux4x1_0/out" -1440 0 0 0 0 0 0 0 0 0 0 0 0 -27 -24 0 0 0 0
merge "shiftregistermodule_0/mux4x1_0/out" "mux2"
merge "shiftregistermodule_1/mux4x1_0/S1" "S1" -558 0 0 0 0 -2 -6 0 0 0 0 0 0 0 0 0 0 0 0
merge "shiftregistermodule_0/flipflop_0/Vdd" "vdd" -735 0 0 0 0 0 0 0 0 0 0 0 0 -12 -14 0 0 0 0
