\hypertarget{union__hw__pdb__chndly0}{}\section{\+\_\+hw\+\_\+pdb\+\_\+chndly0 Union Reference}
\label{union__hw__pdb__chndly0}\index{\+\_\+hw\+\_\+pdb\+\_\+chndly0@{\+\_\+hw\+\_\+pdb\+\_\+chndly0}}


H\+W\+\_\+\+P\+D\+B\+\_\+\+C\+Hn\+D\+L\+Y0 -\/ Channel n Delay 0 register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+pdb.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+chndly0\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__pdb__chndly0_aff947c432db176a34225a99df1b0317e}{}\label{union__hw__pdb__chndly0_aff947c432db176a34225a99df1b0317e}

\item 
struct \hyperlink{struct__hw__pdb__chndly0_1_1__hw__pdb__chndly0__bitfields}{\+\_\+hw\+\_\+pdb\+\_\+chndly0\+::\+\_\+hw\+\_\+pdb\+\_\+chndly0\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__pdb__chndly0_a41a1cf516a1b4165de5c351ed3726a42}{}\label{union__hw__pdb__chndly0_a41a1cf516a1b4165de5c351ed3726a42}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+P\+D\+B\+\_\+\+C\+Hn\+D\+L\+Y0 -\/ Channel n Delay 0 register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+pdb.\+h\end{DoxyCompactItemize}
