# üëã Hi there, I'm Janani! [![Email](https://img.shields.io/badge/Gmail-D14836?style=flat&logo=gmail&logoColor=white)](mailto:jsrinivasan4020@sdsu.edu) [![LinkedIn](https://img.shields.io/badge/-LinkedIn-0A66C2?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/janani-priyadharshini-srinivasan-ba26751ab/)
 **Graduate student in Computer Engineering** with expertise in SoC and ASIC design for high-performance machine learning acceleration. Strong focus on RTL development, RISC-based processor architectures for SoC integration, and performance-optimized hardware implementations.

üí° **Interests** 
- Hardware-Software Co-Design  
- Low-Power ASIC and SoC Design ML Workloads (RTL to GDSII)
- Processor Microarchitecture and ISA Design

üõ†Ô∏è **Skilled In:**  
- RTL Design (Verilog/SystemVerilog)
- Front-end static verification (Linting, CDC, RDC, X-Propagation, FSM validation, Pipeline hazards, Memory consistency, Clock gating.)
- Functional & Formal Verification (Assertions, Properties)  
- Logic Synthesis & Static Timing Analysis (STA)  

## üíª Tools & Languages
- Verilog/SystemVerilog, C/C++, MATLAB
- Python (for automation, ML workflows)
- Cadence (Genus, Innovus, Spectre), Synopsys Design Compiler
- VS Code, ModelSim, GTKWave
- Git, CMake, Make, Shell scripting

## üìö Learning Now
- Advanced Microarchitecture Design and Verification
- UVM, Formal Methods, and Equivalence Checking
- System-Level Simulation and Co-Design
- DevOps and Toolchain Automation for Hardware Projects

## üìä GitHub Stats & Contributions

![Janani's GitHub Stats](https://github-readme-stats.vercel.app/api?username=JananiPSrinivasan&show_icons=true&theme=default)

![Top Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=JananiPSrinivasan&layout=compact&theme=default)

![GitHub Activity Graph](https://github-readme-activity-graph.vercel.app/graph?username=JananiPSrinivasan&theme=github-light)


