$date
	Thu Nov 20 01:32:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 4 % data_we [3:0] $end
$var wire 32 & data_wdata [31:0] $end
$var wire 1 ' data_re $end
$var wire 32 ( data_rdata [31:0] $end
$var wire 32 ) data_addr [31:0] $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$var integer 32 , cycle_count [31:0] $end
$var integer 32 - max_cycles [31:0] $end
$var integer 32 . trace_fd [31:0] $end
$scope module dut $end
$var wire 1 / branch_taken_e $end
$var wire 1 0 bubble_ex $end
$var wire 1 * clk $end
$var wire 32 1 data_addr [31:0] $end
$var wire 32 2 data_wdata [31:0] $end
$var wire 1 3 dbg_branch_taken $end
$var wire 1 4 dbg_bubble_ex $end
$var wire 32 5 dbg_busy_vec [31:0] $end
$var wire 1 6 dbg_fwd_rs1 $end
$var wire 1 7 dbg_fwd_rs2 $end
$var wire 32 8 dbg_instr_d [31:0] $end
$var wire 32 9 dbg_instr_e [31:0] $end
$var wire 32 : dbg_instr_f [31:0] $end
$var wire 32 ; dbg_pc_f [31:0] $end
$var wire 32 < dbg_result_e [31:0] $end
$var wire 1 = dbg_stall $end
$var wire 32 > instr0_f [31:0] $end
$var wire 32 ? instr1_f [31:0] $end
$var wire 32 @ instr_addr [31:0] $end
$var wire 1 A is_load_ex $end
$var wire 1 B issue_slot0 $end
$var wire 1 C issue_slot1 $end
$var wire 1 + rst $end
$var wire 1 D use_rs2_d $end
$var wire 1 E use_rs2_1_d $end
$var wire 1 F use_rs1_d $end
$var wire 1 G use_rs1_1_d $end
$var wire 1 H stall_if_id $end
$var wire 1 I slot1_valid $end
$var wire 1 J slot0_valid $end
$var wire 32 K rs2_val_d_fwd [31:0] $end
$var wire 32 L rs2_val_d [31:0] $end
$var wire 32 M rs2_val1_d_fwd [31:0] $end
$var wire 32 N rs2_val1_d [31:0] $end
$var wire 5 O rs2_d [4:0] $end
$var wire 5 P rs2_1_d [4:0] $end
$var wire 32 Q rs1_val_d_fwd [31:0] $end
$var wire 32 R rs1_val_d [31:0] $end
$var wire 32 S rs1_val1_d_fwd [31:0] $end
$var wire 32 T rs1_val1_d [31:0] $end
$var wire 5 U rs1_d [4:0] $end
$var wire 5 V rs1_1_d [4:0] $end
$var wire 5 W rd_d [4:0] $end
$var wire 5 X rd1_d [4:0] $end
$var wire 1 Y prod_is_load_rs2 $end
$var wire 1 Z prod_is_load_rs1 $end
$var wire 32 [ pc_plus8_f [31:0] $end
$var wire 32 \ pc_plus4_f [31:0] $end
$var wire 32 ] pc_next [31:0] $end
$var wire 32 ^ load_pending_vec [31:0] $end
$var wire 1 _ issue_slot1_raw $end
$var wire 1 ` issue_slot0_raw $end
$var wire 32 a instr_rdata1 [31:0] $end
$var wire 32 b instr_rdata [31:0] $end
$var wire 32 c instr_addr1 [31:0] $end
$var wire 32 d imm_d [31:0] $end
$var wire 32 e imm1_d [31:0] $end
$var wire 1 f hazard_rs2 $end
$var wire 1 g hazard_rs1 $end
$var wire 1 h fwd_rs2_en $end
$var wire 1 i fwd_rs1_en $end
$var wire 4 j data_we [3:0] $end
$var wire 1 ' data_re $end
$var wire 32 k data_rdata [31:0] $end
$var wire 26 l ctrl_d [25:0] $end
$var wire 26 m ctrl1_d [25:0] $end
$var wire 32 n busy_vec [31:0] $end
$var wire 1 o branch_cond_e $end
$var wire 32 p alu_result_e1 [31:0] $end
$var wire 32 q alu_result_e0 [31:0] $end
$var wire 32 r addr_e0 [31:0] $end
$var parameter 32 s NOP $end
$var reg 4 t be_e [3:0] $end
$var reg 32 u branch_target_e [31:0] $end
$var reg 26 v de1_ctrl [25:0] $end
$var reg 32 w de1_imm [31:0] $end
$var reg 32 x de1_instr [31:0] $end
$var reg 32 y de1_pc [31:0] $end
$var reg 5 z de1_rd [4:0] $end
$var reg 5 { de1_rs1 [4:0] $end
$var reg 32 | de1_rs1_val [31:0] $end
$var reg 5 } de1_rs2 [4:0] $end
$var reg 32 ~ de1_rs2_val [31:0] $end
$var reg 26 !" de_ctrl [25:0] $end
$var reg 32 "" de_imm [31:0] $end
$var reg 32 #" de_instr [31:0] $end
$var reg 32 $" de_pc [31:0] $end
$var reg 5 %" de_rd [4:0] $end
$var reg 5 &" de_rs1 [4:0] $end
$var reg 32 '" de_rs1_val [31:0] $end
$var reg 5 (" de_rs2 [4:0] $end
$var reg 32 )" de_rs2_val [31:0] $end
$var reg 32 *" fd_instr [31:0] $end
$var reg 32 +" fd_instr1 [31:0] $end
$var reg 32 ," fd_pc [31:0] $end
$var reg 32 -" load_data_e0 [31:0] $end
$var reg 32 ." op1_e0 [31:0] $end
$var reg 32 /" op1_e1 [31:0] $end
$var reg 32 0" op2_e0 [31:0] $end
$var reg 32 1" op2_e1 [31:0] $end
$var reg 32 2" pc_f [31:0] $end
$var reg 32 3" wb_data_e0 [31:0] $end
$var reg 32 4" wb_data_e1 [31:0] $end
$var reg 32 5" wdata_e [31:0] $end
$scope module u_alu0 $end
$var wire 4 6" alu_op [3:0] $end
$var wire 32 7" op_a [31:0] $end
$var wire 32 8" op_b [31:0] $end
$var reg 32 9" result [31:0] $end
$upscope $end
$scope module u_alu1 $end
$var wire 4 :" alu_op [3:0] $end
$var wire 32 ;" op_a [31:0] $end
$var wire 32 <" op_b [31:0] $end
$var reg 32 =" result [31:0] $end
$upscope $end
$scope module u_branch_unit $end
$var wire 3 >" branch_type [2:0] $end
$var wire 32 ?" rs1_val [31:0] $end
$var wire 32 @" rs2_val [31:0] $end
$var reg 1 o take_branch $end
$upscope $end
$scope module u_decoder $end
$var wire 32 A" instr [31:0] $end
$var wire 5 B" rs2 [4:0] $end
$var wire 5 C" rs1 [4:0] $end
$var wire 5 D" rd [4:0] $end
$var wire 7 E" opcode [6:0] $end
$var wire 7 F" funct7 [6:0] $end
$var wire 3 G" funct3 [2:0] $end
$var reg 26 H" ctrl [25:0] $end
$var reg 1 F use_rs1 $end
$var reg 1 D use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 I" instr [31:0] $end
$var wire 5 J" rs2 [4:0] $end
$var wire 5 K" rs1 [4:0] $end
$var wire 5 L" rd [4:0] $end
$var wire 7 M" opcode [6:0] $end
$var wire 7 N" funct7 [6:0] $end
$var wire 3 O" funct3 [2:0] $end
$var reg 26 P" ctrl [25:0] $end
$var reg 1 G use_rs1 $end
$var reg 1 E use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 Q" ex0_result [31:0] $end
$var wire 32 R" ex1_result [31:0] $end
$var wire 1 A is_load_ex0 $end
$var wire 1 S" is_load_ex1 $end
$var wire 5 T" rd_ex0 [4:0] $end
$var wire 5 U" rd_ex1 [4:0] $end
$var wire 1 V" reg_write_ex0 $end
$var wire 1 W" reg_write_ex1 $end
$var wire 5 X" rs1_0_id [4:0] $end
$var wire 5 Y" rs1_1_id [4:0] $end
$var wire 5 Z" rs2_0_id [4:0] $end
$var wire 5 [" rs2_1_id [4:0] $end
$var wire 32 \" rs2_1_reg [31:0] $end
$var wire 32 ]" rs2_0_reg [31:0] $end
$var wire 32 ^" rs1_1_reg [31:0] $end
$var wire 32 _" rs1_0_reg [31:0] $end
$var reg 32 `" fwd_rs1_0 [31:0] $end
$var reg 1 i fwd_rs1_0_en $end
$var reg 32 a" fwd_rs1_1 [31:0] $end
$var reg 32 b" fwd_rs2_0 [31:0] $end
$var reg 1 h fwd_rs2_0_en $end
$var reg 32 c" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 d" imm_sel [2:0] $end
$var wire 32 e" instr [31:0] $end
$var reg 32 f" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 g" imm_sel [2:0] $end
$var wire 32 h" instr [31:0] $end
$var reg 32 i" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 26 j" ctrl0 [25:0] $end
$var wire 26 k" ctrl1 [25:0] $end
$var wire 5 l" rd_0 [4:0] $end
$var wire 5 m" rd_1 [4:0] $end
$var wire 5 n" rs1_0 [4:0] $end
$var wire 5 o" rs1_1 [4:0] $end
$var wire 5 p" rs2_0 [4:0] $end
$var wire 5 q" rs2_1 [4:0] $end
$var wire 1 F use_rs1_0 $end
$var wire 1 G use_rs1_1 $end
$var wire 1 D use_rs2_0 $end
$var wire 1 E use_rs2_1 $end
$var wire 32 r" load_pending_vec [31:0] $end
$var wire 32 s" busy_vec [31:0] $end
$var reg 1 t" branch0 $end
$var reg 1 u" branch1 $end
$var reg 1 v" branch1_conflict $end
$var reg 1 w" hazard1 $end
$var reg 1 ` issue_slot0 $end
$var reg 1 _ issue_slot1 $end
$var reg 1 x" load0 $end
$var reg 1 y" load_use0 $end
$var reg 1 z" load_use_same_cycle $end
$var reg 1 {" mem0 $end
$var reg 1 |" mem1 $end
$var reg 1 }" mem_conflict $end
$var reg 1 ~" raw10 $end
$var reg 1 !# rs1_0_valid $end
$var reg 1 "# rs1_1_valid $end
$var reg 1 ## rs2_0_valid $end
$var reg 1 $# rs2_1_valid $end
$var reg 1 %# sb_load_use1 $end
$var reg 1 &# sb_raw1 $end
$var reg 1 '# sb_waw1 $end
$var reg 1 H stall_if $end
$var reg 1 (# war10 $end
$var reg 1 )# waw10 $end
$var reg 1 *# write0 $end
$var reg 1 +# write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 * clk $end
$var wire 1 A is_load0_ex $end
$var wire 1 ,# is_load1_ex $end
$var wire 5 -# rd0_ex [4:0] $end
$var wire 1 .# rd0_write_en_ex $end
$var wire 5 /# rd1_ex [4:0] $end
$var wire 1 0# rd1_write_en_ex $end
$var wire 5 1# rs1_id [4:0] $end
$var wire 5 2# rs2_id [4:0] $end
$var wire 1 + rst $end
$var wire 1 F use_rs1_id $end
$var wire 1 D use_rs2_id $end
$var reg 32 3# busy_vec [31:0] $end
$var reg 1 g hazard_rs1 $end
$var reg 1 f hazard_rs2 $end
$var reg 32 4# load_pending_vec [31:0] $end
$var reg 1 Z producer_is_load_rs1 $end
$var reg 1 Y producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 5# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 6# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 * clk $end
$var wire 5 7# raddr0_1 [4:0] $end
$var wire 5 8# raddr0_2 [4:0] $end
$var wire 5 9# raddr1_1 [4:0] $end
$var wire 5 :# raddr1_2 [4:0] $end
$var wire 1 + rst $end
$var wire 5 ;# waddr0 [4:0] $end
$var wire 5 <# waddr1 [4:0] $end
$var wire 32 =# wdata0 [31:0] $end
$var wire 32 ># wdata1 [31:0] $end
$var wire 1 ?# we0 $end
$var wire 1 @# we1 $end
$var wire 32 A# rdata1_2 [31:0] $end
$var wire 32 B# rdata1_1 [31:0] $end
$var wire 32 C# rdata0_2 [31:0] $end
$var wire 32 D# rdata0_1 [31:0] $end
$var integer 32 E# i [31:0] $end
$upscope $end
$scope begin $unm_blk_48 $end
$var reg 8 F# b [7:0] $end
$upscope $end
$scope begin $unm_blk_49 $end
$var reg 8 G# b [7:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 16 H# h [15:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 16 I# h [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 * clk $end
$var wire 32 J# data_addr [31:0] $end
$var wire 1 ' data_re $end
$var wire 32 K# data_wdata [31:0] $end
$var wire 4 L# data_we [3:0] $end
$var wire 32 M# instr_addr [31:0] $end
$var wire 32 N# instr_addr1 [31:0] $end
$var wire 32 O# instr_rdata [31:0] $end
$var wire 32 P# instr_rdata1 [31:0] $end
$var parameter 32 Q# MEM_WORDS $end
$var reg 32 R# data_rdata [31:0] $end
$var integer 32 S# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 Q#
b10011 s
$end
#0
$dumpvars
b100000000000 S#
b0 R#
bx P#
bx O#
bx N#
bx M#
b0 L#
bx K#
bx J#
bx I#
bx H#
bx G#
bx F#
bx E#
bx D#
bx C#
bx B#
bx A#
x@#
x?#
b0 >#
b0 =#
bx <#
bx ;#
bx :#
bx 9#
bx 8#
bx 7#
b100000 6#
b100000 5#
b0 4#
b0 3#
bx 2#
bx 1#
x0#
bx /#
x.#
bx -#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
x"#
x!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
b0 s"
b0 r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
b10000000000000000000 k"
b10000000000000000000 j"
bx i"
bx h"
b0 g"
bx f"
bx e"
b0 d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
xW"
xV"
bx U"
bx T"
0S"
b0 R"
b0 Q"
b10000000000000000000 P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
b10000000000000000000 H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
b0 ="
bx <"
bx ;"
bx :"
b0 9"
bx 8"
bx 7"
bx 6"
bx 5"
b0 4"
b0 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
b0 t
bx r
b0 q
b0 p
0o
b0 n
b10000000000000000000 m
b10000000000000000000 l
b0 k
b0 j
0i
0h
xg
0f
bx e
bx d
bx c
bx b
bx a
1`
1_
b0 ^
bx ]
bx \
bx [
xZ
0Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
xJ
xI
0H
1G
1F
0E
0D
xC
1B
xA
bx @
bx ?
bx >
0=
b0 <
bx ;
bx :
bx 9
bx 8
07
06
b0 5
04
x3
bx 2
bx 1
00
x/
b10000000000000000000000000000011 .
b110010 -
b0 ,
1+
0*
bx )
b0 (
x'
bx &
b0 %
bx $
bx #
bx "
bx !
$end
#5000
0@#
b0 M
b0 c"
b0 S
b0 a"
b0 K
b0 b"
b0 Q
b0 `"
b10000000000000010000 m
b10000000000000010000 P"
b10000000000000010000 k"
b0 T
b0 ^"
b0 B#
b0 N
b0 \"
b0 A#
b10000000000000010000 l
b10000000000000010000 H"
b10000000000000010000 j"
b0 R
b0 _"
b0 D#
b0 L
b0 ]"
b0 C#
0"#
0!#
1_
0Z
0g
0A
03
0/
b100 ]
0C
b10011 M"
b0 O"
b0 N"
b0 V
b0 K"
b0 Y"
b0 o"
b0 9#
b0 P
b0 J"
b0 ["
b0 q"
b0 :#
b0 X
b0 L"
b0 m"
b0 e
b0 i"
b10011 E"
b0 G"
b0 F"
b0 U
b0 C"
b0 X"
b0 n"
b0 1#
b0 7#
b0 O
b0 B"
b0 Z"
b0 p"
b0 2#
b0 8#
b0 W
b0 D"
b0 l"
b0 d
b0 f"
b1100001000000100010011 ?
b1100001000000100010011 !
b1100001000000100010011 a
b1100001000000100010011 P#
b10100000000000010010011 :
b10100000000000010010011 >
b10100000000000010010011 "
b10100000000000010010011 b
b10100000000000010010011 O#
b0 1"
b0 <"
00#
0W"
b0 :"
b0 /"
b0 ;"
1o
b100000 6#
b100000 5#
b0 F#
b0 &
b0 2
b0 K#
b0 5"
b0 0"
b0 8"
0?#
0.#
0V"
b0 6"
b0 >"
0'
b0 u
b0 ."
b0 7"
0I
b10011 +"
b10011 I"
b10011 h"
0J
b10011 8
b10011 *"
b10011 A"
b10011 e"
b0 ,"
b100 #
b100 c
b100 N#
b100 \
b1000 [
b0 ;
b0 $
b0 @
b0 M#
b0 2"
b0 w
b0 ~
b0 |
b0 z
b0 U"
b0 /#
b0 <#
b0 }
b0 {
b0 v
b10011 x
b0 y
b0 )
b0 1
b0 J#
b0 r
b0 ""
b0 )"
b0 @"
b0 '"
b0 ?"
b0 %"
b0 T"
b0 -#
b0 ;#
b0 ("
b0 &"
b0 !"
b10011 9
b10011 #"
b0 $"
b100000 E#
1*
#10000
0*
#15000
b100000 E#
1*
#20000
0*
#25000
b100000 E#
1*
#30000
0*
#35000
b100000 E#
1*
#40000
0*
#45000
1w"
1~"
1"#
1+#
1*#
0_
b1000 ]
b100000 6#
b100000 5#
0C
b1 V
b1 K"
b1 Y"
b1 o"
b1 9#
b11 P
b11 J"
b11 ["
b11 q"
b11 :#
b10 X
b10 L"
b10 m"
b11 e
b11 i"
b101 O
b101 B"
b101 Z"
b101 p"
b101 2#
b101 8#
b1 W
b1 D"
b1 l"
b101 d
b101 f"
b1000001000000110110011 ?
b1000001000000110110011 !
b1000001000000110110011 a
b1000001000000110110011 P#
b1100001000000100010011 :
b1100001000000100010011 >
b1100001000000100010011 "
b1100001000000100010011 b
b1100001000000100010011 O#
1?#
1.#
1V"
1I
b1100001000000100010011 +"
b1100001000000100010011 I"
b1100001000000100010011 h"
1J
b10100000000000010010011 8
b10100000000000010010011 *"
b10100000000000010010011 A"
b10100000000000010010011 e"
b1000 #
b1000 c
b1000 N#
b1000 \
b1100 [
b100 ;
b100 $
b100 @
b100 M#
b100 2"
b10000000000000010000 !"
0+
1*
#50000
0*
#55000
b101 S
b101 a"
b101 Q
b101 `"
b101 <
b101 3"
b101 Q"
b101 =#
1$#
b101 q
b101 9"
1E
b10000 m
b10000 P"
b10000 k"
1&#
1~"
1!#
b1100 ]
b101 0"
b101 8"
16
1i
b10 5
b10 n
b10 s"
b10 3#
b100000 6#
1g
b100000 5#
b101 u
b110011 M"
b10 P
b10 J"
b10 ["
b10 q"
b10 :#
b11 X
b11 L"
b11 m"
b10 e
b10 i"
b1 U
b1 C"
b1 X"
b1 n"
b1 1#
b1 7#
b11 O
b11 B"
b11 Z"
b11 p"
b11 2#
b11 8#
b10 W
b10 D"
b10 l"
b11 d
b11 f"
b100000000000001110011 ?
b100000000000001110011 !
b100000000000001110011 a
b100000000000001110011 P#
b1000001000000110110011 :
b1000001000000110110011 >
b1000001000000110110011 "
b1000001000000110110011 b
b1000001000000110110011 O#
b101 )
b101 1
b101 J#
b101 r
b101 ""
b1 %"
b1 T"
b1 -#
b1 ;#
b101 ("
b10100000000000010010011 9
b10100000000000010010011 #"
b1000001000000110110011 +"
b1000001000000110110011 I"
b1000001000000110110011 h"
b1100001000000100010011 8
b1100001000000100010011 *"
b1100001000000100010011 A"
b1100001000000100010011 e"
b100 ,"
b1100 #
b1100 c
b1100 N#
b1100 \
b10000 [
b1000 ;
b1000 $
b1000 @
b1000 M#
b1000 2"
b1 ,
1*
#60000
0*
#65000
1C
1f
0$#
1##
b1000 <
b1000 3"
b1000 Q"
b1000 =#
0E
b10000000000000000000 m
b10000000000000000000 P"
b10000000000000000000 k"
b101 N
b101 \"
b101 A#
1D
b10000 l
b10000 H"
b10000 j"
17
1h
b1000 K
b1000 b"
b10100 ]
1_
0w"
0&#
0~"
0"#
0+#
b1000 q
b1000 9"
b101 R
b101 _"
b101 D#
b1110011 M"
b0 V
b0 K"
b0 Y"
b0 o"
b0 9#
b1 P
b1 J"
b1 ["
b1 q"
b1 :#
b0 X
b0 L"
b0 m"
b1 e
b1 i"
b110011 E"
b10 O
b10 B"
b10 Z"
b10 p"
b10 2#
b10 8#
b11 W
b11 D"
b11 l"
b10 d
b10 f"
b0 ?
b0 !
b0 a
b0 P#
b100000000000001110011 :
b100000000000001110011 >
b100000000000001110011 "
b100000000000001110011 b
b100000000000001110011 O#
b11 0"
b11 8"
0o
b101 M
b101 c"
b0 S
b0 a"
06
0i
b101 Q
b101 `"
b100 5
b100 n
b100 s"
b100 3#
b100000 6#
0g
b100000 5#
b111 u
b101 ."
b101 7"
b100000000000001110011 +"
b100000000000001110011 I"
b100000000000001110011 h"
b1000001000000110110011 8
b1000001000000110110011 *"
b1000001000000110110011 A"
b1000001000000110110011 e"
b1000 ,"
b10000 #
b10000 c
b10000 N#
b10000 \
b10100 [
b1100 ;
b1100 $
b1100 @
b1100 M#
b1100 2"
b11 ""
b1000 )
b1000 1
b1000 J#
b1000 r
b101 '"
b101 ?"
b10 %"
b10 T"
b10 -#
b10 ;#
b11 ("
b1 &"
b1100001000000100010011 9
b1100001000000100010011 #"
b100 $"
b10 ,
1*
#70000
0*
#75000
b1 4"
b1 R"
b1 >#
b1101 <
b1101 3"
b1101 Q"
b1101 =#
0##
b0 M
b0 c"
b101 K
b101 b"
b0 Q
b0 `"
b1 p
b1 ="
b1101 q
b1101 9"
b0 N
b0 \"
b0 A#
0D
b10000000000000000000 l
b10000000000000000000 H"
b10000000000000000000 j"
b0 R
b0 _"
b0 D#
0!#
0*#
1_
b11100 ]
b1 1"
b1 <"
07
0h
b1000 5
b1000 n
b1000 s"
b1000 3#
b100000 6#
0f
b100000 5#
b1000 &
b1000 2
b1000 K#
b1000 5"
b1000 0"
b1000 8"
b1010 u
b0 M"
b0 P
b0 J"
b0 ["
b0 q"
b0 :#
b0 e
b0 i"
b1110011 E"
b0 U
b0 C"
b0 X"
b0 n"
b0 1#
b0 7#
b1 O
b1 B"
b1 Z"
b1 p"
b1 2#
b1 8#
b0 W
b0 D"
b0 l"
b1 d
b1 f"
b0 :
b0 >
b0 "
b0 b
b0 O#
b101 L
b101 ]"
b101 C#
b1 w
b101 ~
b1 }
b10000000000000000000 v
b100000000000001110011 x
b1100 y
b111 )
b111 1
b111 J#
b111 r
b10 ""
b1000 )"
b1000 @"
b11 %"
b11 T"
b11 -#
b11 ;#
b10 ("
b10000 !"
b1000001000000110110011 9
b1000001000000110110011 #"
b1000 $"
b0 +"
b0 I"
b0 h"
b100000000000001110011 8
b100000000000001110011 *"
b100000000000001110011 A"
b100000000000001110011 e"
b1100 ,"
b11000 #
b11000 c
b11000 N#
b11000 \
b11100 [
b10100 ;
b10100 $
b10100 @
b10100 M#
b10100 2"
b11 ,
1*
#80000
0*
#85000
b0 K
b0 b"
b0 4"
b0 R"
b0 >#
b1 <
b1 3"
b1 Q"
b1 =#
b0 L
b0 ]"
b0 C#
b100100 ]
b0 p
b0 ="
1_
b1 q
b1 9"
b0 E"
b0 O
b0 B"
b0 Z"
b0 p"
b0 2#
b0 8#
b0 d
b0 f"
b0 1"
b0 <"
b0 5
b0 n
b0 s"
b0 3#
b100000 6#
b100000 5#
b101 &
b101 2
b101 K#
b101 5"
b1 0"
b1 8"
0?#
0.#
0V"
b1101 u
b0 ."
b0 7"
b0 8
b0 *"
b0 A"
b0 e"
b10100 ,"
b100000 #
b100000 c
b100000 N#
b100000 \
b100100 [
b11100 ;
b11100 $
b11100 @
b11100 M#
b11100 2"
b0 w
b0 ~
b0 }
b0 x
b10000 y
b1 ""
b101 )"
b101 @"
b1 )
b1 1
b1 J#
b1 r
b0 '"
b0 ?"
b0 %"
b0 T"
b0 -#
b0 ;#
b1 ("
b0 &"
b10000000000000000000 !"
b100000000000001110011 9
b100000000000001110011 #"
b1100 $"
b100 ,
1*
#90000
0*
#95000
b0 <
b0 3"
b0 Q"
b0 =#
b0 q
b0 9"
b101100 ]
1o
b0 0"
b0 8"
b0 &
b0 2
b0 K#
b0 5"
b10100 u
b11000 y
b0 )
b0 1
b0 J#
b0 r
b0 ""
b0 )"
b0 @"
b0 ("
b0 9
b0 #"
b10100 $"
b11100 ,"
b101000 #
b101000 c
b101000 N#
b101000 \
b101100 [
b100100 ;
b100100 $
b100100 @
b100100 M#
b100100 2"
b101 ,
1*
