-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\test_cost_function_only_without_delays\hdlsrc\test_cost_function_only_without_delays\test_cost_function_only_without_delays_src_Subsystem_block.vhd
-- Created: 2022-10-14 15:57:26
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: test_cost_function_only_without_delays_src_Subsystem_block
-- Source Path: test_cost_function_only_without_delays/HDL_DUT1/Subsystem
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
USE work.test_cost_function_only_without_delays_src_HDL_DUT1_pkg.ALL;

ENTITY test_cost_function_only_without_delays_src_Subsystem_block IS
  PORT( Predicton                         :   IN    vector_of_std_logic_vector18(0 TO 63);  -- sfix18_En11 [64]
        id_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iq_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        ix_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        iy_ref                            :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
        J1                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J2                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J3                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J4                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J5                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J6                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J7                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J8                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J9                                :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J10                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J11                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J12                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J13                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J14                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J15                               :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
        J16                               :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
        );
END test_cost_function_only_without_delays_src_Subsystem_block;


ARCHITECTURE rtl OF test_cost_function_only_without_delays_src_Subsystem_block IS

  -- Component Declarations
  COMPONENT test_cost_function_only_without_delays_src_Subsystem
    PORT( Prediction_1                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J1                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem1
    PORT( Prediction_2                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J2                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem2
    PORT( Prediction_3                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J3                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem3
    PORT( Prediction_4                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J4                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem4
    PORT( Prediction_5                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J5                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem5
    PORT( Prediction_6                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J6                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem6
    PORT( Prediction_7                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J7                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem7
    PORT( Prediction_8                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J8                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem8
    PORT( Prediction_9                    :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J9                              :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem9
    PORT( Prediction_10                   :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J10                             :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem10
    PORT( Prediction_11                   :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J11                             :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem11
    PORT( Prediction_12                   :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J12                             :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem12
    PORT( Prediction_13                   :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J13                             :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem13
    PORT( Prediction_14                   :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J14                             :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem14
    PORT( Prediction_15                   :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J15                             :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  COMPONENT test_cost_function_only_without_delays_src_Subsystem15
    PORT( Prediction_16                   :   IN    vector_of_std_logic_vector18(0 TO 3);  -- sfix18_En11 [4]
          id_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iq_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          ix_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          iy_ref                          :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En11
          J16                             :   OUT   std_logic_vector(19 DOWNTO 0)  -- sfix20_En11
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : test_cost_function_only_without_delays_src_Subsystem
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem1
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem1(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem2
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem2(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem3
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem3(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem4
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem4(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem5
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem5(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem6
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem6(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem7
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem7(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem8
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem8(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem9
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem9(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem10
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem10(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem11
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem11(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem12
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem12(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem13
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem13(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem14
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem14(rtl);

  FOR ALL : test_cost_function_only_without_delays_src_Subsystem15
    USE ENTITY work.test_cost_function_only_without_delays_src_Subsystem15(rtl);

  -- Signals
  SIGNAL Demux_out1                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J                                : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out2                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_1                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out3                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_2                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out4                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_3                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out5                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_4                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out6                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_5                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out7                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_6                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out8                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_7                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out9                       : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_8                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out10                      : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_9                              : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out11                      : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_10                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out12                      : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_11                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out13                      : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_12                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out14                      : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_13                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out15                      : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_14                             : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Demux_out16                      : vector_of_std_logic_vector18(0 TO 3);  -- ufix18 [4]
  SIGNAL J_15                             : std_logic_vector(19 DOWNTO 0);  -- ufix20

BEGIN
  u_Subsystem : test_cost_function_only_without_delays_src_Subsystem
    PORT MAP( Prediction_1 => Demux_out1,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J1 => J  -- sfix20_En11
              );

  u_Subsystem1 : test_cost_function_only_without_delays_src_Subsystem1
    PORT MAP( Prediction_2 => Demux_out2,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J2 => J_1  -- sfix20_En11
              );

  u_Subsystem2 : test_cost_function_only_without_delays_src_Subsystem2
    PORT MAP( Prediction_3 => Demux_out3,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J3 => J_2  -- sfix20_En11
              );

  u_Subsystem3 : test_cost_function_only_without_delays_src_Subsystem3
    PORT MAP( Prediction_4 => Demux_out4,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J4 => J_3  -- sfix20_En11
              );

  u_Subsystem4 : test_cost_function_only_without_delays_src_Subsystem4
    PORT MAP( Prediction_5 => Demux_out5,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J5 => J_4  -- sfix20_En11
              );

  u_Subsystem5 : test_cost_function_only_without_delays_src_Subsystem5
    PORT MAP( Prediction_6 => Demux_out6,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J6 => J_5  -- sfix20_En11
              );

  u_Subsystem6 : test_cost_function_only_without_delays_src_Subsystem6
    PORT MAP( Prediction_7 => Demux_out7,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J7 => J_6  -- sfix20_En11
              );

  u_Subsystem7 : test_cost_function_only_without_delays_src_Subsystem7
    PORT MAP( Prediction_8 => Demux_out8,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J8 => J_7  -- sfix20_En11
              );

  u_Subsystem8 : test_cost_function_only_without_delays_src_Subsystem8
    PORT MAP( Prediction_9 => Demux_out9,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J9 => J_8  -- sfix20_En11
              );

  u_Subsystem9 : test_cost_function_only_without_delays_src_Subsystem9
    PORT MAP( Prediction_10 => Demux_out10,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J10 => J_9  -- sfix20_En11
              );

  u_Subsystem10 : test_cost_function_only_without_delays_src_Subsystem10
    PORT MAP( Prediction_11 => Demux_out11,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J11 => J_10  -- sfix20_En11
              );

  u_Subsystem11 : test_cost_function_only_without_delays_src_Subsystem11
    PORT MAP( Prediction_12 => Demux_out12,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J12 => J_11  -- sfix20_En11
              );

  u_Subsystem12 : test_cost_function_only_without_delays_src_Subsystem12
    PORT MAP( Prediction_13 => Demux_out13,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J13 => J_12  -- sfix20_En11
              );

  u_Subsystem13 : test_cost_function_only_without_delays_src_Subsystem13
    PORT MAP( Prediction_14 => Demux_out14,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J14 => J_13  -- sfix20_En11
              );

  u_Subsystem14 : test_cost_function_only_without_delays_src_Subsystem14
    PORT MAP( Prediction_15 => Demux_out15,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J15 => J_14  -- sfix20_En11
              );

  u_Subsystem15 : test_cost_function_only_without_delays_src_Subsystem15
    PORT MAP( Prediction_16 => Demux_out16,  -- sfix18_En11 [4]
              id_ref => id_ref,  -- sfix18_En11
              iq_ref => iq_ref,  -- sfix18_En11
              ix_ref => ix_ref,  -- sfix18_En11
              iy_ref => iy_ref,  -- sfix18_En11
              J16 => J_15  -- sfix20_En11
              );

  Demux_out1(0) <= Predicton(0);
  Demux_out1(1) <= Predicton(1);
  Demux_out1(2) <= Predicton(2);
  Demux_out1(3) <= Predicton(3);

  Demux_out2(0) <= Predicton(4);
  Demux_out2(1) <= Predicton(5);
  Demux_out2(2) <= Predicton(6);
  Demux_out2(3) <= Predicton(7);

  Demux_out3(0) <= Predicton(8);
  Demux_out3(1) <= Predicton(9);
  Demux_out3(2) <= Predicton(10);
  Demux_out3(3) <= Predicton(11);

  Demux_out4(0) <= Predicton(12);
  Demux_out4(1) <= Predicton(13);
  Demux_out4(2) <= Predicton(14);
  Demux_out4(3) <= Predicton(15);

  Demux_out5(0) <= Predicton(16);
  Demux_out5(1) <= Predicton(17);
  Demux_out5(2) <= Predicton(18);
  Demux_out5(3) <= Predicton(19);

  Demux_out6(0) <= Predicton(20);
  Demux_out6(1) <= Predicton(21);
  Demux_out6(2) <= Predicton(22);
  Demux_out6(3) <= Predicton(23);

  Demux_out7(0) <= Predicton(24);
  Demux_out7(1) <= Predicton(25);
  Demux_out7(2) <= Predicton(26);
  Demux_out7(3) <= Predicton(27);

  Demux_out8(0) <= Predicton(28);
  Demux_out8(1) <= Predicton(29);
  Demux_out8(2) <= Predicton(30);
  Demux_out8(3) <= Predicton(31);

  Demux_out9(0) <= Predicton(32);
  Demux_out9(1) <= Predicton(33);
  Demux_out9(2) <= Predicton(34);
  Demux_out9(3) <= Predicton(35);

  Demux_out10(0) <= Predicton(36);
  Demux_out10(1) <= Predicton(37);
  Demux_out10(2) <= Predicton(38);
  Demux_out10(3) <= Predicton(39);

  Demux_out11(0) <= Predicton(40);
  Demux_out11(1) <= Predicton(41);
  Demux_out11(2) <= Predicton(42);
  Demux_out11(3) <= Predicton(43);

  Demux_out12(0) <= Predicton(44);
  Demux_out12(1) <= Predicton(45);
  Demux_out12(2) <= Predicton(46);
  Demux_out12(3) <= Predicton(47);

  Demux_out13(0) <= Predicton(48);
  Demux_out13(1) <= Predicton(49);
  Demux_out13(2) <= Predicton(50);
  Demux_out13(3) <= Predicton(51);

  Demux_out14(0) <= Predicton(52);
  Demux_out14(1) <= Predicton(53);
  Demux_out14(2) <= Predicton(54);
  Demux_out14(3) <= Predicton(55);

  Demux_out15(0) <= Predicton(56);
  Demux_out15(1) <= Predicton(57);
  Demux_out15(2) <= Predicton(58);
  Demux_out15(3) <= Predicton(59);

  Demux_out16(0) <= Predicton(60);
  Demux_out16(1) <= Predicton(61);
  Demux_out16(2) <= Predicton(62);
  Demux_out16(3) <= Predicton(63);

  J1 <= J;

  J2 <= J_1;

  J3 <= J_2;

  J4 <= J_3;

  J5 <= J_4;

  J6 <= J_5;

  J7 <= J_6;

  J8 <= J_7;

  J9 <= J_8;

  J10 <= J_9;

  J11 <= J_10;

  J12 <= J_11;

  J13 <= J_12;

  J14 <= J_13;

  J15 <= J_14;

  J16 <= J_15;

END rtl;

