<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p951" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_951{left:783px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_951{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_951{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_951{left:70px;bottom:1084px;}
#t5_951{left:96px;bottom:1088px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_951{left:70px;bottom:1061px;}
#t7_951{left:96px;bottom:1065px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t8_951{left:70px;bottom:1038px;}
#t9_951{left:96px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.73px;}
#ta_951{left:96px;bottom:1025px;letter-spacing:-0.21px;word-spacing:-0.38px;}
#tb_951{left:70px;bottom:999px;}
#tc_951{left:96px;bottom:1002px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#td_951{left:96px;bottom:985px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#te_951{left:70px;bottom:959px;}
#tf_951{left:96px;bottom:962px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_951{left:96px;bottom:938px;}
#th_951{left:122px;bottom:938px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#ti_951{left:96px;bottom:914px;}
#tj_951{left:122px;bottom:914px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#tk_951{left:122px;bottom:897px;letter-spacing:-0.13px;}
#tl_951{left:96px;bottom:872px;}
#tm_951{left:122px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tn_951{left:122px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_951{left:96px;bottom:831px;}
#tp_951{left:122px;bottom:831px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_951{left:122px;bottom:814px;letter-spacing:-0.19px;word-spacing:-0.37px;}
#tr_951{left:96px;bottom:790px;}
#ts_951{left:122px;bottom:790px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_951{left:122px;bottom:773px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tu_951{left:96px;bottom:749px;}
#tv_951{left:122px;bottom:749px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tw_951{left:122px;bottom:732px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_951{left:96px;bottom:707px;}
#ty_951{left:122px;bottom:707px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tz_951{left:122px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_951{left:122px;bottom:674px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t11_951{left:96px;bottom:649px;}
#t12_951{left:122px;bottom:649px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t13_951{left:122px;bottom:632px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t14_951{left:70px;bottom:606px;}
#t15_951{left:96px;bottom:609px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_951{left:96px;bottom:593px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_951{left:96px;bottom:576px;letter-spacing:-0.13px;}
#t18_951{left:70px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t19_951{left:70px;bottom:535px;letter-spacing:-0.21px;}
#t1a_951{left:96px;bottom:535px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t1b_951{left:70px;bottom:518px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1c_951{left:70px;bottom:450px;letter-spacing:0.16px;}
#t1d_951{left:151px;bottom:450px;letter-spacing:0.2px;word-spacing:-0.03px;}
#t1e_951{left:70px;bottom:425px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1f_951{left:70px;bottom:408px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1g_951{left:70px;bottom:349px;letter-spacing:0.14px;}
#t1h_951{left:152px;bottom:349px;letter-spacing:0.16px;word-spacing:-0.04px;}
#t1i_951{left:70px;bottom:325px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t1j_951{left:70px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1k_951{left:248px;bottom:315px;}
#t1l_951{left:259px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1m_951{left:70px;bottom:292px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t1n_951{left:70px;bottom:116px;letter-spacing:-0.16px;}
#t1o_951{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_951{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_951{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_951{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_951{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_951{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_951{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_951{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s8_951{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts951" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg951Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg951" style="-webkit-user-select: none;"><object width="935" height="1210" data="951/951.svg" type="image/svg+xml" id="pdf951" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_951" class="t s1_951">Vol. 3C </span><span id="t2_951" class="t s1_951">25-9 </span>
<span id="t3_951" class="t s2_951">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_951" class="t s3_951">• </span><span id="t5_951" class="t s4_951">CR0, CR3, and CR4 (64 bits each; 32 bits on processors that do not support Intel 64 architecture). </span>
<span id="t6_951" class="t s3_951">• </span><span id="t7_951" class="t s4_951">RSP and RIP (64 bits each; 32 bits on processors that do not support Intel 64 architecture). </span>
<span id="t8_951" class="t s3_951">• </span><span id="t9_951" class="t s4_951">Selector fields (16 bits each) for the segment registers CS, SS, DS, ES, FS, GS, and TR. There is no field in the </span>
<span id="ta_951" class="t s4_951">host-state area for the LDTR selector. </span>
<span id="tb_951" class="t s3_951">• </span><span id="tc_951" class="t s4_951">Base-address fields for FS, GS, TR, GDTR, and IDTR (64 bits each; 32 bits on processors that do not support </span>
<span id="td_951" class="t s4_951">Intel 64 architecture). </span>
<span id="te_951" class="t s3_951">• </span><span id="tf_951" class="t s4_951">The following MSRs: </span>
<span id="tg_951" class="t s4_951">— </span><span id="th_951" class="t s4_951">IA32_SYSENTER_CS (32 bits) </span>
<span id="ti_951" class="t s4_951">— </span><span id="tj_951" class="t s4_951">IA32_SYSENTER_ESP and IA32_SYSENTER_EIP (64 bits; 32 bits on processors that do not support Intel 64 </span>
<span id="tk_951" class="t s4_951">architecture). </span>
<span id="tl_951" class="t s4_951">— </span><span id="tm_951" class="t s4_951">IA32_PERF_GLOBAL_CTRL (64 bits). This field is supported only on processors that support the 1-setting </span>
<span id="tn_951" class="t s4_951">of the “load IA32_PERF_GLOBAL_CTRL” VM-exit control. </span>
<span id="to_951" class="t s4_951">— </span><span id="tp_951" class="t s4_951">IA32_PAT (64 bits). This field is supported only on processors that support the 1-setting of the “load </span>
<span id="tq_951" class="t s4_951">IA32_PAT” VM-exit control. </span>
<span id="tr_951" class="t s4_951">— </span><span id="ts_951" class="t s4_951">IA32_EFER (64 bits). This field is supported only on processors that support the 1-setting of the “load </span>
<span id="tt_951" class="t s4_951">IA32_EFER” VM-exit control. </span>
<span id="tu_951" class="t s4_951">— </span><span id="tv_951" class="t s4_951">IA32_S_CET (64 bits; 32 bits on processors that do not support Intel 64 architecture). This field is </span>
<span id="tw_951" class="t s4_951">supported only on processors that support the 1-setting of the “load CET state” VM-exit control. </span>
<span id="tx_951" class="t s4_951">— </span><span id="ty_951" class="t s4_951">IA32_INTERRUPT_SSP_TABLE_ADDR (64 bits; 32 bits on processors that do not support Intel 64 archi- </span>
<span id="tz_951" class="t s4_951">tecture). This field is supported only on processors that support the 1-setting of the “load CET state” VM- </span>
<span id="t10_951" class="t s4_951">exit control. </span>
<span id="t11_951" class="t s4_951">— </span><span id="t12_951" class="t s4_951">IA32_PKRS (64 bits). This field is supported only on processors that support the 1-setting of the “load </span>
<span id="t13_951" class="t s4_951">PKRS” VM-exit control. </span>
<span id="t14_951" class="t s3_951">• </span><span id="t15_951" class="t s4_951">The shadow-stack pointer register SSP (64 bits; 32 bits on processors that do not support Intel 64 archi- </span>
<span id="t16_951" class="t s4_951">tecture). This field is supported only on processors that support the 1-setting of the “load CET state” VM-exit </span>
<span id="t17_951" class="t s4_951">control. </span>
<span id="t18_951" class="t s4_951">In addition to the state identified here, some processor state components are loaded with fixed values on every </span>
<span id="t19_951" class="t s4_951">VM </span><span id="t1a_951" class="t s4_951">exit; there are no fields corresponding to these components in the host-state area. See Section 28.5 for details </span>
<span id="t1b_951" class="t s4_951">of how state is loaded on VM exits. </span>
<span id="t1c_951" class="t s5_951">25.6 </span><span id="t1d_951" class="t s5_951">VM-EXECUTION CONTROL FIELDS </span>
<span id="t1e_951" class="t s4_951">The VM-execution control fields govern VMX non-root operation. These are described in Section 25.6.1 through </span>
<span id="t1f_951" class="t s4_951">Section 25.6.8. </span>
<span id="t1g_951" class="t s6_951">25.6.1 </span><span id="t1h_951" class="t s6_951">Pin-Based VM-Execution Controls </span>
<span id="t1i_951" class="t s4_951">The pin-based VM-execution controls constitute a 32-bit vector that governs the handling of asynchronous events </span>
<span id="t1j_951" class="t s4_951">(for example: interrupts). </span>
<span id="t1k_951" class="t s7_951">1 </span>
<span id="t1l_951" class="t s4_951">Table 25-5 lists the controls. See Chapter 28 for how these controls affect processor </span>
<span id="t1m_951" class="t s4_951">behavior in VMX non-root operation. </span>
<span id="t1n_951" class="t s8_951">1. </span><span id="t1o_951" class="t s8_951">Some asynchronous events cause VM exits regardless of the settings of the pin-based VM-execution controls (see Section 26.2). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
