# --------------------------------------------------------------------------------
# This script was written and developed by HAMMER at UC Berkeley; however, the
# underlying commands and reports are copyrighted by Cadence. We thank Cadence for
# granting permission to share our research to help promote and foster the next
# generation of innovators.
# --------------------------------------------------------------------------------

puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /dump/p5/build/chipyard.TestHarness.OptBoomL1Config5-ChipTop/syn-rundir/clock_constraints_fragment.sdc /dump/p5/build/chipyard.TestHarness.OptBoomL1Config5-ChipTop/syn-rundir/pin_constraints_fragment.sdc]" 
create_constraint_mode -name my_constraint_mode -sdc_files [list /dump/p5/build/chipyard.TestHarness.OptBoomL1Config5-ChipTop/syn-rundir/clock_constraints_fragment.sdc /dump/p5/build/chipyard.TestHarness.OptBoomL1Config5-ChipTop/syn-rundir/pin_constraints_fragment.sdc]
puts "create_library_set -name ffg0p99v0c.setup_set -timing [list /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0p88v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0p99v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v1p05v0c_ccs.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x20m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x22m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x50m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x26m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x64m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x59m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x20m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb512x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x72m4swbso_170a_ffg0p99v0c.lib /library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/NLDM/tsdn28hpcpuhdb32x33m4mwa_170a_ffg0p99v0c.lib]" 
create_library_set -name ffg0p99v0c.setup_set -timing [list /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0p88v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0p99v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v1p05v0c_ccs.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x20m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x22m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x50m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x26m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x64m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x59m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x20m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb512x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x72m4swbso_170a_ffg0p99v0c.lib /library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/NLDM/tsdn28hpcpuhdb32x33m4mwa_170a_ffg0p99v0c.lib]
puts "create_timing_condition -name ffg0p99v0c.setup_cond -library_sets [list ffg0p99v0c.setup_set]" 
create_timing_condition -name ffg0p99v0c.setup_cond -library_sets [list ffg0p99v0c.setup_set]
puts "create_rc_corner -name ffg0p99v0c.setup_rc -temperature 0.0 -qrc_tech /library/tsml28/digital/qrcTechFile" 
create_rc_corner -name ffg0p99v0c.setup_rc -temperature 0.0 -qrc_tech /library/tsml28/digital/qrcTechFile
puts "create_delay_corner -name ffg0p99v0c.setup_delay -timing_condition ffg0p99v0c.setup_cond -rc_corner ffg0p99v0c.setup_rc" 
create_delay_corner -name ffg0p99v0c.setup_delay -timing_condition ffg0p99v0c.setup_cond -rc_corner ffg0p99v0c.setup_rc
puts "create_analysis_view -name ffg0p99v0c.setup_view -delay_corner ffg0p99v0c.setup_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name ffg0p99v0c.setup_view -delay_corner ffg0p99v0c.setup_delay -constraint_mode my_constraint_mode
puts "create_library_set -name ffg0p99v0c.hold_set -timing [list /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0p88v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0p99v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v1p05v0c_ccs.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x20m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x22m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x50m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x26m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x64m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x59m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x20m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb512x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x72m4swbso_170a_ffg0p99v0c.lib /library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/NLDM/tsdn28hpcpuhdb32x33m4mwa_170a_ffg0p99v0c.lib]" 
create_library_set -name ffg0p99v0c.hold_set -timing [list /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0p88v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v0p99v0c_ccs.lib /library/tsml28/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp35p140hvt_180a/tcbn28hpcplusbwp35p140hvtffg0p99v1p05v0c_ccs.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x61m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x61m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x64m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x20m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x22m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x22m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb256x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb256x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x50m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x50m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x26m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x26m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x64m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x64m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x59m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x59m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb128x20m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb128x20m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb512x12m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb512x12m4swbso_170a_ffg0p99v0c.lib /library/sram/SinglePort/ts1n28hpcpuhdhvtb64x72m4swbso_170a/NLDM/ts1n28hpcpuhdhvtb64x72m4swbso_170a_ffg0p99v0c.lib /library/sram/DualPort/tsdn28hpcpuhdb32x33m4mwa_170a/NLDM/tsdn28hpcpuhdb32x33m4mwa_170a_ffg0p99v0c.lib]
puts "create_timing_condition -name ffg0p99v0c.hold_cond -library_sets [list ffg0p99v0c.hold_set]" 
create_timing_condition -name ffg0p99v0c.hold_cond -library_sets [list ffg0p99v0c.hold_set]
puts "create_rc_corner -name ffg0p99v0c.hold_rc -temperature 0.0 -qrc_tech /library/tsml28/digital/qrcTechFile" 
create_rc_corner -name ffg0p99v0c.hold_rc -temperature 0.0 -qrc_tech /library/tsml28/digital/qrcTechFile
puts "create_delay_corner -name ffg0p99v0c.hold_delay -timing_condition ffg0p99v0c.hold_cond -rc_corner ffg0p99v0c.hold_rc" 
create_delay_corner -name ffg0p99v0c.hold_delay -timing_condition ffg0p99v0c.hold_cond -rc_corner ffg0p99v0c.hold_rc
puts "create_analysis_view -name ffg0p99v0c.hold_view -delay_corner ffg0p99v0c.hold_delay -constraint_mode my_constraint_mode" 
create_analysis_view -name ffg0p99v0c.hold_view -delay_corner ffg0p99v0c.hold_delay -constraint_mode my_constraint_mode
puts "set_analysis_view -setup { ffg0p99v0c.setup_view } -hold { ffg0p99v0c.hold_view  }" 
set_analysis_view -setup { ffg0p99v0c.setup_view } -hold { ffg0p99v0c.hold_view  }