# Digital-Adder-Family
Implementation of a 64-bit Carry Lookahead Adder in Verilog RTL. include testbenches, CMOS transistor level design, LTspice simulations and time analysis
