Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu May 23 14:50:48 2024
| Host         : antigamer-pc running 64-bit Nobara Linux 39 (KDE Plasma)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_ThreeBit_timing_summary_routed.rpt -pb counter_ThreeBit_timing_summary_routed.pb -rpx counter_ThreeBit_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_ThreeBit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (30)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk_in (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/clk_bit_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (30)
-------------------------------------------------
 There are 30 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   37          inf        0.000                      0                   37           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.157ns  (logic 4.391ns (53.834%)  route 3.766ns (46.166%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  U4/currentState_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U4/currentState_reg/Q
                         net (fo=9, routed)           0.845     1.301    U6/hex_out[3]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.150     1.451 r  U6/hex_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.920     4.372    hex_out_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.785     8.157 r  hex_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.157    hex_out[7]
    T10                                                               r  hex_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 4.135ns (51.497%)  route 3.895ns (48.503%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  U3/currentState_reg/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U3/currentState_reg/Q
                         net (fo=9, routed)           0.909     1.365    U2/currentState_reg_1
    SLICE_X0Y89          LUT3 (Prop_lut3_I1_O)        0.124     1.489 r  U2/hex_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.986     4.475    hex_out_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.031 r  hex_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.031    hex_out[6]
    R10                                                               r  hex_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 4.366ns (57.581%)  route 3.217ns (42.419%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  U4/currentState_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U4/currentState_reg/Q
                         net (fo=9, routed)           0.536     0.992    U6/hex_out[3]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.152     1.144 r  U6/hex_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.681     3.825    hex_out_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.583 r  hex_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.583    hex_out[4]
    K13                                                               r  hex_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 4.114ns (56.626%)  route 3.151ns (43.374%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  U4/currentState_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U4/currentState_reg/Q
                         net (fo=9, routed)           0.850     1.306    U6/hex_out[3]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.124     1.430 r  U6/hex_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.300     3.731    hex_out_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.264 r  hex_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.264    hex_out[3]
    P15                                                               r  hex_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.238ns  (logic 4.141ns (57.211%)  route 3.097ns (42.789%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  U4/currentState_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U4/currentState_reg/Q
                         net (fo=9, routed)           0.536     0.992    U6/hex_out[3]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.124     1.116 r  U6/hex_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.561     3.677    hex_out_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.238 r  hex_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.238    hex_out[2]
    T11                                                               r  hex_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.023ns  (logic 4.073ns (57.999%)  route 2.950ns (42.001%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  U4/currentState_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U4/currentState_reg/Q
                         net (fo=9, routed)           0.845     1.301    U6/hex_out[3]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.124     1.425 r  U6/hex_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.104     3.530    hex_out_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.023 r  hex_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.023    hex_out[5]
    K16                                                               r  hex_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U4/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hex_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.917ns  (logic 4.350ns (62.889%)  route 2.567ns (37.111%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  U4/currentState_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U4/currentState_reg/Q
                         net (fo=9, routed)           0.850     1.306    U6/hex_out[3]
    SLICE_X0Y89          LUT3 (Prop_lut3_I0_O)        0.154     1.460 r  U6/hex_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.717     3.177    hex_out_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.740     6.917 r  hex_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.917    hex_out[1]
    L18                                                               r  hex_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.985ns  (logic 2.150ns (43.133%)  route 2.835ns (56.867%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[18]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           1.001     1.457    U1/clk_cnt_reg[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.581 f  U1/clk_bit_i_6/O
                         net (fo=1, routed)           0.797     2.378    U1/clk_bit_i_6_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     2.502 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.037     3.539    U1/load
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  U1/clk_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     3.663    U1/clk_cnt[4]_i_5_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.195 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.195    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.309    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.423    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.537    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.651    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.985 r  U1/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.985    U1/clk_cnt_reg[24]_i_1_n_6
    SLICE_X0Y96          FDRE                                         r  U1/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.874ns  (logic 2.039ns (41.838%)  route 2.835ns (58.162%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[18]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           1.001     1.457    U1/clk_cnt_reg[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.581 f  U1/clk_bit_i_6/O
                         net (fo=1, routed)           0.797     2.378    U1/clk_bit_i_6_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     2.502 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.037     3.539    U1/load
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  U1/clk_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     3.663    U1/clk_cnt[4]_i_5_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.195 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.195    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.309    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.423    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.537    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.651 r  U1/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.651    U1/clk_cnt_reg[20]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.874 r  U1/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.874    U1/clk_cnt_reg[24]_i_1_n_7
    SLICE_X0Y96          FDRE                                         r  U1/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.871ns  (logic 2.036ns (41.802%)  route 2.835ns (58.198%))
  Logic Levels:           9  (CARRY4=5 FDRE=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[18]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U1/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           1.001     1.457    U1/clk_cnt_reg[18]
    SLICE_X1Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.581 f  U1/clk_bit_i_6/O
                         net (fo=1, routed)           0.797     2.378    U1/clk_bit_i_6_n_0
    SLICE_X1Y91          LUT6 (Prop_lut6_I3_O)        0.124     2.502 f  U1/clk_bit_i_2/O
                         net (fo=28, routed)          1.037     3.539    U1/load
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.124     3.663 r  U1/clk_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     3.663    U1/clk_cnt[4]_i_5_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.195 r  U1/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.195    U1/clk_cnt_reg[4]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.309 r  U1/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.309    U1/clk_cnt_reg[8]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.423 r  U1/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.423    U1/clk_cnt_reg[12]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.537 r  U1/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.537    U1/clk_cnt_reg[16]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.871 r  U1/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.871    U1/clk_cnt_reg[20]_i_1_n_6
    SLICE_X0Y95          FDRE                                         r  U1/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/currentState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  U4/currentState_reg/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U4/currentState_reg/Q
                         net (fo=9, routed)           0.121     0.262    U4/currentState_reg_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.045     0.307 r  U4/currentState_i_1__0/O
                         net (fo=1, routed)           0.000     0.307    U3/currentState_reg_1
    SLICE_X1Y89          FDRE                                         r  U3/currentState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/currentState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.189ns (55.362%)  route 0.152ns (44.638%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  U2/currentState_reg/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U2/currentState_reg/Q
                         net (fo=10, routed)          0.152     0.293    U2/currentState
    SLICE_X0Y89          LUT5 (Prop_lut5_I0_O)        0.048     0.341 r  U2/currentState_i_1__1/O
                         net (fo=1, routed)           0.000     0.341    U4/currentState_reg_2
    SLICE_X0Y89          FDRE                                         r  U4/currentState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_bit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  U1/clk_bit_reg/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_bit_reg/Q
                         net (fo=4, routed)           0.168     0.309    U1/clk_bit
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  U1/clk_bit_i_1/O
                         net (fo=1, routed)           0.000     0.354    U1/clk_bit_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  U1/clk_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/currentState_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/currentState_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.186ns (46.778%)  route 0.212ns (53.222%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  U2/currentState_reg/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U2/currentState_reg/Q
                         net (fo=10, routed)          0.212     0.353    U2/currentState
    SLICE_X1Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.398 r  U2/currentState_i_1/O
                         net (fo=1, routed)           0.000     0.398    U2/JK_Q0
    SLICE_X1Y89          FDRE                                         r  U2/currentState_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[11]/C
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[11]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[8]_i_2_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[8]_i_1_n_4
    SLICE_X0Y92          FDRE                                         r  U1/clk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[15]/C
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[15]
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[12]_i_2_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[12]_i_1_n_4
    SLICE_X0Y93          FDRE                                         r  U1/clk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[23]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[23]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[23]
    SLICE_X0Y95          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[20]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[20]_i_1_n_4
    SLICE_X0Y95          FDRE                                         r  U1/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[3]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[3]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[3]
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[0]_i_3_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[0]_i_1_n_4
    SLICE_X0Y90          FDRE                                         r  U1/clk_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[7]/C
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.172     0.313    U1/clk_cnt_reg[7]
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.358 r  U1/clk_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    U1/clk_cnt[4]_i_2_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.421 r  U1/clk_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    U1/clk_cnt_reg[4]_i_1_n_4
    SLICE_X0Y91          FDRE                                         r  U1/clk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/clk_cnt_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/clk_cnt_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  U1/clk_cnt_reg[19]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/clk_cnt_reg[19]/Q
                         net (fo=2, routed)           0.173     0.314    U1/clk_cnt_reg[19]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  U1/clk_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     0.359    U1/clk_cnt[16]_i_2_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  U1/clk_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    U1/clk_cnt_reg[16]_i_1_n_4
    SLICE_X0Y94          FDRE                                         r  U1/clk_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------





