Analysis & Synthesis report for OldDriver_cpu_debugger
Sun May 15 05:48:06 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Failed - Sun May 15 05:48:06 2016       ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                 ; OldDriver_cpu_debugger                  ;
; Top-level Entity Name         ; TOP2                                    ;
; Family                        ; Stratix III                             ;
; Logic utilization             ; N/A until Partition Merge               ;
;     Combinational ALUTs       ; N/A until Partition Merge               ;
;     Memory ALUTs              ; N/A until Partition Merge               ;
;     Dedicated logic registers ; N/A until Partition Merge               ;
; Total registers               ; N/A until Partition Merge               ;
; Total pins                    ; N/A until Partition Merge               ;
; Total virtual pins            ; N/A until Partition Merge               ;
; Total block memory bits       ; N/A until Partition Merge               ;
; DSP block 18-bit elements     ; N/A until Partition Merge               ;
; Total PLLs                    ; N/A until Partition Merge               ;
; Total DLLs                    ; N/A until Partition Merge               ;
+-------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------+--------------------+------------------------+
; Option                                                         ; Setting            ; Default Value          ;
+----------------------------------------------------------------+--------------------+------------------------+
; Device                                                         ; EP3SE50F484I3      ;                        ;
; Top-level entity name                                          ; TOP2               ; OldDriver_cpu_debugger ;
; Family name                                                    ; Stratix III        ; Stratix II             ;
; Use Generated Physical Constraints File                        ; Off                ;                        ;
; Use smart compilation                                          ; Off                ; Off                    ;
; Restructure Multiplexers                                       ; Auto               ; Auto                   ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                    ;
; Preserve fewer node names                                      ; On                 ; On                     ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                    ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001           ;
; VHDL Version                                                   ; VHDL93             ; VHDL93                 ;
; State Machine Processing                                       ; Auto               ; Auto                   ;
; Safe State Machine                                             ; Off                ; Off                    ;
; Extract Verilog State Machines                                 ; On                 ; On                     ;
; Extract VHDL State Machines                                    ; On                 ; On                     ;
; Ignore Verilog initial constructs                              ; Off                ; Off                    ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000                   ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                    ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                     ;
; Parallel Synthesis                                             ; Off                ; Off                    ;
; DSP Block Balancing                                            ; Auto               ; Auto                   ;
; NOT Gate Push-Back                                             ; On                 ; On                     ;
; Power-Up Don't Care                                            ; On                 ; On                     ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                    ;
; Remove Duplicate Registers                                     ; On                 ; On                     ;
; Ignore CARRY Buffers                                           ; Off                ; Off                    ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                    ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                    ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                    ;
; Ignore LCELL Buffers                                           ; Off                ; Off                    ;
; Ignore SOFT Buffers                                            ; On                 ; On                     ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                    ;
; Optimization Technique                                         ; Balanced           ; Balanced               ;
; Carry Chain Length                                             ; 70                 ; 70                     ;
; Auto Carry Chains                                              ; On                 ; On                     ;
; Auto Open-Drain Pins                                           ; On                 ; On                     ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                    ;
; Auto ROM Replacement                                           ; On                 ; On                     ;
; Auto RAM Replacement                                           ; On                 ; On                     ;
; Auto DSP Block Replacement                                     ; On                 ; On                     ;
; Auto Shift Register Replacement                                ; Auto               ; Auto                   ;
; Auto Clock Enable Replacement                                  ; On                 ; On                     ;
; Strict RAM Replacement                                         ; Off                ; Off                    ;
; Allow Synchronous Control Signals                              ; On                 ; On                     ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                    ;
; Auto RAM Block Balancing                                       ; On                 ; On                     ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                    ;
; Auto Resource Sharing                                          ; Off                ; Off                    ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                    ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                    ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                    ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                     ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                    ;
; Timing-Driven Synthesis                                        ; Off                ; Off                    ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                     ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                    ;
; Synchronization Register Chain Length                          ; 2                  ; 2                      ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation     ;
; HDL message level                                              ; Level2             ; Level2                 ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                    ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                    ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                    ;
; Clock MUX Protection                                           ; On                 ; On                     ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                    ;
; Block Design Naming                                            ; Auto               ; Auto                   ;
; SDC constraint protection                                      ; Off                ; Off                    ;
; Synthesis Effort                                               ; Auto               ; Auto                   ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                     ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium                 ;
+----------------------------------------------------------------+--------------------+------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun May 15 05:48:03 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OldDriver_cpu_debugger -c OldDriver_cpu_debugger
Info: Found 2 design units, including 1 entities, in source file ALU.vhd
    Info: Found design unit 1: ALU-Behavioral
    Info: Found entity 1: ALU
Info: Found 4 design units, including 4 entities, in source file async.v
    Info: Found entity 1: async_transmitter
    Info: Found entity 2: async_receiver
    Info: Found entity 3: ASSERTION_ERROR
    Info: Found entity 4: BaudTickGen
Warning (10335): Unrecognized synthesis attribute "CORE_GENERATION_INFO" at clkGen.vhd(90)
Info: Found 2 design units, including 1 entities, in source file clkGen.vhd
    Info: Found design unit 1: clkGen-xilinx
    Info: Found entity 1: clkGen
Info: Found 2 design units, including 1 entities, in source file clkGen_exdes.vhd
    Info: Found design unit 1: clkGen_exdes-xilinx
    Info: Found entity 1: clkGen_exdes
Info: Found 2 design units, including 1 entities, in source file clkGen_tb 2.vhd
    Info: Found design unit 1: clkGen_tb-test
    Info: Found entity 1: clkGen_tb
Error (10430): VHDL Primary Unit Declaration error at clkGen_tb.vhd(71): primary unit "clkGen_tb" already exists in library "work" File: F:/OldDriver_OS/vhdl_src/OldDriver_cpu_debugger/clkGen_tb.vhd Line: 71
Error (10784): HDL error at clkGen_tb 2.vhd(71): see declaration for object "clkGen_tb" File: F:/OldDriver_OS/vhdl_src/OldDriver_cpu_debugger/clkGen_tb 2.vhd Line: 71
Info: Found 0 design units, including 0 entities, in source file clkGen_tb.vhd
Info: Found 2 design units, including 1 entities, in source file com.vhd
    Info: Found design unit 1: com-behavioral
    Info: Found entity 1: com
Warning (10335): Unrecognized synthesis attribute "CORE_GENERATION_INFO" at comclk.vhd(88)
Info: Found 2 design units, including 1 entities, in source file comclk.vhd
    Info: Found design unit 1: comclk-xilinx
    Info: Found entity 1: comclk
Info: Found 2 design units, including 1 entities, in source file comclk_exdes.vhd
    Info: Found design unit 1: comclk_exdes-xilinx
    Info: Found entity 1: comclk_exdes
Info: Found 2 design units, including 1 entities, in source file comclk_tb 2.vhd
    Info: Found design unit 1: comclk_tb-test
    Info: Found entity 1: comclk_tb
Error (10430): VHDL Primary Unit Declaration error at comclk_tb.vhd(71): primary unit "comclk_tb" already exists in library "work" File: F:/OldDriver_OS/vhdl_src/OldDriver_cpu_debugger/comclk_tb.vhd Line: 71
Error (10784): HDL error at comclk_tb 2.vhd(71): see declaration for object "comclk_tb" File: F:/OldDriver_OS/vhdl_src/OldDriver_cpu_debugger/comclk_tb 2.vhd Line: 71
Info: Found 0 design units, including 0 entities, in source file comclk_tb.vhd
Info: Found 2 design units, including 1 entities, in source file consRisk.vhd
    Info: Found design unit 1: consRisk-Behavioral
    Info: Found entity 1: consRisk
Info: Found 2 design units, including 1 entities, in source file controller.vhd
    Info: Found design unit 1: controller-Behavioral
    Info: Found entity 1: controller
Info: Found 2 design units, including 1 entities, in source file CP0.vhd
    Info: Found design unit 1: CP0-Behavioral
    Info: Found entity 1: CP0
Error (10500): VHDL syntax error at cpld.vhd(79) near text ")";  expecting "(", or an identifier, or  unary operator File: F:/OldDriver_OS/vhdl_src/OldDriver_cpu_debugger/cpld.vhd Line: 79
Info: Found 0 design units, including 0 entities, in source file cpld.vhd
Info: Found 2 design units, including 1 entities, in source file debug.vhd
    Info: Found design unit 1: debug-behavioral
    Info: Found entity 1: debug
Info: Found 2 design units, including 0 entities, in source file defines.vhd
    Info: Found design unit 1: defines
    Info: Found design unit 2: defines-body
Info: Found 2 design units, including 1 entities, in source file exceptionMod.vhd
    Info: Found design unit 1: exceptionMod-Behavioral
    Info: Found entity 1: exceptionMod
Info: Found 2 design units, including 1 entities, in source file EXMEM.vhd
    Info: Found design unit 1: EXMEM-Behavioral
    Info: Found entity 1: EXMEM
Info: Found 2 design units, including 1 entities, in source file exSelecter.vhd
    Info: Found design unit 1: exSelecter-Behavioral
    Info: Found entity 1: exSelecter
Info: Found 2 design units, including 1 entities, in source file flash.vhd
    Info: Found design unit 1: flash-Behavioral
    Info: Found entity 1: flash
Info: Found 2 design units, including 1 entities, in source file foreBranch.vhd
    Info: Found design unit 1: foreBranch-Behavioral
    Info: Found entity 1: foreBranch
Info: Found 2 design units, including 1 entities, in source file HiLo.vhd
    Info: Found design unit 1: HiLo-Behavioral
    Info: Found entity 1: HiLo
Info: Found 2 design units, including 1 entities, in source file IDEX.vhd
    Info: Found design unit 1: IDEX-Behavioral
    Info: Found entity 1: IDEX
Info: Found 2 design units, including 1 entities, in source file IFID.vhd
    Info: Found design unit 1: IFID-Behavioral
    Info: Found entity 1: IFID
Info: Found 2 design units, including 1 entities, in source file insFetcher.vhd
    Info: Found design unit 1: insFetcher-Behavioral
    Info: Found entity 1: insFetcher
Info: Found 2 design units, including 1 entities, in source file light_controller.vhd
    Info: Found design unit 1: light_controller-Behavioral
    Info: Found entity 1: light_controller
Info: Found 2 design units, including 1 entities, in source file MEMWB.vhd
    Info: Found design unit 1: MEMWB-Behavioral
    Info: Found entity 1: MEMWB
Info: Found 2 design units, including 1 entities, in source file MMU.vhd
    Info: Found design unit 1: MMU-Behavioral
    Info: Found entity 1: MMU
Info: Found 2 design units, including 1 entities, in source file multi.vhd
    Info: Found design unit 1: multi-Behavioral
    Info: Found entity 1: multi
Info: Found 2 design units, including 1 entities, in source file ps2_controller.vhd
    Info: Found design unit 1: ps2_controller-Behavioral
    Info: Found entity 1: ps2_controller
Info: Found 2 design units, including 1 entities, in source file ps2_module.vhd
    Info: Found design unit 1: ps2_module-Behavioral
    Info: Found entity 1: ps2_module
Info: Found 2 design units, including 1 entities, in source file ram.vhd
    Info: Found design unit 1: ram-Behavioral
    Info: Found entity 1: ram
Info: Found 2 design units, including 1 entities, in source file registers.vhd
    Info: Found design unit 1: registers-Behavioral
    Info: Found entity 1: registers
Info: Found 2 design units, including 1 entities, in source file riskJudge.vhd
    Info: Found design unit 1: riskJudge-Behavioral
    Info: Found entity 1: riskJudge
Info: Found 1 design units, including 0 entities, in source file rom.vhd
    Info: Found design unit 1: rom
Info: Found 2 design units, including 1 entities, in source file TLB.vhd
    Info: Found design unit 1: TLB-Behavioral
    Info: Found entity 1: TLB
Info: Found 4 design units, including 2 entities, in source file TOP2.vhd
    Info: Found design unit 1: CPU2_MUSER_TOP2-BEHAVIORAL
    Info: Found design unit 2: TOP2-BEHAVIORAL
    Info: Found entity 1: CPU2_MUSER_TOP2
    Info: Found entity 2: TOP2
Info: Found 2 design units, including 1 entities, in source file VGA_module.vhd
    Info: Found design unit 1: VGA_module-Behavioral
    Info: Found entity 1: VGA_module
Info: Found 2 design units, including 1 entities, in source file wbController.vhd
    Info: Found design unit 1: wbController-Behavioral
    Info: Found entity 1: wbController
Error: Quartus II Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings
    Error: Peak virtual memory: 188 megabytes
    Error: Processing ended: Sun May 15 05:48:06 2016
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:01


