# ESP32-C3 Platform Configuration
# Espressif ESP32-C3 RISC-V single-core SoC

[isa]
name = "riscv32imc"

[isa.instruction_timings]
alu = 1
load = 2
store = 2
branch = 2
multiply = 3
divide = 35

[core]
name = "esp32-c3-rv32imc"

[core.pipeline]
stages = 4
pipeline_type = "inorder"

[core.cache]
[core.cache.instruction_cache]
size_kb = 16
line_size_bytes = 32
associativity = 8
replacement_policy = "LRU"
hit_latency = 1
miss_latency = 12

[core.memory]
load_buffer_size = 2
store_buffer_size = 2

[core.memory.memory_latency]
type = "fixed"
cycles = 4

[soc]
name = "esp32c3"
cpu_frequency_mhz = 160

[[soc.memory_regions]]
name = "sram"
start = 0x3FC80000
size = 409600
latency = 1

[[soc.memory_regions]]
name = "rtc_fast"
start = 0x50000000
size = 8192
latency = 1

[board]
name = "esp32-c3-devkitm"
