<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="239" />
   <irq preferredWidth="34" />
   <name preferredWidth="298" />
   <export preferredWidth="357" />
   <inputclock preferredWidth="354" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project" />
 <window width="1918" height="1006" x="2" y="2" />
 <generation synthesis="VHDL" path="_PROJECT_NAME_" />
 <hdlexample language="VHDL" />
</preferences>
