                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
              Version K-2015.06-SP5-1 for linux64 - Feb 26, 2016 
                                        
                    Copyright (c) 1988 - 2016 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#
# set the inf.clk to be your interface name <name>.clk
# set the inf.rst to be your interface name <name>.rst
#
#set link_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25 /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
#set target_library {/apps/toshiba/sjsu/synopsys/tc240c/tc240c.db_NOMIN25}
#set link_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db  /apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
#set target_library {/home/morris/PnRhw/tsmc018/signalstorm/osu018_stdcells.db}
set link_library {  /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db
/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb}
  /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db
/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb
set target_library { /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db  }
 /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db  
################################################################################################
##############################################################################
################################################################################################
analyze -format sverilog {
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D8.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D16.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D24.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D32.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D40.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D48.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D56.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D64.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/prienc.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/queue_selection.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx.sv 
/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_core.sv 
}
Running PRESTO HDLC
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rtl_struct.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_interface.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:44: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:53: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:55: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:60: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:65: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:66: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:109: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:54: Redeclaration of port 'pcfifo_pop_0'. (VER-331)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:55: Redeclaration of port 'pcfifo_pop_1'. (VER-331)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:56: Redeclaration of port 'pcfifo_pop_2'. (VER-331)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:208: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:209: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:211: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:212: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:274: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:275: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:276: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:277: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:278: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:279: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:280: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:281: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:282: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:283: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:284: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:285: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:287: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:288: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:289: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:290: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:291: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:292: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:293: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:294: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:295: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:296: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:297: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:298: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:428: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:429: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:432: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:433: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:510: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:511: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:512: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:513: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:514: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:515: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:516: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:518: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:519: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:520: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:521: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:522: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:523: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:524: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:572: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:573: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:574: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:575: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:577: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:578: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:579: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv:580: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:184: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:186: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:76: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:77: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:56: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:57: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:61: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:62: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:78: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:79: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D8.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:52: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:54: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:58: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:59: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:63: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:64: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv:70: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D16.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D24.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D32.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D40.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D48.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D56.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC32_D64.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:67: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:68: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:69: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:71: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:72: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:73: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:74: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:75: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:76: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:77: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:78: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:79: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:86: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:87: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:88: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:89: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:112: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:135: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:136: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:137: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:138: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:139: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:140: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:141: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:142: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:143: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:144: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:145: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:146: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:147: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:148: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:149: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:150: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:151: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:152: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv:43: the undeclared symbol 'datavld_pkt0' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv:55: the undeclared symbol 'datavld_pkt1' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx_crc.sv:67: the undeclared symbol 'datavld_pkt2' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/prienc.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:37: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:38: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:39: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:40: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:41: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:42: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:43: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:45: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:46: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:47: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:48: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:49: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:50: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv:51: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/queue_selection.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx.sv
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:90: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:91: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:92: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:93: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:94: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:95: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:96: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:97: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:98: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:99: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:100: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:101: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:102: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:103: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:104: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:105: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:106: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:107: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:108: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:109: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:110: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:111: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:113: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:114: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:115: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:116: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:117: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:118: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:119: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:120: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:121: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:122: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:123: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:124: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:125: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:126: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:127: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:128: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:129: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:130: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:131: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:132: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:133: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:134: Intraassignment delays for nonblocking assignments are ignored. (VER-130)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx.sv:46: the undeclared symbol 'stack_full' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_tx.sv:47: the undeclared symbol 'stack_empty' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/eth_core.sv
Presto compilation completed successfully.
Loading db file '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/apps/synopsys/I-2013.12-SP5/libraries/syn/dw_foundation.sldb'
1
##################################################################################################
#############eth_core.sv #################################################################
##################################################################################################
elaborate eth_core 
Loading db file '/apps/synopsys/K-2015.06-SP5-1_power_compiler/libraries/syn/gtech.db'
Loading db file '/apps/synopsys/K-2015.06-SP5-1_power_compiler/libraries/syn/standard.sldb'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'eth_core'.
Information: Building the design 'eth_tx' instantiated from design 'eth_core' with
	the parameters "|((E%I%WORK/AXI_clks%to_rtl%)(E%I%WORK/AXI_wr_addr_ch%slave_if%)(E%I%WORK/AXI_wr_data_ch%slave_if%)(E%I%WORK/AXI_wr_resp_ch%slave_if%)(E%I%WORK/AXI_rd_addr_ch%master_if%)(E%I%WORK/AXI_rd_data_ch%master_if%)(E%I%WORK/tx_xgmii%from_rtl%)(E%I%WORK/MEMIF_CRC%from_fifo%)(E%I%WORK/MEMIF_CRC%from_fifo%)(E%I%WORK/MEMIF_CRC%from_fifo%)(E%I%WORK/MEMIF_PKTD%from_fifo%)(E%I%WORK/MEMIF_PKTD%from_fifo%)(E%I%WORK/MEMIF_PKTD%from_fifo%)(E%I%WORK/MEMIF_PKTC%from_fifo%)(E%I%WORK/MEMIF_PKTC%from_fifo%)(E%I%WORK/MEMIF_PKTC%from_fifo%)(E%I%WORK/MEMIF_SWCHADDR%from_fifo%)(E%I%WORK/MEMIF_SWCHDATA%from_fifo%)(E%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)
Presto compilation completed successfully.
Warning: Filename too long >255 chars. Renaming file:
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/ETH_TX_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_M_R_ACH_AXI_RD_ADDR_CH_MASTER_IF_I_M_R_DCH_AXI_RD_DATA_CH_MASTER_IF_I_XGMII_TX_TX_XGMII_FROM_RTL_I_MEMIF_CRCF0_MEMIF_CRC_FROM_FIFO_I_MEMIF_CRCF1_MEMIF_CRC_FROM_FIFO_I_MEMIF_CRCF2_MEMIF_CRC_FROM_FIFO_I_MEMIF_PDFIFO0_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO1_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO2_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PCFIFO0_MEMIF_PKTC_FROM_FIFO_I_MEMIF_PCFIFO1_MEMIF_PKTC_FROM_FIFO_I_MEMIF_PCFIFO2_MEMIF_PKTC_FROM_FIFO_I_MEMIF_SWCHADDR_MEMIF_SWCHADDR_FROM_FIFO_I_MEMIF_SWCHDATA_MEMIF_SWCHDATA_FROM_FIFO_I_MEMIF_SWCHRSP_MEMIF_SWCHRSP_FROM_FIFO_.mr'
to
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/ETH_TX_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_M_R_ACH_AXI_RD_ADDR_CH_MASTER_IF_I_M_R_DCH_AXI_RD_DATA_CH_MASTER_IF_I_C3372DC293A1C375E84DFDC07C2249FBF487716B4B9D0AC4_000.mr'
Information: Building the design 'dma_controller_tx' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%slave_addr%)(N%slave_data%)(N%wr_en%)(N%linkregs%)(N%rd_en%)(N%rd_addr%)(N%rd_data%)(N%stack_full%)(N%stack_empty%)(N%haddr%))". (HDL-193)

Statistics for case statements in always block at line 40 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |     no/auto      |
===============================================

Statistics for case statements in always block at line 73 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            75            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine dma_controller_tx_I_clks_AXI_clks_to_rtl_ line 40 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rd_data_d_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|      baddr_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    clink_ptr_reg    | Flip-flop | 1024  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine dma_controller_tx_I_clks_AXI_clks_to_rtl_ line 95 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_controller_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===================================================================================
|               block name/line                 | Inputs | Outputs | # sel inputs |
===================================================================================
| dma_controller_tx_I_clks_AXI_clks_to_rtl_/120 |   16   |   64    |      4       |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'AXI_slave' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%w_ach%I%WORK/AXI_wr_addr_ch%slave_if%)(N%w_dch%I%WORK/AXI_wr_data_ch%slave_if%)(N%w_rspch%I%WORK/AXI_wr_resp_ch%slave_if%)(N%reg_write_data%)(N%reg_write_addr%)(N%wr_en%)(N%memif_swchaddr%I%WORK/MEMIF_SWCHADDR%from_fifo%)(N%memif_swchdata%I%WORK/MEMIF_SWCHDATA%from_fifo%)(N%memif_swchrsp%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv:206: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 67 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 131 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           147            |     no/auto      |
===============================================

Statistics for case statements in always block at line 190 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           197            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 56 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    awready_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_ach_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 116 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wready_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| w_dch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  burst_addr_d_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_ line 182 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_slave.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| w_rspch_cur_state_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Warning: Filename too long >255 chars. Renaming file:
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/AXI_SLAVE_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_MEMIF_SWCHADDR_MEMIF_SWCHADDR_FROM_FIFO_I_MEMIF_SWCHDATA_MEMIF_SWCHDATA_FROM_FIFO_I_MEMIF_SWCHRSP_MEMIF_SWCHRSP_FROM_FIFO_.mr'
to
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/AXI_SLAVE_I_CLKS_AXI_CLKS_TO_RTL_I_W_ACH_AXI_WR_ADDR_CH_SLAVE_IF_I_W_DCH_AXI_WR_DATA_CH_SLAVE_IF_I_W_RSPCH_AXI_WR_RESP_CH_SLAVE_IF_I_MEMIF_SWCHADDR_MEMIF_SWCHADDR_FROM_FIFO_I_MEMIF_SWCHDATA_MEMIF_SWC_FB3DB4B6BC2FD484ED8F31B19F98FFD3245B7B97A056CF1B_000.mr'
Information: Building the design 'AXI_master' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%raddr_ch%I%WORK/AXI_rd_addr_ch%master_if%)(N%rdata_ch%I%WORK/AXI_rd_data_ch%master_if%)(N%rd%)(N%main_ptr_empty%)(N%haddr%)(N%pfifo_empty_0%)(N%pfifo_empty_1%)(N%pfifo_empty_2%)(N%pfifo_push0%)(N%pfifo_push1%)(N%pfifo_push2%)(N%pfifo_ctrl0%)(N%pfifo_ctrl1%)(N%pfifo_ctrl2%)(N%pfifo_datain_ctrl_0%)(N%pfifo_datain_ctrl_1%)(N%pfifo_datain_ctrl_2%)(N%pfifo_datain0%)(N%pfifo_datain1%)(N%pfifo_datain2%)(N%pcfifo_dataout_0%)(N%pcfifo_dataout_1%)(N%pcfifo_dataout_2%)(N%pfifo_dataout_0%)(N%pfifo_dataout_1%)(N%pfifo_dataout_2%)(N%pfifo_pop_0%)(N%pfifo_pop_1%)(N%pfifo_pop_2%)(N%pcfifo_pop_0%)(N%pcfifo_pop_1%)(N%pcfifo_pop_2%)(N%memif_pdfifo0%I%WORK/MEMIF_PKTD%from_fifo%)(N%memif_pdfifo1%I%WORK/MEMIF_PKTD%from_fifo%)(N%memif_pdfifo2%I%WORK/MEMIF_PKTD%from_fifo%)(N%memif_pcfifo0%I%WORK/MEMIF_PKTC%from_fifo%)(N%memif_pcfifo1%I%WORK/MEMIF_PKTC%from_fifo%)(N%memif_pcfifo2%I%WORK/MEMIF_PKTC%from_fifo%))". (HDL-193)

Statistics for case statements in always block at line 117 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           136            |     no/auto      |
===============================================

Statistics for case statements in always block at line 216 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           223            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 252 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           255            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 302 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           334            |     no/auto      |
|           362            |     no/auto      |
|           387            |    auto/auto     |
|           398            |    auto/auto     |
|           409            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 437 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           443            |     no/auto      |
|           445            |     no/auto      |
|           447            |    auto/auto     |
|           455            |    auto/auto     |
|           463            |    auto/auto     |
|           471            |    auto/auto     |
|           482            |    auto/auto     |
|           490            |    auto/auto     |
|           498            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 528 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           545            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 584 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           590            |    auto/auto     |
|           613            |    auto/auto     |
|           635            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 103 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    arburst_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    arvalid_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 206 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  dch_cur_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 272 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| pfifo_datain_ctrl2_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_0_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_1_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pfifo_datain_2_d_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_0_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_1_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   link_datain_2_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_0_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_1_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|  pfifo_frag_cnt_2_d_reg  | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| pfifo_datain_ctrl0_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| pfifo_datain_ctrl1_d_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 425 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     arid_d_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ch_gnt_2d_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 508 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ctrl_hdr2_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr0_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr1_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    haddr2_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ctrl_hdr0_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   ctrl_hdr1_d_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_ line 570 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/AXI_master.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ch_gnt_d_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_0_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_1_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_chstate_2_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Filename too long >255 chars. Renaming file:
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/AXI_MASTER_I_CLKS_AXI_CLKS_TO_RTL_I_RADDR_CH_AXI_RD_ADDR_CH_MASTER_IF_I_RDATA_CH_AXI_RD_DATA_CH_MASTER_IF_I_MEMIF_PDFIFO0_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO1_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO2_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PCFIFO0_MEMIF_PKTC_FROM_FIFO_I_MEMIF_PCFIFO1_MEMIF_PKTC_FROM_FIFO_I_MEMIF_PCFIFO2_MEMIF_PKTC_FROM_FIFO_.mr'
to
'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/AXI_MASTER_I_CLKS_AXI_CLKS_TO_RTL_I_RADDR_CH_AXI_RD_ADDR_CH_MASTER_IF_I_RDATA_CH_AXI_RD_DATA_CH_MASTER_IF_I_MEMIF_PDFIFO0_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO1_MEMIF_PKTD_FROM_FIFO_I_MEMIF_PDFIFO2_MEM_A3B290CAC11123A4DACC374B5A2573D3E2E04553F6DBBA71_000.mr'
Information: Building the design 'eth_tx_crc' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "4,32|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%dready_pkt0%)(N%dready_pkt1%)(N%dready_pkt2%)(N%datain_pkt0%)(N%datain_pkt1%)(N%datain_pkt2%)(N%ctrl_wd_pkt0%)(N%ctrl_wd_pkt1%)(N%ctrl_wd_pkt2%)(N%bvalid_pkt0%)(N%bvalid_pkt1%)(N%bvalid_pkt2%)(N%crcfifo0_pull%)(N%crcfifo1_pull%)(N%crcfifo2_pull%)(N%crcfifo0_empty%)(N%crcfifo1_empty%)(N%crcfifo2_empty%)(N%crcfifo0_full%)(N%crcfifo1_full%)(N%crcfifo2_full%)(N%crcfifo0_dataout%)(N%crcfifo1_dataout%)(N%crcfifo2_dataout%)(N%memif_crcf0%I%WORK/MEMIF_CRC%from_fifo%)(N%memif_crcf1%I%WORK/MEMIF_CRC%from_fifo%)(N%memif_crcf2%I%WORK/MEMIF_CRC%from_fifo%))". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'queue_selection' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%arb_nxt%)(N%pfifo_datain0%)(N%pfifo_datain1%)(N%pfifo_datain2%)(N%crcfifo0_dataout%)(N%crcfifo1_dataout%)(N%crcfifo2_dataout%)(N%pfifo_datain_ctrl_0%)(N%pfifo_datain_ctrl_1%)(N%pfifo_datain_ctrl_2%)(N%crcfifo0_empty%)(N%crcfifo1_empty%)(N%crcfifo2_empty%)(N%pfifo_pop%)(N%crcfifo_pop%)(N%crcfifo0_pull%)(N%crcfifo1_pull%)(N%crcfifo2_pull%)(N%pfifo_pop_0%)(N%pfifo_pop_1%)(N%pfifo_pop_2%)(N%pcfifo_pop_0%)(N%pcfifo_pop_1%)(N%pcfifo_pop_2%)(N%pfifo_datain%)(N%pfifo_datain_ctrl%)(N%crcfifo_dataout%)(N%start_transmit%))". (HDL-193)

Statistics for case statements in always block at line 55 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/queue_selection.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |     no/auto      |
===============================================
Presto compilation completed successfully.
Information: Building the design 'rs_layer' instantiated from design 'eth_tx_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_m_r_ach_AXI_rd_addr_ch_master_if_I_m_r_dch_AXI_rd_data_ch_master_if_I_xgmii_tx_tx_xgmii_from_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%xgmii_tx%I%WORK/tx_xgmii%from_rtl%)(N%start_transmit%)(N%lpi%)(N%pop_pkt%)(N%pop_crc%)(N%pkt_data%)(N%pkt_empty%)(N%pkt_ctrl%)(N%pkt_crc%)(N%nxt_buf%)(N%bvalidin%))". (HDL-193)
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv:343: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 139 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           161            |     no/auto      |
|           209            |     no/auto      |
|           313            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 394 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           399            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl_ line 87 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/rs_layer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   xgmii_txc_d_reg   | Flip-flop |   4   |  Y  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    cur_state_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     cnt2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    IDC_cnt_d_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   pkt_ctrl_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crc_tx_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  xgmii_tx_hold_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   crc_left_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  crc_bvalid_d_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cnt128_d_reg     | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|  cur_state_clk_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  wakeuptimer_d_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  idlernd_cnt_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     div2_d_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    gclk_en_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     bvalid_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|   xgmii_txd_d_reg   | Flip-flop |  12   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchrsp' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=6,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHRSP%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchrsp_DWIDTH6_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHRSP_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchrsp.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchaddr' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=36,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHADDR%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchaddr_DWIDTH36_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHADDR_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchaddr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_swchdata' instantiated from design 'AXI_slave_I_clks_AXI_clks_to_rtl_I_w_ach_AXI_wr_addr_ch_slave_if_I_w_dch_AXI_wr_data_ch_slave_if_I_w_rspch_AXI_wr_resp_ch_slave_if_I_memif_swchaddr_MEMIF_SWCHADDR_from_fifo_I_memif_swchdata_MEMIF_SWCHDATA_from_fifo_I_memif_swchrsp_MEMIF_SWCHRSP_from_fifo_' with
	the parameters "DWIDTH=32,AWIDTH=5|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_SWCHDATA%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_swchdata_DWIDTH32_AWIDTH5_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_SWCHDATA_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_swchdata.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo' instantiated from design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_' with
	the parameters "32,1|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl_ line 47 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_mem_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_pktd' instantiated from design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_' with
	the parameters "64,6|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_PKTD%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_pktd_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTD_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktd.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_pktc' instantiated from design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_' with
	the parameters "16,6|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_PKTC%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_pktc_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTC_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_pktc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CRC_block' instantiated from design 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%dready%)(N%datain%)(N%ctrl_wd%)(N%bvalid%)(N%data_vld%)(N%crc_vld_2d%)(N%data_out%)(N%crc_out%))". (HDL-193)

Statistics for case statements in always block at line 251 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           271            |     no/auto      |
|           279            |     no/auto      |
===============================================

Statistics for case statements in always block at line 323 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           326            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine CRC_block_I_clks_AXI_clks_to_rtl_ line 65 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    crcin8_d_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|    data_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    crc_vld_d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   crc_vld_2d_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     dataout_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|       crc_reg       | Flip-flop |  32   |  Y  | N  | N  | Y  | N  | N  | N  |
|     data8_d_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data16_d_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data32_d_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data64_d_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data48_d_reg     | Flip-flop |  48   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data40_d_reg     | Flip-flop |  40   |  Y  | N  | Y  | N  | N  | N  | N  |
|    data56_d_reg     | Flip-flop |  56   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin16_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin24_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin32_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin40_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin48_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin56_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    crcin64_d_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     load8_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load16_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load24_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load32_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load40_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load48_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load56_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    load64_d_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data24_d_reg     | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Warning:  /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/CRC_block.sv:240: Netlist for always block is empty. (ELAB-985)
Presto compilation completed successfully.
Information: Building the design 'dma_fifo_exmem_crc' instantiated from design 'eth_tx_crc_AW4_DW32_I_clks_AXI_clks_to_rtl_I_memif_crcf0_MEMIF_CRC_from_fifo_I_memif_crcf1_MEMIF_CRC_from_fifo_I_memif_crcf2_MEMIF_CRC_from_fifo_' with
	the parameters "AWIDTH=4,DWIDTH=32|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%push%)(N%pull%)(N%data_in%)(N%data_out%)(N%depth_left%)(N%full%)(N%empty%)(N%memif%I%WORK/MEMIF_CRC%from_fifo%))". (HDL-193)

Inferred memory devices in process
	in routine dma_fifo_exmem_crc_DWIDTH32_AWIDTH4_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_CRC_from_fifo_ line 49 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/dma_fifo_exmem_crc.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   depth_left_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   depth_left_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      w_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      r_ptr_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'QOS_arb' instantiated from design 'queue_selection_I_clks_AXI_clks_to_rtl_' with
	the parameters "|((N%clks%I%WORK/AXI_clks%to_rtl%)(N%req%)(N%arb_nxt%)(N%gnt%))". (HDL-193)

Statistics for case statements in always block at line 69 in file
	'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            77            |      no/no       |
===============================================

Inferred memory devices in process
	in routine QOS_arb_I_clks_AXI_clks_to_rtl_ line 35 in file
		'/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/QOS_arb.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   queue_gnt_d_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt0_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt1_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   srv_cnt2_d_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'CRC32_D8'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D16'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D24'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D32'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D40'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D48'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D56'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'CRC32_D64'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'prienc' instantiated from design 'QOS_arb_I_clks_AXI_clks_to_rtl_' with
	the parameters "N=3". (HDL-193)
Presto compilation completed successfully.
1
create_clock clks.clk -name clk -period 2.76
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_clock_uncertainty 0.25 clk
1
set_propagated_clock clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
1
set_output_delay 0.5 -clock clk [all_outputs]
1
set all_inputs_wo_rst_clk [remove_from_collection [remove_from_collection [all_inputs] [get_port clks.clk]] [get_port clks.rst]]
{w_ach.AWID[3] w_ach.AWID[2] w_ach.AWID[1] w_ach.AWID[0] w_ach.AWADDR[31] w_ach.AWADDR[30] w_ach.AWADDR[29] w_ach.AWADDR[28] w_ach.AWADDR[27] w_ach.AWADDR[26] w_ach.AWADDR[25] w_ach.AWADDR[24] w_ach.AWADDR[23] w_ach.AWADDR[22] w_ach.AWADDR[21] w_ach.AWADDR[20] w_ach.AWADDR[19] w_ach.AWADDR[18] w_ach.AWADDR[17] w_ach.AWADDR[16] w_ach.AWADDR[15] w_ach.AWADDR[14] w_ach.AWADDR[13] w_ach.AWADDR[12] w_ach.AWADDR[11] w_ach.AWADDR[10] w_ach.AWADDR[9] w_ach.AWADDR[8] w_ach.AWADDR[7] w_ach.AWADDR[6] w_ach.AWADDR[5] w_ach.AWADDR[4] w_ach.AWADDR[3] w_ach.AWADDR[2] w_ach.AWADDR[1] w_ach.AWADDR[0] w_ach.AWLEN[3] w_ach.AWLEN[2] w_ach.AWLEN[1] w_ach.AWLEN[0] w_ach.AWSIZE[2] w_ach.AWSIZE[1] w_ach.AWSIZE[0] w_ach.AWBURST[1] w_ach.AWBURST[0] w_ach.AWLOCK[1] w_ach.AWLOCK[0] w_ach.AWCACHE[1] w_ach.AWCACHE[0] w_ach.AWPROT[2] w_ach.AWPROT[1] w_ach.AWPROT[0] w_ach.AWVALID w_dch.WID[3] w_dch.WID[2] w_dch.WID[1] w_dch.WID[0] w_dch.WDATA[63] w_dch.WDATA[62] w_dch.WDATA[61] w_dch.WDATA[60] w_dch.WDATA[59] w_dch.WDATA[58] w_dch.WDATA[57] w_dch.WDATA[56] w_dch.WDATA[55] w_dch.WDATA[54] w_dch.WDATA[53] w_dch.WDATA[52] w_dch.WDATA[51] w_dch.WDATA[50] w_dch.WDATA[49] w_dch.WDATA[48] w_dch.WDATA[47] w_dch.WDATA[46] w_dch.WDATA[45] w_dch.WDATA[44] w_dch.WDATA[43] w_dch.WDATA[42] w_dch.WDATA[41] w_dch.WDATA[40] w_dch.WDATA[39] w_dch.WDATA[38] w_dch.WDATA[37] w_dch.WDATA[36] w_dch.WDATA[35] w_dch.WDATA[34] w_dch.WDATA[33] w_dch.WDATA[32] w_dch.WDATA[31] w_dch.WDATA[30] w_dch.WDATA[29] w_dch.WDATA[28] w_dch.WDATA[27] w_dch.WDATA[26] w_dch.WDATA[25] w_dch.WDATA[24] w_dch.WDATA[23] w_dch.WDATA[22] w_dch.WDATA[21] ...}
set_driving_cell -lib_cell INVX1 $all_inputs_wo_rst_clk
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_input_delay 0.6 -clock clk $all_inputs_wo_rst_clk
1
set_output_delay 0.6 -clock clk [all_outputs]
1
set_fix_hold [ get_clocks clk ]
1
set_output_delay 0.3 -clock clk [all_outputs]
1
#set_wire_load_model -name T8G00TW8
set_clock_gating_style -minimum_bitwidth 16

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 16
Minimum bank bitwidth for enhanced clock gating: 32
Maximum fanout: unlimited
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
compile_ultra -gate_clock 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.1 |   *     |
| Licensed DW Building Blocks        | I-2013.12-DWBB_201312.5 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 3075 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 3 instances of design 'dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_pktd_DWIDTH64_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTD_from_fifo_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_pktc_DWIDTH16_AWIDTH6_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_PKTC_from_fifo_'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC_block_I_clks_AXI_clks_to_rtl_'. (OPT-1056)
Information: Uniquified 3 instances of design 'dma_fifo_exmem_crc_DWIDTH32_AWIDTH4_I_clks_AXI_clks_to_rtl_I_memif_MEMIF_CRC_from_fifo_'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D8'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D16'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D24'. (OPT-1056)
Information: Uniquified 12 instances of design 'CRC32_D32'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D40'. (OPT-1056)
Information: Uniquified 6 instances of design 'CRC32_D48'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D56'. (OPT-1056)
Information: Uniquified 3 instances of design 'CRC32_D64'. (OPT-1056)
Information: Uniquified 3 instances of design 'prienc_N3'. (OPT-1056)
  Simplifying Design 'eth_core'
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[5]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[4]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[3]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[2]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[1]' will be removed. (OPT-1207)
Information: The register 'tx_core/axi_slave/wchdata_fifo/depth_left_reg[0]' will be removed. (OPT-1207)

Loaded alib file './alib-52/gscl45nm.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy tx_core before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_slave before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_rs before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_slave/wchrsp_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_slave/wchaddr_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_slave/wchdata_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/pkt0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/pktctrl0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcfifo0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector/qos before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/link_addr_2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/pkt2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/pkt1_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/pktctrl2_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/pktctrl1_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcfifo2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcfifo1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/link_addr_0_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/axi_master/link_addr_1_fifo before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector/qos/pr0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector/qos/pr2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/QOS_selector/qos/pr1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc24 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc40 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc64 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc24/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc24/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc40/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc40/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56/crc48 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56/crc8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt2/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt0/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56/crc48/crc32 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy tx_core/tx_crc/crcpkt1/crc56/crc48/crc16 before Pass 1 (OPT-776)
Information: Ungrouping 78 of 168 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CRC_block_I_clks_AXI_clks_to_rtl__0'
  Processing 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'
Information: Added key list 'DesignWare' to design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'. (DDB-72)
Information: The register 'dch_cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'dch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'arid_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'arid_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_0_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_1_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_chstate_2_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cur_state_reg[2]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
  Processing 'eth_core'
Information: Added key list 'DesignWare' to design 'eth_core'. (DDB-72)
Information: The register 'tx_core/axi_slave/wchdata_fifo/w_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/w_ptr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/w_ptr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/w_ptr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/w_ptr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/r_ptr_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/r_ptr_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/r_ptr_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/r_ptr_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/wchdata_fifo/r_ptr_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/w_ach_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/w_rspch_cur_state_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'eth_core'.
  Processing 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'
Information: Added key list 'DesignWare' to design 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'. (DDB-72)
 Implement Synthetic for 'dma_controller_tx_I_clks_AXI_clks_to_rtl_'.
  Processing 'SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__0'
  Processing 'SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__0'
  Processing 'SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_RSOP_224, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_RSOP_225, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DP_OP_227J3_123_1783_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DP_OP_226J3_122_8101_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_dec_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_dec_J3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_dec_J3_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DW01_inc_J3_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__RSOP_648, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__RSOP_649, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__RSOP_650, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__RSOP_651, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__RSOP_652, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__RSOP_653, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_p_DW01_inc_J2_J2_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dma_controller_tx_I_clks_AXI_clks_to_rtl__DW01_inc_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dma_controller_tx_I_clks_AXI_clks_to_rtl__DW01_dec_J4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DP_OP_94J3_124_5058_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design eth_core_DP_OP_107J3_127_7813_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fi_DP_OP_169J2_122_9900_J2_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fi_DP_OP_182J2_125_2688_J2_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fi_DP_OP_239J2_128_2215_J2_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fi_DP_OP_252J2_131_4970_J2_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fi_DP_OP_265J2_134_2569_J2_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fi_DP_OP_278J2_137_6268_J2_J2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_controller_tx_I_clks_AXI_clks_to_rtl__15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dma_fifo_DWIDTH32_AWIDTH1_I_clks_AXI_clks_to_rtl__0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo__8, since there are no registers. (PWR-806)
Information: Performing clock-gating on design AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_. (PWR-730)
Information: Performing clock-gating on design eth_core. (PWR-730)
Information: Performing clock-gating on design CRC_block_I_clks_AXI_clks_to_rtl__0. (PWR-730)
Information: Performing clock-gating on design CRC_block_I_clks_AXI_clks_to_rtl__2. (PWR-730)
Information: Performing clock-gating on design CRC_block_I_clks_AXI_clks_to_rtl__1. (PWR-730)
Information: Performing clock-gating on design dma_controller_tx_I_clks_AXI_clks_to_rtl_. (PWR-730)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Complementing port 'bvalid[4]' in design 'CRC_block_I_clks_AXI_clks_to_rtl__0'.
	 The new name of the port is 'bvalid[4]_BAR'. (OPT-319)
Information: Complementing port 'pfifo_datain_ctrl_2[4]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_datain_ctrl_2[4]_BAR'. (OPT-319)
Information: Complementing port 'memif_pcfifo2.f0_wdata[12]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'memif_pcfifo2.f0_wdata[12]_BAR'. (OPT-319)
Information: Complementing port 'bvalid[1]' in design 'CRC_block_I_clks_AXI_clks_to_rtl__0'.
	 The new name of the port is 'bvalid[1]_BAR'. (OPT-319)
Information: Complementing port 'pfifo_datain_ctrl_2[1]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_datain_ctrl_2[1]_BAR'. (OPT-319)
Information: Complementing port 'memif_pcfifo2.f0_wdata[9]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'memif_pcfifo2.f0_wdata[9]_BAR'. (OPT-319)
Information: The register 'tx_core/axi_slave/burst_addr_d_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/burst_addr_d_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/burst_addr_d_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'tx_core/axi_slave/burst_addr_d_reg[0]' is a constant and will be removed. (OPT-1206)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'eth_core_RSOP_224'. (DDB-72)
Information: Added key list 'DesignWare' to design 'eth_core_RSOP_225'. (DDB-72)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:54   85927.0      0.38       0.4      42.9                           543739.3125      0.00  
    0:00:54   85927.0      0.00       0.0      42.9                           543739.3125      0.00  
    0:00:54   85927.0      0.00       0.0      42.9                           543739.3125      0.00  
    0:00:54   85931.6      0.00       0.0      42.9                           543846.6250      0.00  

  Beginning WLM Backend Optimization
  --------------------------------------
    0:01:01   85394.3      0.00       0.0      42.9                           541885.6250      0.00  

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:01   85116.5      0.00       0.0      42.9                           541331.3750      0.00  
    0:01:01   85116.5      0.00       0.0      42.9                           541331.3750      0.00  
    0:01:01   85116.5      0.00       0.0      42.9                           541331.3750      0.00  
    0:01:01   85116.5      0.00       0.0      42.9                           541331.3750      0.00  
    0:01:02   85116.5      0.00       0.0      42.9                           541331.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  

  Beginning Delay Optimization
  ----------------------------
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:01:02   85124.9      0.00       0.0      42.9                           541492.3750      0.00  
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:01:08   91213.1      3.58     711.2      27.6 tx_core/tx_crc/crcpkt0/net63589 579922.1250      0.00  
    0:01:08   92259.7      3.58     711.2      25.3 tx_core/tx_crc/crcpkt1/net60776 582976.9375      0.00  
    0:01:09   93295.4      3.57     710.7      23.7 tx_core/axi_master/net53966 586762.2500      0.00  
    0:01:09   94394.5      3.57     710.7      22.4 tx_core/tx_crc/crcpkt0/crcin32_d[12] 590549.0000      0.00  
    0:01:10   95389.4      3.57     710.2      21.3 tx_core/tx_crc/crcpkt0/net65272 594411.7500      0.00  
    0:01:10   96497.0      3.56     710.0      20.1 tx_core/tx_crc/crcpkt0/crcin16_d[15] 599445.0625      0.00  
    0:01:11   97735.5      3.55     708.5      19.3 tx_core/tx_crc/crcpkt2/net57381 603749.0625      0.00  
    0:01:11   98686.8      3.55     707.4      18.7 tx_core/axi_master/net53975 607831.2500      0.00  
    0:01:12   99146.2      3.55     707.4      18.4 tx_core/tx_crc/crcpkt1/net60276 609643.0625      0.00  
    0:01:12   99921.5      3.54     707.0      18.0 tx_core/dma_reg_tx/net55762 613261.1250      0.00  
    0:01:13  101361.3      3.54     707.0      17.5 tx_core/dma_reg_tx/clink_ptr[l_reg][5][head_ptr][15] 619942.4375      0.00  
    0:01:13  102699.7      3.54     707.0      17.1 tx_core/tx_crc/crcpkt0/net64854 625947.1875      0.00  
    0:01:14  103702.2      3.54     707.0      16.9 tx_core/tx_crc/crcpkt2/net56335 630262.2500      0.00  
    0:01:17  105547.9      3.54     676.6      16.1 tx_core/tx_crc/crcpkt2/net57296 640086.9375      0.00  
    0:01:17  106152.4      3.54     676.6      16.0 tx_core/tx_crc/crcpkt0/N46 642489.3750      0.00  
    0:01:18  107029.5      3.54     676.5      15.9 tx_core/tx_crc/crcpkt2/net59628 646460.1875      0.00  
    0:01:19  107040.3      3.54     675.6      15.9 tx_core/axi_master/net53957 646560.5625      0.00  
    0:01:19  107172.6      3.54     675.8      15.7 tx_core/axi_master/net53898 647670.6250      0.00  
    0:01:22  107183.9      3.54     675.8      15.7 tx_core/tx_crc/crcpkt1/net59737 647695.7500      0.00  
    0:01:23  107213.0      3.54     675.8      15.7 tx_core/tx_crc/crcpkt2/net57838 647955.3750      0.00  
    0:01:24  107211.6      3.54     675.8      15.7 tx_core/tx_crc/crcpkt1/net60929 647949.2500      0.00  
    0:01:25  107210.2      3.54     675.8      15.7 tx_core/tx_crc/crcpkt0/net64384 647943.0625      0.00  
    0:01:26  107212.5      3.53     675.7      15.7 tx_core/axi_master/pfifo_datain1[30] 647987.8125      0.00  
    0:01:27  107218.6      3.53     675.6      15.7 net53391                  648038.9375      0.00  
    0:01:28  108266.6      3.53     675.6      14.0 tx_core/tx_rs/xgmii_tx_hold[14] 652639.1250      0.00  
    0:01:29  109679.2      3.53     675.6      13.3 net52953                  658533.4375      0.00  
    0:01:29  111150.9      3.53     675.6      12.8 net53136                  664846.9375      0.00  
    0:01:30  112541.9      3.53     675.6      12.4 net52950                  670724.4375      0.00  
    0:01:31  112543.3      3.53     675.6      12.4 net53732                  670686.0625      0.00  
    0:01:32  112541.0      3.53     675.6      12.4 n1048                     670641.3750      0.00  
    0:01:32  112545.6      3.53     675.6      12.4 tx_core/tx_crc/crcpkt1/net63074 670665.6250      0.00  
    0:01:33  112548.5      3.53     675.6      12.4 tx_core/tx_crc/crcpkt0/net64720 670689.8125      0.00  
    0:01:34  112726.8      3.53     674.9      12.4 tx_core/tx_crc/crcpkt2/net56159 671126.5000      0.00  
    0:01:34  113405.4      3.53     674.9      12.3 tx_core/tx_crc/crcpkt0/net66045 674193.5625      0.00  
    0:01:39  113404.0      3.53     674.9      12.3 tx_core/tx_crc/crcpkt2/net57476 674187.3750      0.00  
    0:01:41  113404.5      3.53     674.8      12.3 tx_core/axi_master/link_datain_0_d[24] 674196.3750      0.00  
    0:01:45  113408.2      3.53     674.8      12.3 tx_core/tx_crc/crcpkt2/net56244 674267.9375      0.00  
    0:01:46  113415.7      3.27     657.9      12.3 tx_core/axi_master/net55218 674360.1250      0.00  
    0:01:51  113417.6      3.25     650.8      12.3 tx_core/tx_crc/crcpkt1/data24_d_reg[0]/D 674383.0625      0.00  
    0:01:52  113538.7      2.94     638.5      12.3 tx_core/tx_crc/crcpkt2/data24_d_reg[6]/D 675309.3125      0.00  
    0:01:52  113581.9      2.91     636.2      12.3 tx_core/tx_crc/crcpkt0/data24_d_reg[3]/D 675624.1875      0.00  
    0:01:58  113592.2      2.91     636.0      12.3 tx_core/tx_crc/crcpkt2/net59303 675694.1250      0.00  
    0:01:58  114689.4      2.95     642.0      11.1 tx_core/tx_crc/crcpkt0/data56_d[27] 684785.2500      0.00  
    0:01:59  115641.2      3.05     651.4      10.6 tx_core/tx_crc/crcpkt0/net66322 692835.2500      0.00  
    0:02:00  116628.6      3.93     731.1      10.0 tx_core/dma_reg_tx/net56103 702934.4375      0.00  
    0:02:04  116639.8      3.93     731.1      10.0 tx_core/tx_crc/crcpkt2/net59619 703045.8125      0.00  
    0:02:06  116661.9      3.97     737.9       9.9 tx_core/tx_crc/crcpkt2/net57453 703272.3125      0.00  
    0:02:07  116660.5      3.97     737.9       9.9 tx_core/tx_crc/crcpkt1/net60724 703259.0625      0.00  
    0:02:08  116657.2      3.97     740.4       9.9 tx_core/tx_crc/crcpkt0/net63391 703222.9375      0.00  
    0:02:09  116653.9      3.97     740.4       9.9 tx_core/axi_master/pfifo_frag_cnt_0_d[0] 703183.0000      0.00  
    0:02:10  116656.7      3.96     739.3       9.9 tx_core/tx_crc/crcpkt2/n3918 703217.9375      0.00  
    0:02:12  116738.8      3.96     743.9       9.9 net53691                  704045.5625      0.00  
    0:02:13  116752.0      3.82     728.2       9.9 tx_core/tx_crc/crcpkt0/data24_d_reg[0]/D 704158.2500      0.00  
    0:02:14  116762.3      3.81     726.3       9.9 tx_core/tx_crc/crcpkt1/data24_d_reg[0]/D 704267.5625      0.00  
    0:02:14  116775.0      3.79     725.6       9.9 tx_core/tx_crc/crcpkt0/data24_d_reg[4]/D 704336.8125      0.00  
    0:02:15  116785.8      3.78     723.4       9.9 tx_core/tx_crc/crcpkt0/data24_d_reg[4]/D 704437.4375      0.00  
    0:02:19  116795.6      3.82     724.4       9.9 tx_core/axi_master/net55414 704505.8125      0.00  
    0:02:19  116795.2      3.82     724.4       9.9 tx_core/axi_master/net54862 704496.8750      0.00  
    0:02:27  116792.8      3.79     723.8       9.9 tx_core/tx_crc/crcpkt0/data24_d_reg[4]/D 704477.0625      0.00  
    0:02:27  116792.8      3.79     723.6       9.9                           704477.0625      0.00  
    0:02:35  117040.1      3.58     679.9      10.6                           704485.0000      0.00  


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:02:35  117040.1      3.58     679.9      10.6                           704485.0000      0.00  
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
Information: Complementing port 'bvalid[7]' in design 'CRC_block_I_clks_AXI_clks_to_rtl__1'.
	 The new name of the port is 'bvalid[7]_BAR'. (OPT-319)
Information: Complementing port 'memif_pcfifo1.f0_wdata[15]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'memif_pcfifo1.f0_wdata[15]_BAR'. (OPT-319)
Information: Complementing port 'pfifo_datain_ctrl_1[7]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_datain_ctrl_1[7]_BAR'. (OPT-319)
Information: Complementing port 'bvalid[5]' in design 'CRC_block_I_clks_AXI_clks_to_rtl__1'.
	 The new name of the port is 'bvalid[5]_BAR'. (OPT-319)
Information: Complementing port 'memif_pcfifo1.f0_wdata[13]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'memif_pcfifo1.f0_wdata[13]_BAR'. (OPT-319)
Information: Complementing port 'pfifo_datain_ctrl_1[5]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_datain_ctrl_1[5]_BAR'. (OPT-319)
Information: Complementing port 'bvalid[7]' in design 'CRC_block_I_clks_AXI_clks_to_rtl__0'.
	 The new name of the port is 'bvalid[7]_BAR'. (OPT-319)
Information: Complementing port 'memif_pcfifo2.f0_wdata[15]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'memif_pcfifo2.f0_wdata[15]_BAR'. (OPT-319)
Information: Complementing port 'pfifo_datain_ctrl_2[7]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_datain_ctrl_2[7]_BAR'. (OPT-319)
Information: Complementing port 'bvalid[6]' in design 'CRC_block_I_clks_AXI_clks_to_rtl__0'.
	 The new name of the port is 'bvalid[6]_BAR'. (OPT-319)
Information: Complementing port 'memif_pcfifo2.f0_wdata[14]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'memif_pcfifo2.f0_wdata[14]_BAR'. (OPT-319)
Information: Complementing port 'pfifo_datain_ctrl_2[6]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_datain_ctrl_2[6]_BAR'. (OPT-319)
Information: Complementing port 'bvalid[2]' in design 'CRC_block_I_clks_AXI_clks_to_rtl__0'.
	 The new name of the port is 'bvalid[2]_BAR'. (OPT-319)
Information: Complementing port 'memif_pcfifo2.f0_wdata[10]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'memif_pcfifo2.f0_wdata[10]_BAR'. (OPT-319)
Information: Complementing port 'pfifo_datain_ctrl_2[2]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_datain_ctrl_2[2]_BAR'. (OPT-319)
Information: Complementing port 'ctrl_wd[1]' in design 'CRC_block_I_clks_AXI_clks_to_rtl__0'.
	 The new name of the port is 'ctrl_wd[1]_BAR'. (OPT-319)
Information: Complementing port 'pfifo_ctrl2[1]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'pfifo_ctrl2[1]_BAR'. (OPT-319)
Information: Complementing port 'memif_pcfifo2.f0_wdata[1]' in design 'AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_'.
	 The new name of the port is 'memif_pcfifo2.f0_wdata[1]_BAR'. (OPT-319)
    0:03:07  103965.9      3.79     654.4       9.9 tx_core/tx_crc/crcpkt1/data24_d_reg[11]/D 687803.9375      0.00  
    0:03:07  103965.9      3.79     654.3       9.9                           687803.9375      0.00  
    0:03:15  103876.7      3.54     608.1      10.5                           685321.5000      0.00  
    0:03:15  103876.7      3.54     608.1      10.5                           685321.5000      0.00  
    0:03:16  103863.6      3.54     602.1      10.5                           685028.2500      0.00  
    0:03:16  103863.6      3.54     602.1      10.5                           685028.2500      0.00  
    0:03:16  103863.6      3.54     602.1      10.5                           685028.2500      0.00  
    0:03:16  103863.6      3.54     602.1      10.5                           685028.2500      0.00  
    0:03:16  103863.6      3.54     602.1      10.5                           685040.6250      0.00  
    0:03:16  103863.6      3.54     602.1      10.5                           685040.6250      0.00  
    0:03:16  103864.5      3.54     602.1      10.5                           685033.5000      0.00  
    0:03:16  103864.5      3.54     602.1      10.5                           685033.5000      0.00  
    0:03:18  103788.5      2.78     569.0      10.6                           684127.3125      0.00  
    0:03:18  103788.5      2.78     569.0      10.6                           684127.3125      0.00  
    0:03:18  103796.0      2.77     568.8      10.6                           684096.3125      0.00  
    0:03:18  103796.0      2.77     568.8      10.6                           684096.3125      0.00  
    0:03:18  103803.1      2.75     567.1      10.6                           684133.0625      0.00  
    0:03:18  103803.1      2.75     567.1      10.6                           684133.0625      0.00  
    0:03:19  103800.7      2.75     567.1      10.6                           684135.6250      0.00  
    0:03:19  103800.7      2.75     567.1      10.6                           684135.6250      0.00  
    0:03:19  103803.1      2.75     567.1      10.6                           684155.3750      0.00  
    0:03:19  103803.1      2.75     567.1      10.6                           684155.3750      0.00  
    0:03:19  103803.1      2.75     567.1      10.6                           684155.3750      0.00  

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:03:20  103803.1      2.75     567.1      10.6                           684155.3750      0.00  
    0:03:21  102753.2      2.75     559.3      10.6                           672681.6250      0.00  
    0:03:22  102729.3      2.75     559.1      10.6                           672622.8750      0.00  
    0:03:22  102729.3      2.75     559.1      10.6                           672622.8750      0.00  
    0:03:23  102735.4      2.75     558.5      10.6                           672747.0625      0.00  

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:03:23  102735.4      2.75     558.5      10.6                           672747.0625      0.00  
    0:03:23  102735.4      2.75     558.5      10.6                           672747.0625      0.00  
    0:03:23  102735.4      2.75     558.5      10.6                           672747.0625      0.00  
    0:03:23  102733.1      2.75     558.4      10.6                           672722.5625      0.00  
    0:03:24  102696.9      2.75     558.5      10.6                           672610.4375      0.00  
    0:03:24  102649.1      2.75     558.5      10.6                           672551.2500      0.00  
    0:03:25  102577.7      2.75     558.5      10.6                           672425.8750      0.00  
    0:03:26  102611.0      2.75     561.6      10.5 tx_core/axi_master/net119553 672489.5625      0.00  
    0:03:26  102827.9      2.74     560.9      10.4 tx_core/axi_master/net131917 673251.1875      0.00  
    0:03:29  102844.3      2.74     560.9      10.4 tx_core/axi_master/net132171 673380.2500      0.00  
    0:03:32  102842.9      2.74     560.8      10.4 tx_core/tx_crc/crcpkt1/net59919 673361.7500      0.00  
    0:03:36  102841.0      2.74     560.8      10.4 tx_core/tx_crc/crcpkt2/net132403 673358.4375      0.00  
    0:03:46  102853.7      2.74     560.9      10.4 tx_core/tx_crc/crcpkt2/data24_d_reg[1]/D 673389.0000      0.00  
    0:03:47  102858.8      2.75     565.7      10.4 tx_core/tx_crc/crcpkt2/net56370 673343.3125      0.00  
    0:03:51  102858.8      2.75     567.7      10.4 tx_core/tx_crc/crcpkt1/data24_d_reg[1]/D 673309.7500      0.00  
    0:03:53  102879.0      2.73     567.0      10.4 tx_core/axi_master/net55232 673419.7500      0.00  
    0:03:56  102884.2      2.73     567.1      10.4 tx_core/tx_crc/crcpkt2/net131650 673446.2500      0.00  
    0:04:01  103585.3      3.97     669.0       9.9 tx_core/axi_master/memif_pcfifo0.f0_wdata[14] 679744.3125      0.00  
    0:04:02  103589.5      3.96     670.5       9.9 tx_core/axi_master/net53958 679805.3750      0.00  
    0:04:08  103592.3      3.96     670.5       9.9 tx_core/tx_crc/crcpkt2/data24_d_reg[2]/D 679828.1250      0.00  
    0:04:11  103583.0      3.84     651.1       9.9 tx_core/axi_master/net131195 679898.5000      0.00  
    0:04:15  103583.4      3.84     651.1       9.9 tx_core/axi_master/link_datain_0_d[26] 679907.5000      0.00  
    0:04:18  103583.9      3.83     651.0       9.9                           679916.4375      0.00  
    0:04:20  103022.6      2.76     561.3      10.4                           675400.4375      0.00  
    0:04:20  103026.4      2.76     560.9      10.3                           675442.9375      0.00  
    0:04:20  103026.4      2.76     560.9      10.3                           675442.9375      0.00  
    0:04:21  102959.3      2.76     560.6      10.3                           674601.5625      0.00  
Loading db file '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'eth_core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/net6823': 3472 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#compile_ultra -ungroup_all -map_effort medium
#compile_ultra -incremental_mapping -map_effort medium
create_clock clks.clk -name clk -period 3.45
1
update_timing
Information: Updating design information... (UID-85)
Warning: Design 'eth_core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
report_timing -max_paths 3
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 3
Design : eth_core
Version: K-2015.06-SP5-1
Date   : Tue Nov  8 00:13:46 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: m_r_dch.RID[2]
              (input port clocked by clk)
  Endpoint: tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 r
  m_r_dch.RID[2] (in)                                     0.02       0.62 r
  tx_core/axi_master/rdata_ch.RID[2] (AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_)
                                                          0.00       0.62 r
  tx_core/axi_master/U184/Y (NOR2X1)                      0.03       0.64 f
  tx_core/axi_master/U167/Y (NAND2X1)                     0.03       0.67 r
  tx_core/axi_master/U166/Y (INVX1)                       0.02       0.69 f
  tx_core/axi_master/U73/Y (NAND2X1)                      0.02       0.71 r
  tx_core/axi_master/U72/Y (INVX2)                        0.02       0.74 f
  tx_core/axi_master/U95/Y (NOR2X1)                       0.03       0.76 r
  tx_core/axi_master/U125/Y (AND2X2)                      0.06       0.82 r
  tx_core/axi_master/U788/Y (INVX8)                       0.04       0.86 f
  tx_core/axi_master/U386/Y (INVX8)                       0.02       0.88 r
  tx_core/axi_master/U124/Y (NAND2X1)                     0.01       0.90 f
  tx_core/axi_master/U123/Y (OAI21X1)                     0.02       0.92 r
  tx_core/axi_master/pfifo_datain_ctrl_1[6] (AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_)
                                                          0.00       0.92 r
  tx_core/tx_crc/crcpkt1/bvalid[6] (CRC_block_I_clks_AXI_clks_to_rtl__1)
                                                          0.00       0.92 r
  tx_core/tx_crc/crcpkt1/U45/Y (BUFX2)                    0.04       0.96 r
  tx_core/tx_crc/crcpkt1/U268/Y (AND2X1)                  0.03       1.00 r
  tx_core/tx_crc/crcpkt1/U1994/Y (NAND3X1)                0.02       1.01 f
  tx_core/tx_crc/crcpkt1/U755/Y (BUFX2)                   0.04       1.05 f
  tx_core/tx_crc/crcpkt1/U1995/Y (NOR3X1)                 0.04       1.09 r
  tx_core/tx_crc/crcpkt1/U8/Y (AND2X1)                    0.16       1.25 r
  tx_core/tx_crc/crcpkt1/U1113/Y (INVX1)                  0.17       1.42 f
  tx_core/tx_crc/crcpkt1/U1925/Y (OR2X1)                  0.05       1.46 f
  tx_core/tx_crc/crcpkt1/U1926/Y (INVX1)                  0.03       1.49 r
  tx_core/tx_crc/crcpkt1/U5062/Y (NOR3X1)                 0.04       1.53 f
  tx_core/tx_crc/crcpkt1/U60/Y (AND2X1)                   0.04       1.58 f
  tx_core/tx_crc/crcpkt1/U209/Y (INVX1)                   0.01       1.59 r
  tx_core/tx_crc/crcpkt1/U451/Y (OR2X1)                   0.05       1.64 r
  tx_core/tx_crc/crcpkt1/U452/Y (INVX1)                   0.01       1.65 f
  tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/EN (SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_23)
                                                          0.00       1.65 f
  tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/latch/D (LATCH)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock clk' (rise edge)                                  1.73       1.73
  clock network delay (ideal)                             0.00       1.73
  clock uncertainty                                      -0.25       1.48
  tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/latch/CLK (LATCH)
                                                          0.00       1.48 r
  time borrowed from endpoint                             0.17       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.73   
  library setup time                                      0.66   
  --------------------------------------------------------------
  max time borrow                                         2.38   
  --------------------------------------------------------------
  actual time borrow                                      0.17   
  clock uncertainty                                      -0.25   
  --------------------------------------------------------------
  time given to startpoint                               -0.08   
  --------------------------------------------------------------


  Startpoint: m_r_dch.RID[2]
              (input port clocked by clk)
  Endpoint: tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 r
  m_r_dch.RID[2] (in)                                     0.02       0.62 r
  tx_core/axi_master/rdata_ch.RID[2] (AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_)
                                                          0.00       0.62 r
  tx_core/axi_master/U184/Y (NOR2X1)                      0.03       0.64 f
  tx_core/axi_master/U167/Y (NAND2X1)                     0.03       0.67 r
  tx_core/axi_master/U166/Y (INVX1)                       0.02       0.69 f
  tx_core/axi_master/U73/Y (NAND2X1)                      0.02       0.71 r
  tx_core/axi_master/U72/Y (INVX2)                        0.02       0.74 f
  tx_core/axi_master/U95/Y (NOR2X1)                       0.03       0.76 r
  tx_core/axi_master/U125/Y (AND2X2)                      0.06       0.82 r
  tx_core/axi_master/U788/Y (INVX8)                       0.04       0.86 f
  tx_core/axi_master/U386/Y (INVX8)                       0.02       0.88 r
  tx_core/axi_master/U124/Y (NAND2X1)                     0.01       0.90 f
  tx_core/axi_master/U123/Y (OAI21X1)                     0.02       0.92 r
  tx_core/axi_master/pfifo_datain_ctrl_1[6] (AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_)
                                                          0.00       0.92 r
  tx_core/tx_crc/crcpkt1/bvalid[6] (CRC_block_I_clks_AXI_clks_to_rtl__1)
                                                          0.00       0.92 r
  tx_core/tx_crc/crcpkt1/U45/Y (BUFX2)                    0.04       0.96 r
  tx_core/tx_crc/crcpkt1/U268/Y (AND2X1)                  0.03       1.00 r
  tx_core/tx_crc/crcpkt1/U1994/Y (NAND3X1)                0.02       1.01 f
  tx_core/tx_crc/crcpkt1/U755/Y (BUFX2)                   0.04       1.05 f
  tx_core/tx_crc/crcpkt1/U1995/Y (NOR3X1)                 0.04       1.09 r
  tx_core/tx_crc/crcpkt1/U8/Y (AND2X1)                    0.16       1.25 r
  tx_core/tx_crc/crcpkt1/U1113/Y (INVX1)                  0.17       1.42 f
  tx_core/tx_crc/crcpkt1/U1925/Y (OR2X1)                  0.05       1.46 f
  tx_core/tx_crc/crcpkt1/U1926/Y (INVX1)                  0.03       1.49 r
  tx_core/tx_crc/crcpkt1/U5062/Y (NOR3X1)                 0.04       1.53 f
  tx_core/tx_crc/crcpkt1/U60/Y (AND2X1)                   0.04       1.58 f
  tx_core/tx_crc/crcpkt1/U209/Y (INVX1)                   0.01       1.59 r
  tx_core/tx_crc/crcpkt1/U457/Y (OR2X1)                   0.05       1.64 r
  tx_core/tx_crc/crcpkt1/U458/Y (INVX1)                   0.01       1.65 f
  tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/EN (SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_19)
                                                          0.00       1.65 f
  tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/latch/D (LATCH)
                                                          0.00       1.65 f
  data arrival time                                                  1.65

  clock clk' (rise edge)                                  1.73       1.73
  clock network delay (ideal)                             0.00       1.73
  clock uncertainty                                      -0.25       1.48
  tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/latch/CLK (LATCH)
                                                          0.00       1.48 r
  time borrowed from endpoint                             0.17       1.65
  data required time                                                 1.65
  --------------------------------------------------------------------------
  data required time                                                 1.65
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.73   
  library setup time                                      0.66   
  --------------------------------------------------------------
  max time borrow                                         2.38   
  --------------------------------------------------------------
  actual time borrow                                      0.17   
  clock uncertainty                                      -0.25   
  --------------------------------------------------------------
  time given to startpoint                               -0.08   
  --------------------------------------------------------------


  Startpoint: m_r_dch.RID[2]
              (input port clocked by clk)
  Endpoint: tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.60       0.60 r
  m_r_dch.RID[2] (in)                                     0.02       0.62 r
  tx_core/axi_master/rdata_ch.RID[2] (AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_)
                                                          0.00       0.62 r
  tx_core/axi_master/U184/Y (NOR2X1)                      0.03       0.64 f
  tx_core/axi_master/U167/Y (NAND2X1)                     0.03       0.67 r
  tx_core/axi_master/U166/Y (INVX1)                       0.02       0.69 f
  tx_core/axi_master/U73/Y (NAND2X1)                      0.02       0.71 r
  tx_core/axi_master/U72/Y (INVX2)                        0.02       0.74 f
  tx_core/axi_master/U95/Y (NOR2X1)                       0.03       0.76 r
  tx_core/axi_master/U125/Y (AND2X2)                      0.06       0.82 r
  tx_core/axi_master/U788/Y (INVX8)                       0.04       0.86 f
  tx_core/axi_master/U386/Y (INVX8)                       0.02       0.88 r
  tx_core/axi_master/U124/Y (NAND2X1)                     0.01       0.90 f
  tx_core/axi_master/U123/Y (OAI21X1)                     0.02       0.92 r
  tx_core/axi_master/pfifo_datain_ctrl_1[6] (AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_)
                                                          0.00       0.92 r
  tx_core/tx_crc/crcpkt1/bvalid[6] (CRC_block_I_clks_AXI_clks_to_rtl__1)
                                                          0.00       0.92 r
  tx_core/tx_crc/crcpkt1/U45/Y (BUFX2)                    0.04       0.96 r
  tx_core/tx_crc/crcpkt1/U268/Y (AND2X1)                  0.03       1.00 r
  tx_core/tx_crc/crcpkt1/U1994/Y (NAND3X1)                0.02       1.01 f
  tx_core/tx_crc/crcpkt1/U755/Y (BUFX2)                   0.04       1.05 f
  tx_core/tx_crc/crcpkt1/U1995/Y (NOR3X1)                 0.04       1.09 r
  tx_core/tx_crc/crcpkt1/U8/Y (AND2X1)                    0.16       1.25 r
  tx_core/tx_crc/crcpkt1/U1113/Y (INVX1)                  0.17       1.42 f
  tx_core/tx_crc/crcpkt1/U1925/Y (OR2X1)                  0.05       1.46 f
  tx_core/tx_crc/crcpkt1/U1926/Y (INVX1)                  0.03       1.49 r
  tx_core/tx_crc/crcpkt1/U5062/Y (NOR3X1)                 0.04       1.53 f
  tx_core/tx_crc/crcpkt1/U59/Y (AND2X1)                   0.03       1.57 f
  tx_core/tx_crc/crcpkt1/U105/Y (INVX1)                   0.01       1.58 r
  tx_core/tx_crc/crcpkt1/U459/Y (OR2X1)                   0.05       1.63 r
  tx_core/tx_crc/crcpkt1/U460/Y (INVX1)                   0.02       1.64 f
  tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/EN (SNPS_CLOCK_GATE_HIGH_CRC_block_I_clks_AXI_clks_to_rtl__0_18)
                                                          0.00       1.64 f
  tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/latch/D (LATCH)
                                                          0.00       1.64 f
  data arrival time                                                  1.64

  clock clk' (rise edge)                                  1.73       1.73
  clock network delay (ideal)                             0.00       1.73
  clock uncertainty                                      -0.25       1.48
  tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/latch/CLK (LATCH)
                                                          0.00       1.48 r
  time borrowed from endpoint                             0.17       1.64
  data required time                                                 1.64
  --------------------------------------------------------------------------
  data required time                                                 1.64
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                1.73   
  library setup time                                      0.67   
  --------------------------------------------------------------
  max time borrow                                         2.39   
  --------------------------------------------------------------
  actual time borrow                                      0.17   
  clock uncertainty                                      -0.25   
  --------------------------------------------------------------
  time given to startpoint                               -0.08   
  --------------------------------------------------------------


1
report_area
 
****************************************
Report : area
Design : eth_core
Version: K-2015.06-SP5-1
Date   : Tue Nov  8 00:13:46 2016
****************************************

Library(s) Used:

    gscl45nm (File: /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db)

Number of ports:                         4620
Number of nets:                         31112
Number of cells:                        28719
Number of combinational cells:          24968
Number of sequential cells:              3662
Number of macros/black boxes:               0
Number of buf/inv:                      12323
Number of references:                      30

Combinational area:              66548.147223
Buf/Inv area:                    22202.113124
Noncombinational area:           36411.110451
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                102959.257674
Total area:                 undefined
1
report_power -analysis_effort  high 
Information: Propagating switching activity (high effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort high
Design : eth_core
Version: K-2015.06-SP5-1
Date   : Tue Nov  8 00:13:49 2016
****************************************


Library(s) Used:

    gscl45nm (File: /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.db)


Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   4.1176 mW   (90%)
  Net Switching Power  = 442.8467 uW   (10%)
                         ---------
Total Dynamic Power    =   4.5605 mW  (100%)

Cell Leakage Power     = 674.6016 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.1499            0.3163        3.6318e+03            0.4698  (   8.97%)
register           3.8208        2.0237e-03        3.6811e+05            4.1909  (  80.05%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1470            0.1245        3.0286e+05            0.5744  (  10.97%)
--------------------------------------------------------------------------------------------------
Total              4.1177 mW         0.4428 mW     6.7460e+05 nW         5.2352 mW
1
report_cell
 
****************************************
Report : cell
Design : eth_core
Version: K-2015.06-SP5-1
Date   : Tue Nov  8 00:13:49 2016
****************************************

Attributes:
    b - black box (unknown)
   cg - clock gating logic
    h - hierarchical
   mo - map_only
    n - noncombinational
    p - parameterized
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1440                     INVX1           gscl45nm        1.407900  
U1441                     AND2X1          gscl45nm        2.346500  
U1442                     AND2X1          gscl45nm        2.346500  
U1443                     INVX1           gscl45nm        1.407900  
U1444                     OR2X1           gscl45nm        2.346500  
U1445                     OR2X1           gscl45nm        2.346500  
U1446                     AND2X1          gscl45nm        2.346500  
U1447                     AND2X1          gscl45nm        2.346500  
U1448                     BUFX4           gscl45nm        2.815800  
U1449                     AND2X1          gscl45nm        2.346500  
U1450                     INVX1           gscl45nm        1.407900  
U1451                     AND2X1          gscl45nm        2.346500  
U1452                     INVX2           gscl45nm        1.877200  
U1453                     INVX1           gscl45nm        1.407900  
U1454                     AND2X1          gscl45nm        2.346500  
U1455                     INVX1           gscl45nm        1.407900  
U1456                     INVX1           gscl45nm        1.407900  
U1457                     INVX1           gscl45nm        1.407900  
U1458                     INVX1           gscl45nm        1.407900  
U1459                     INVX1           gscl45nm        1.407900  
U1460                     INVX1           gscl45nm        1.407900  
U1461                     OR2X1           gscl45nm        2.346500  
U1462                     AND2X1          gscl45nm        2.346500  
U1463                     AND2X1          gscl45nm        2.346500  
U1464                     OR2X1           gscl45nm        2.346500  
U1465                     OR2X1           gscl45nm        2.346500  
U1466                     OR2X1           gscl45nm        2.346500  
U1467                     OR2X1           gscl45nm        2.346500  
U1468                     AND2X1          gscl45nm        2.346500  
U1469                     AND2X1          gscl45nm        2.346500  
U1470                     AND2X1          gscl45nm        2.346500  
U1471                     AND2X1          gscl45nm        2.346500  
U1472                     AND2X1          gscl45nm        2.346500  
U1473                     AND2X1          gscl45nm        2.346500  
U1474                     AND2X1          gscl45nm        2.346500  
U1475                     AND2X1          gscl45nm        2.346500  
U1476                     OR2X1           gscl45nm        2.346500  
U1477                     OR2X1           gscl45nm        2.346500  
U1478                     AND2X1          gscl45nm        2.346500  
U1479                     AND2X1          gscl45nm        2.346500  
U1480                     AND2X1          gscl45nm        2.346500  
U1481                     AND2X1          gscl45nm        2.346500  
U1482                     AND2X1          gscl45nm        2.346500  
U1483                     AND2X1          gscl45nm        2.346500  
U1484                     AND2X1          gscl45nm        2.346500  
U1485                     AND2X1          gscl45nm        2.346500  
U1486                     AND2X1          gscl45nm        2.346500  
U1487                     AND2X1          gscl45nm        2.346500  
U1488                     AND2X1          gscl45nm        2.346500  
U1489                     AND2X1          gscl45nm        2.346500  
U1490                     AND2X1          gscl45nm        2.346500  
U1491                     AND2X1          gscl45nm        2.346500  
U1492                     AND2X1          gscl45nm        2.346500  
U1493                     AND2X1          gscl45nm        2.346500  
U1494                     AND2X1          gscl45nm        2.346500  
U1495                     AND2X1          gscl45nm        2.346500  
U1496                     AND2X1          gscl45nm        2.346500  
U1497                     AND2X1          gscl45nm        2.346500  
U1498                     AND2X1          gscl45nm        2.346500  
U1499                     OR2X1           gscl45nm        2.346500  
U1500                     AND2X1          gscl45nm        2.346500  
U1501                     AND2X1          gscl45nm        2.346500  
U1502                     AND2X1          gscl45nm        2.346500  
U1503                     AND2X1          gscl45nm        2.346500  
U1504                     OR2X1           gscl45nm        2.346500  
U1505                     OR2X1           gscl45nm        2.346500  
U1506                     AND2X1          gscl45nm        2.346500  
U1507                     OR2X1           gscl45nm        2.346500  
U1508                     OR2X1           gscl45nm        2.346500  
U1509                     OR2X1           gscl45nm        2.346500  
U1510                     AND2X1          gscl45nm        2.346500  
U1511                     AND2X1          gscl45nm        2.346500  
U1512                     AND2X1          gscl45nm        2.346500  
U1513                     AND2X1          gscl45nm        2.346500  
U1514                     OR2X1           gscl45nm        2.346500  
U1515                     AND2X1          gscl45nm        2.346500  
U1516                     AND2X1          gscl45nm        2.346500  
U1517                     AND2X1          gscl45nm        2.346500  
U1518                     AND2X1          gscl45nm        2.346500  
U1519                     AND2X1          gscl45nm        2.346500  
U1520                     AND2X1          gscl45nm        2.346500  
U1521                     AND2X1          gscl45nm        2.346500  
U1522                     AND2X1          gscl45nm        2.346500  
U1523                     OR2X1           gscl45nm        2.346500  
U1524                     OR2X1           gscl45nm        2.346500  
U1525                     AND2X1          gscl45nm        2.346500  
U1526                     AND2X1          gscl45nm        2.346500  
U1527                     AND2X1          gscl45nm        2.346500  
U1528                     AND2X1          gscl45nm        2.346500  
U1529                     AND2X1          gscl45nm        2.346500  
U1530                     AND2X1          gscl45nm        2.346500  
U1531                     AND2X1          gscl45nm        2.346500  
U1532                     AND2X1          gscl45nm        2.346500  
U1533                     AND2X1          gscl45nm        2.346500  
U1534                     AND2X1          gscl45nm        2.346500  
U1535                     AND2X1          gscl45nm        2.346500  
U1536                     OR2X1           gscl45nm        2.346500  
U1537                     AND2X1          gscl45nm        2.346500  
U1538                     AND2X1          gscl45nm        2.346500  
U1539                     AND2X1          gscl45nm        2.346500  
U1540                     AND2X1          gscl45nm        2.346500  
U1541                     AND2X1          gscl45nm        2.346500  
U1542                     AND2X1          gscl45nm        2.346500  
U1543                     AND2X1          gscl45nm        2.346500  
U1544                     AND2X1          gscl45nm        2.346500  
U1545                     AND2X1          gscl45nm        2.346500  
U1546                     AND2X1          gscl45nm        2.346500  
U1547                     AND2X1          gscl45nm        2.346500  
U1548                     AND2X1          gscl45nm        2.346500  
U1549                     AND2X1          gscl45nm        2.346500  
U1550                     AND2X1          gscl45nm        2.346500  
U1551                     AND2X1          gscl45nm        2.346500  
U1552                     AND2X1          gscl45nm        2.346500  
U1553                     AND2X1          gscl45nm        2.346500  
U1554                     AND2X1          gscl45nm        2.346500  
U1555                     AND2X1          gscl45nm        2.346500  
U1556                     INVX1           gscl45nm        1.407900  
U1557                     OR2X1           gscl45nm        2.346500  
U1558                     AND2X1          gscl45nm        2.346500  
U1559                     AND2X1          gscl45nm        2.346500  
U1560                     AND2X1          gscl45nm        2.346500  
U1561                     AND2X1          gscl45nm        2.346500  
U1562                     AND2X1          gscl45nm        2.346500  
U1563                     AND2X1          gscl45nm        2.346500  
U1564                     AND2X1          gscl45nm        2.346500  
U1565                     AND2X1          gscl45nm        2.346500  
U1566                     AND2X1          gscl45nm        2.346500  
U1567                     AND2X1          gscl45nm        2.346500  
U1568                     AND2X1          gscl45nm        2.346500  
U1569                     AND2X1          gscl45nm        2.346500  
U1570                     AND2X1          gscl45nm        2.346500  
U1571                     AND2X1          gscl45nm        2.346500  
U1572                     OR2X1           gscl45nm        2.346500  
U1573                     AND2X1          gscl45nm        2.346500  
U1574                     AND2X1          gscl45nm        2.346500  
U1575                     AND2X1          gscl45nm        2.346500  
U1576                     AND2X1          gscl45nm        2.346500  
U1577                     AND2X1          gscl45nm        2.346500  
U1578                     AND2X1          gscl45nm        2.346500  
U1579                     AND2X1          gscl45nm        2.346500  
U1580                     AND2X1          gscl45nm        2.346500  
U1581                     AND2X1          gscl45nm        2.346500  
U1582                     AND2X1          gscl45nm        2.346500  
U1583                     AND2X1          gscl45nm        2.346500  
U1584                     AND2X1          gscl45nm        2.346500  
U1585                     AND2X1          gscl45nm        2.346500  
U1586                     AND2X1          gscl45nm        2.346500  
U1587                     AND2X1          gscl45nm        2.346500  
U1588                     AND2X1          gscl45nm        2.346500  
U1589                     AND2X1          gscl45nm        2.346500  
U1590                     AND2X1          gscl45nm        2.346500  
U1591                     OR2X1           gscl45nm        2.346500  
U1592                     OR2X1           gscl45nm        2.346500  
U1593                     OR2X1           gscl45nm        2.346500  
U1594                     OR2X1           gscl45nm        2.346500  
U1595                     OR2X1           gscl45nm        2.346500  
U1596                     OR2X1           gscl45nm        2.346500  
U1597                     OR2X1           gscl45nm        2.346500  
U1598                     OR2X1           gscl45nm        2.346500  
U1599                     AND2X1          gscl45nm        2.346500  
U1600                     AND2X1          gscl45nm        2.346500  
U1601                     OR2X1           gscl45nm        2.346500  
U1602                     OR2X1           gscl45nm        2.346500  
U1603                     AND2X1          gscl45nm        2.346500  
U1604                     AND2X1          gscl45nm        2.346500  
U1605                     OR2X1           gscl45nm        2.346500  
U1606                     AND2X1          gscl45nm        2.346500  
U1607                     AND2X1          gscl45nm        2.346500  
U1608                     OR2X1           gscl45nm        2.346500  
U1609                     AND2X1          gscl45nm        2.346500  
U1610                     AND2X1          gscl45nm        2.346500  
U1611                     AND2X1          gscl45nm        2.346500  
U1612                     OR2X1           gscl45nm        2.346500  
U1613                     AND2X1          gscl45nm        2.346500  
U1614                     AND2X1          gscl45nm        2.346500  
U1615                     AND2X1          gscl45nm        2.346500  
U1616                     AND2X1          gscl45nm        2.346500  
U1617                     OR2X1           gscl45nm        2.346500  
U1618                     AND2X1          gscl45nm        2.346500  
U1619                     AND2X1          gscl45nm        2.346500  
U1620                     AND2X1          gscl45nm        2.346500  
U1621                     AND2X1          gscl45nm        2.346500  
U1622                     AND2X1          gscl45nm        2.346500  
U1623                     AND2X1          gscl45nm        2.346500  
U1624                     AND2X1          gscl45nm        2.346500  
U1625                     AND2X1          gscl45nm        2.346500  
U1626                     AND2X1          gscl45nm        2.346500  
U1627                     OR2X1           gscl45nm        2.346500  
U1628                     AND2X1          gscl45nm        2.346500  
U1629                     AND2X1          gscl45nm        2.346500  
U1630                     OR2X1           gscl45nm        2.346500  
U1631                     AND2X1          gscl45nm        2.346500  
U1632                     AND2X1          gscl45nm        2.346500  
U1633                     AND2X1          gscl45nm        2.346500  
U1634                     AND2X1          gscl45nm        2.346500  
U1635                     AND2X1          gscl45nm        2.346500  
U1636                     AND2X1          gscl45nm        2.346500  
U1637                     AND2X1          gscl45nm        2.346500  
U1638                     BUFX2           gscl45nm        2.346500  
U1639                     OR2X1           gscl45nm        2.346500  
U1640                     INVX1           gscl45nm        1.407900  
U1641                     INVX1           gscl45nm        1.407900  
U1642                     INVX1           gscl45nm        1.407900  
U1643                     BUFX2           gscl45nm        2.346500  
U1644                     BUFX2           gscl45nm        2.346500  
U1645                     BUFX2           gscl45nm        2.346500  
U1646                     BUFX2           gscl45nm        2.346500  
U1647                     BUFX2           gscl45nm        2.346500  
U1648                     BUFX2           gscl45nm        2.346500  
U1649                     BUFX2           gscl45nm        2.346500  
U1650                     OR2X1           gscl45nm        2.346500  
U1651                     AND2X1          gscl45nm        2.346500  
U1652                     AND2X1          gscl45nm        2.346500  
U1653                     OR2X1           gscl45nm        2.346500  
U1654                     AND2X1          gscl45nm        2.346500  
U1655                     AND2X1          gscl45nm        2.346500  
U1656                     AND2X1          gscl45nm        2.346500  
U1657                     AND2X1          gscl45nm        2.346500  
U1658                     OR2X1           gscl45nm        2.346500  
U1659                     AND2X1          gscl45nm        2.346500  
U1660                     AND2X1          gscl45nm        2.346500  
U1661                     AND2X1          gscl45nm        2.346500  
U1662                     INVX1           gscl45nm        1.407900  
U1663                     AND2X1          gscl45nm        2.346500  
U1664                     INVX1           gscl45nm        1.407900  
U1665                     AND2X1          gscl45nm        2.346500  
U1666                     OR2X1           gscl45nm        2.346500  
U1667                     AND2X1          gscl45nm        2.346500  
U1668                     OR2X1           gscl45nm        2.346500  
U1669                     OR2X1           gscl45nm        2.346500  
U1670                     OR2X1           gscl45nm        2.346500  
U1671                     OR2X1           gscl45nm        2.346500  
U1672                     OR2X1           gscl45nm        2.346500  
U1673                     OR2X1           gscl45nm        2.346500  
U1674                     OR2X1           gscl45nm        2.346500  
U1675                     OR2X1           gscl45nm        2.346500  
U1676                     OR2X1           gscl45nm        2.346500  
U1677                     OR2X1           gscl45nm        2.346500  
U1678                     OR2X1           gscl45nm        2.346500  
U1679                     OR2X1           gscl45nm        2.346500  
U1680                     OR2X1           gscl45nm        2.346500  
U1681                     OR2X1           gscl45nm        2.346500  
U1682                     OR2X1           gscl45nm        2.346500  
U1683                     OR2X1           gscl45nm        2.346500  
U1684                     OR2X1           gscl45nm        2.346500  
U1685                     OR2X1           gscl45nm        2.346500  
U1686                     OR2X1           gscl45nm        2.346500  
U1687                     OR2X1           gscl45nm        2.346500  
U1688                     OR2X1           gscl45nm        2.346500  
U1689                     OR2X1           gscl45nm        2.346500  
U1690                     OR2X1           gscl45nm        2.346500  
U1691                     OR2X1           gscl45nm        2.346500  
U1692                     OR2X1           gscl45nm        2.346500  
U1693                     OR2X1           gscl45nm        2.346500  
U1694                     OR2X1           gscl45nm        2.346500  
U1695                     OR2X1           gscl45nm        2.346500  
U1696                     OR2X1           gscl45nm        2.346500  
U1697                     OR2X1           gscl45nm        2.346500  
U1698                     INVX1           gscl45nm        1.407900  
U1699                     OR2X1           gscl45nm        2.346500  
U1700                     OR2X1           gscl45nm        2.346500  
U1701                     INVX1           gscl45nm        1.407900  
U1702                     OR2X1           gscl45nm        2.346500  
U1703                     OR2X1           gscl45nm        2.346500  
U1704                     INVX1           gscl45nm        1.407900  
U1705                     OR2X1           gscl45nm        2.346500  
U1706                     OR2X1           gscl45nm        2.346500  
U1707                     OR2X1           gscl45nm        2.346500  
U1708                     AND2X1          gscl45nm        2.346500  
U1709                     AND2X1          gscl45nm        2.346500  
U1710                     AND2X1          gscl45nm        2.346500  
U1711                     AND2X1          gscl45nm        2.346500  
U1712                     BUFX2           gscl45nm        2.346500  
U1713                     BUFX2           gscl45nm        2.346500  
U1714                     BUFX2           gscl45nm        2.346500  
U1715                     BUFX2           gscl45nm        2.346500  
U1716                     BUFX2           gscl45nm        2.346500  
U1717                     BUFX2           gscl45nm        2.346500  
U1718                     BUFX2           gscl45nm        2.346500  
U1719                     BUFX2           gscl45nm        2.346500  
U1720                     BUFX2           gscl45nm        2.346500  
U1721                     BUFX2           gscl45nm        2.346500  
U1722                     BUFX2           gscl45nm        2.346500  
U1723                     BUFX2           gscl45nm        2.346500  
U1724                     BUFX2           gscl45nm        2.346500  
U1725                     INVX1           gscl45nm        1.407900  
U1726                     OR2X1           gscl45nm        2.346500  
U1727                     INVX1           gscl45nm        1.407900  
U1728                     OR2X1           gscl45nm        2.346500  
U1729                     INVX1           gscl45nm        1.407900  
U1730                     OR2X1           gscl45nm        2.346500  
U1731                     INVX1           gscl45nm        1.407900  
U1732                     AND2X1          gscl45nm        2.346500  
U1733                     AND2X1          gscl45nm        2.346500  
U1734                     INVX1           gscl45nm        1.407900  
U1735                     AND2X1          gscl45nm        2.346500  
U1736                     INVX1           gscl45nm        1.407900  
U1737                     AND2X1          gscl45nm        2.346500  
U1738                     INVX1           gscl45nm        1.407900  
U1739                     BUFX2           gscl45nm        2.346500  
U1740                     BUFX2           gscl45nm        2.346500  
U1741                     BUFX2           gscl45nm        2.346500  
U1742                     BUFX2           gscl45nm        2.346500  
U1743                     BUFX2           gscl45nm        2.346500  
U1744                     BUFX2           gscl45nm        2.346500  
U1745                     BUFX2           gscl45nm        2.346500  
U1746                     BUFX2           gscl45nm        2.346500  
U1747                     BUFX2           gscl45nm        2.346500  
U1748                     BUFX2           gscl45nm        2.346500  
U1749                     BUFX2           gscl45nm        2.346500  
U1750                     INVX1           gscl45nm        1.407900  
U1751                     INVX1           gscl45nm        1.407900  
U1752                     OR2X1           gscl45nm        2.346500  
U1753                     INVX1           gscl45nm        1.407900  
U1754                     INVX1           gscl45nm        1.407900  
U1755                     AND2X1          gscl45nm        2.346500  
U1756                     INVX1           gscl45nm        1.407900  
U1757                     INVX1           gscl45nm        1.407900  
U1758                     AND2X1          gscl45nm        2.346500  
U1759                     INVX1           gscl45nm        1.407900  
U1760                     AND2X1          gscl45nm        2.346500  
U1761                     INVX1           gscl45nm        1.407900  
U1762                     AND2X1          gscl45nm        2.346500  
U1763                     INVX1           gscl45nm        1.407900  
U1764                     AND2X1          gscl45nm        2.346500  
U1765                     INVX1           gscl45nm        1.407900  
U1766                     AND2X1          gscl45nm        2.346500  
U1767                     INVX1           gscl45nm        1.407900  
U1768                     AND2X1          gscl45nm        2.346500  
U1769                     INVX1           gscl45nm        1.407900  
U1770                     AND2X1          gscl45nm        2.346500  
U1771                     INVX1           gscl45nm        1.407900  
U1772                     AND2X1          gscl45nm        2.346500  
U1773                     INVX1           gscl45nm        1.407900  
U1774                     AND2X1          gscl45nm        2.346500  
U1775                     BUFX2           gscl45nm        2.346500  
U1776                     BUFX2           gscl45nm        2.346500  
U1777                     BUFX2           gscl45nm        2.346500  
U1778                     BUFX2           gscl45nm        2.346500  
U1779                     BUFX2           gscl45nm        2.346500  
U1780                     BUFX2           gscl45nm        2.346500  
U1781                     BUFX2           gscl45nm        2.346500  
U1782                     BUFX2           gscl45nm        2.346500  
U1783                     BUFX2           gscl45nm        2.346500  
U1784                     BUFX2           gscl45nm        2.346500  
U1785                     BUFX2           gscl45nm        2.346500  
U1786                     BUFX2           gscl45nm        2.346500  
U1787                     BUFX2           gscl45nm        2.346500  
U1788                     BUFX2           gscl45nm        2.346500  
U1789                     BUFX2           gscl45nm        2.346500  
U1790                     BUFX2           gscl45nm        2.346500  
U1791                     BUFX2           gscl45nm        2.346500  
U1792                     BUFX2           gscl45nm        2.346500  
U1793                     BUFX2           gscl45nm        2.346500  
U1794                     BUFX2           gscl45nm        2.346500  
U1795                     BUFX2           gscl45nm        2.346500  
U1796                     BUFX2           gscl45nm        2.346500  
U1797                     BUFX2           gscl45nm        2.346500  
U1798                     BUFX2           gscl45nm        2.346500  
U1799                     BUFX2           gscl45nm        2.346500  
U1800                     BUFX2           gscl45nm        2.346500  
U1801                     BUFX2           gscl45nm        2.346500  
U1802                     BUFX2           gscl45nm        2.346500  
U1803                     BUFX2           gscl45nm        2.346500  
U1804                     BUFX2           gscl45nm        2.346500  
U1805                     BUFX2           gscl45nm        2.346500  
U1806                     BUFX2           gscl45nm        2.346500  
U1807                     BUFX2           gscl45nm        2.346500  
U1808                     BUFX2           gscl45nm        2.346500  
U1809                     BUFX2           gscl45nm        2.346500  
U1810                     BUFX2           gscl45nm        2.346500  
U1811                     BUFX2           gscl45nm        2.346500  
U1812                     BUFX2           gscl45nm        2.346500  
U1813                     BUFX2           gscl45nm        2.346500  
U1814                     INVX1           gscl45nm        1.407900  
U1815                     OR2X1           gscl45nm        2.346500  
U1816                     INVX1           gscl45nm        1.407900  
U1817                     AND2X1          gscl45nm        2.346500  
U1818                     INVX1           gscl45nm        1.407900  
U1819                     OR2X1           gscl45nm        2.346500  
U1820                     INVX1           gscl45nm        1.407900  
U1821                     OR2X1           gscl45nm        2.346500  
U1822                     AND2X1          gscl45nm        2.346500  
U1823                     INVX1           gscl45nm        1.407900  
U1824                     AND2X1          gscl45nm        2.346500  
U1825                     INVX1           gscl45nm        1.407900  
U1826                     AND2X1          gscl45nm        2.346500  
U1827                     INVX1           gscl45nm        1.407900  
U1828                     AND2X1          gscl45nm        2.346500  
U1829                     INVX1           gscl45nm        1.407900  
U1830                     AND2X1          gscl45nm        2.346500  
U1831                     INVX1           gscl45nm        1.407900  
U1832                     AND2X1          gscl45nm        2.346500  
U1833                     INVX1           gscl45nm        1.407900  
U1834                     AND2X1          gscl45nm        2.346500  
U1835                     INVX1           gscl45nm        1.407900  
U1836                     AND2X1          gscl45nm        2.346500  
U1837                     INVX1           gscl45nm        1.407900  
U1838                     AND2X1          gscl45nm        2.346500  
U1839                     INVX1           gscl45nm        1.407900  
U1840                     AND2X1          gscl45nm        2.346500  
U1841                     INVX1           gscl45nm        1.407900  
U1842                     AND2X1          gscl45nm        2.346500  
U1843                     INVX1           gscl45nm        1.407900  
U1844                     AND2X1          gscl45nm        2.346500  
U1845                     INVX1           gscl45nm        1.407900  
U1846                     AND2X1          gscl45nm        2.346500  
U1847                     INVX1           gscl45nm        1.407900  
U1848                     AND2X1          gscl45nm        2.346500  
U1849                     INVX1           gscl45nm        1.407900  
U1850                     AND2X1          gscl45nm        2.346500  
U1851                     INVX1           gscl45nm        1.407900  
U1852                     AND2X1          gscl45nm        2.346500  
U1853                     INVX1           gscl45nm        1.407900  
U1854                     AND2X1          gscl45nm        2.346500  
U1855                     INVX1           gscl45nm        1.407900  
U1856                     AND2X1          gscl45nm        2.346500  
U1857                     INVX1           gscl45nm        1.407900  
U1858                     AND2X1          gscl45nm        2.346500  
U1859                     INVX1           gscl45nm        1.407900  
U1860                     AND2X1          gscl45nm        2.346500  
U1861                     INVX1           gscl45nm        1.407900  
U1862                     AND2X1          gscl45nm        2.346500  
U1863                     INVX1           gscl45nm        1.407900  
U1864                     AND2X1          gscl45nm        2.346500  
U1865                     INVX1           gscl45nm        1.407900  
U1866                     AND2X1          gscl45nm        2.346500  
U1867                     INVX1           gscl45nm        1.407900  
U1868                     AND2X1          gscl45nm        2.346500  
U1869                     INVX1           gscl45nm        1.407900  
U1870                     AND2X1          gscl45nm        2.346500  
U1871                     INVX1           gscl45nm        1.407900  
U1872                     AND2X1          gscl45nm        2.346500  
U1873                     INVX1           gscl45nm        1.407900  
U1874                     AND2X1          gscl45nm        2.346500  
U1875                     INVX1           gscl45nm        1.407900  
U1876                     AND2X1          gscl45nm        2.346500  
U1877                     INVX1           gscl45nm        1.407900  
U1878                     AND2X1          gscl45nm        2.346500  
U1879                     INVX1           gscl45nm        1.407900  
U1880                     AND2X1          gscl45nm        2.346500  
U1881                     INVX1           gscl45nm        1.407900  
U1882                     AND2X1          gscl45nm        2.346500  
U1883                     INVX1           gscl45nm        1.407900  
U1884                     AND2X1          gscl45nm        2.346500  
U1885                     INVX1           gscl45nm        1.407900  
U1886                     AND2X1          gscl45nm        2.346500  
U1887                     INVX1           gscl45nm        1.407900  
U1888                     AND2X1          gscl45nm        2.346500  
U1889                     INVX1           gscl45nm        1.407900  
U1890                     AND2X1          gscl45nm        2.346500  
U1891                     INVX1           gscl45nm        1.407900  
U1892                     AND2X1          gscl45nm        2.346500  
U1893                     INVX1           gscl45nm        1.407900  
U1894                     AND2X1          gscl45nm        2.346500  
U1895                     INVX1           gscl45nm        1.407900  
U1896                     AND2X1          gscl45nm        2.346500  
U1897                     INVX1           gscl45nm        1.407900  
U1898                     AND2X1          gscl45nm        2.346500  
U1899                     INVX1           gscl45nm        1.407900  
U1900                     AND2X1          gscl45nm        2.346500  
U1901                     INVX1           gscl45nm        1.407900  
U1902                     AND2X1          gscl45nm        2.346500  
U1903                     INVX1           gscl45nm        1.407900  
U1904                     AND2X1          gscl45nm        2.346500  
U1905                     INVX1           gscl45nm        1.407900  
U1906                     AND2X1          gscl45nm        2.346500  
U1907                     INVX1           gscl45nm        1.407900  
U1908                     AND2X1          gscl45nm        2.346500  
U1909                     INVX1           gscl45nm        1.407900  
U1910                     AND2X1          gscl45nm        2.346500  
U1911                     INVX1           gscl45nm        1.407900  
U1912                     AND2X1          gscl45nm        2.346500  
U1913                     INVX1           gscl45nm        1.407900  
U1914                     AND2X1          gscl45nm        2.346500  
U1915                     INVX1           gscl45nm        1.407900  
U1916                     AND2X1          gscl45nm        2.346500  
U1917                     INVX1           gscl45nm        1.407900  
U1918                     AND2X1          gscl45nm        2.346500  
U1919                     INVX1           gscl45nm        1.407900  
U1920                     AND2X1          gscl45nm        2.346500  
U1921                     INVX1           gscl45nm        1.407900  
U1922                     AND2X1          gscl45nm        2.346500  
U1923                     INVX1           gscl45nm        1.407900  
U1924                     AND2X1          gscl45nm        2.346500  
U1925                     INVX1           gscl45nm        1.407900  
U1926                     AND2X1          gscl45nm        2.346500  
U1927                     INVX1           gscl45nm        1.407900  
U1928                     AND2X1          gscl45nm        2.346500  
U1929                     INVX1           gscl45nm        1.407900  
U1930                     AND2X1          gscl45nm        2.346500  
U1931                     INVX1           gscl45nm        1.407900  
U1932                     AND2X1          gscl45nm        2.346500  
U1933                     INVX1           gscl45nm        1.407900  
U1934                     AND2X1          gscl45nm        2.346500  
U1935                     INVX1           gscl45nm        1.407900  
U1936                     AND2X1          gscl45nm        2.346500  
U1937                     INVX1           gscl45nm        1.407900  
U1938                     AND2X1          gscl45nm        2.346500  
U1939                     INVX1           gscl45nm        1.407900  
U1940                     AND2X1          gscl45nm        2.346500  
U1941                     INVX1           gscl45nm        1.407900  
U1942                     AND2X1          gscl45nm        2.346500  
U1943                     INVX1           gscl45nm        1.407900  
U1944                     AND2X1          gscl45nm        2.346500  
U1945                     INVX1           gscl45nm        1.407900  
U1946                     AND2X1          gscl45nm        2.346500  
U1947                     INVX1           gscl45nm        1.407900  
U1948                     AND2X1          gscl45nm        2.346500  
U1949                     INVX1           gscl45nm        1.407900  
U1950                     AND2X1          gscl45nm        2.346500  
U1951                     INVX1           gscl45nm        1.407900  
U1952                     AND2X1          gscl45nm        2.346500  
U1953                     INVX1           gscl45nm        1.407900  
U1954                     AND2X1          gscl45nm        2.346500  
U1955                     INVX1           gscl45nm        1.407900  
U1956                     AND2X1          gscl45nm        2.346500  
U1957                     INVX1           gscl45nm        1.407900  
U1958                     AND2X1          gscl45nm        2.346500  
U1959                     INVX1           gscl45nm        1.407900  
U1960                     AND2X1          gscl45nm        2.346500  
U1961                     INVX1           gscl45nm        1.407900  
U1962                     AND2X1          gscl45nm        2.346500  
U1963                     INVX1           gscl45nm        1.407900  
U1964                     AND2X1          gscl45nm        2.346500  
U1965                     INVX1           gscl45nm        1.407900  
U1966                     AND2X1          gscl45nm        2.346500  
U1967                     INVX1           gscl45nm        1.407900  
U1968                     AND2X1          gscl45nm        2.346500  
U1969                     INVX1           gscl45nm        1.407900  
U1970                     AND2X1          gscl45nm        2.346500  
U1971                     INVX1           gscl45nm        1.407900  
U1972                     AND2X1          gscl45nm        2.346500  
U1973                     INVX1           gscl45nm        1.407900  
U1974                     AND2X1          gscl45nm        2.346500  
U1975                     INVX1           gscl45nm        1.407900  
U1976                     AND2X1          gscl45nm        2.346500  
U1977                     INVX1           gscl45nm        1.407900  
U1978                     AND2X1          gscl45nm        2.346500  
U1979                     INVX1           gscl45nm        1.407900  
U1980                     AND2X1          gscl45nm        2.346500  
U1981                     INVX1           gscl45nm        1.407900  
U1982                     AND2X1          gscl45nm        2.346500  
U1983                     INVX1           gscl45nm        1.407900  
U1984                     AND2X1          gscl45nm        2.346500  
U1985                     INVX1           gscl45nm        1.407900  
U1986                     AND2X1          gscl45nm        2.346500  
U1987                     INVX1           gscl45nm        1.407900  
U1988                     AND2X1          gscl45nm        2.346500  
U1989                     INVX1           gscl45nm        1.407900  
U1990                     AND2X1          gscl45nm        2.346500  
U1991                     INVX1           gscl45nm        1.407900  
U1992                     AND2X1          gscl45nm        2.346500  
U1993                     INVX1           gscl45nm        1.407900  
U1994                     AND2X1          gscl45nm        2.346500  
U1995                     INVX1           gscl45nm        1.407900  
U1996                     AND2X1          gscl45nm        2.346500  
U1997                     INVX1           gscl45nm        1.407900  
U1998                     AND2X1          gscl45nm        2.346500  
U1999                     INVX1           gscl45nm        1.407900  
U2000                     AND2X1          gscl45nm        2.346500  
U2001                     INVX1           gscl45nm        1.407900  
U2002                     AND2X1          gscl45nm        2.346500  
U2003                     INVX1           gscl45nm        1.407900  
U2004                     AND2X1          gscl45nm        2.346500  
U2005                     INVX1           gscl45nm        1.407900  
U2006                     AND2X1          gscl45nm        2.346500  
U2007                     INVX1           gscl45nm        1.407900  
U2008                     AND2X1          gscl45nm        2.346500  
U2009                     INVX1           gscl45nm        1.407900  
U2010                     AND2X1          gscl45nm        2.346500  
U2011                     INVX1           gscl45nm        1.407900  
U2012                     AND2X1          gscl45nm        2.346500  
U2013                     INVX1           gscl45nm        1.407900  
U2014                     AND2X1          gscl45nm        2.346500  
U2015                     INVX1           gscl45nm        1.407900  
U2016                     AND2X1          gscl45nm        2.346500  
U2017                     INVX1           gscl45nm        1.407900  
U2018                     AND2X1          gscl45nm        2.346500  
U2019                     INVX1           gscl45nm        1.407900  
U2020                     AND2X1          gscl45nm        2.346500  
U2021                     INVX1           gscl45nm        1.407900  
U2022                     AND2X1          gscl45nm        2.346500  
U2023                     INVX1           gscl45nm        1.407900  
U2024                     AND2X1          gscl45nm        2.346500  
U2025                     INVX1           gscl45nm        1.407900  
U2026                     AND2X1          gscl45nm        2.346500  
U2027                     INVX1           gscl45nm        1.407900  
U2028                     AND2X1          gscl45nm        2.346500  
U2029                     INVX1           gscl45nm        1.407900  
U2030                     AND2X1          gscl45nm        2.346500  
U2031                     INVX1           gscl45nm        1.407900  
U2032                     AND2X1          gscl45nm        2.346500  
U2033                     INVX1           gscl45nm        1.407900  
U2034                     AND2X1          gscl45nm        2.346500  
U2035                     INVX1           gscl45nm        1.407900  
U2036                     AND2X1          gscl45nm        2.346500  
U2037                     INVX1           gscl45nm        1.407900  
U2038                     AND2X1          gscl45nm        2.346500  
U2039                     INVX1           gscl45nm        1.407900  
U2040                     AND2X1          gscl45nm        2.346500  
U2041                     INVX1           gscl45nm        1.407900  
U2042                     AND2X1          gscl45nm        2.346500  
U2043                     INVX1           gscl45nm        1.407900  
U2044                     AND2X1          gscl45nm        2.346500  
U2045                     INVX1           gscl45nm        1.407900  
U2046                     AND2X1          gscl45nm        2.346500  
U2047                     INVX1           gscl45nm        1.407900  
U2048                     AND2X1          gscl45nm        2.346500  
U2049                     INVX1           gscl45nm        1.407900  
U2050                     AND2X1          gscl45nm        2.346500  
U2051                     INVX1           gscl45nm        1.407900  
U2052                     INVX1           gscl45nm        1.407900  
U2053                     AND2X1          gscl45nm        2.346500  
U2054                     INVX1           gscl45nm        1.407900  
U2055                     AND2X1          gscl45nm        2.346500  
U2056                     INVX1           gscl45nm        1.407900  
U2057                     AND2X1          gscl45nm        2.346500  
U2058                     AND2X1          gscl45nm        2.346500  
U2059                     INVX1           gscl45nm        1.407900  
U2060                     BUFX2           gscl45nm        2.346500  
U2061                     BUFX2           gscl45nm        2.346500  
U2062                     BUFX2           gscl45nm        2.346500  
U2063                     BUFX2           gscl45nm        2.346500  
U2064                     BUFX2           gscl45nm        2.346500  
U2065                     BUFX2           gscl45nm        2.346500  
U2066                     BUFX2           gscl45nm        2.346500  
U2067                     BUFX2           gscl45nm        2.346500  
U2068                     BUFX2           gscl45nm        2.346500  
U2069                     BUFX2           gscl45nm        2.346500  
U2070                     BUFX2           gscl45nm        2.346500  
U2071                     BUFX2           gscl45nm        2.346500  
U2072                     BUFX2           gscl45nm        2.346500  
U2073                     BUFX2           gscl45nm        2.346500  
U2074                     BUFX2           gscl45nm        2.346500  
U2075                     BUFX2           gscl45nm        2.346500  
U2076                     BUFX2           gscl45nm        2.346500  
U2077                     BUFX2           gscl45nm        2.346500  
U2078                     BUFX2           gscl45nm        2.346500  
U2079                     BUFX2           gscl45nm        2.346500  
U2080                     INVX1           gscl45nm        1.407900  
U2081                     AND2X1          gscl45nm        2.346500  
U2082                     INVX1           gscl45nm        1.407900  
U2083                     AND2X1          gscl45nm        2.346500  
U2084                     INVX1           gscl45nm        1.407900  
U2085                     AND2X1          gscl45nm        2.346500  
U2086                     INVX1           gscl45nm        1.407900  
U2087                     AND2X1          gscl45nm        2.346500  
U2088                     INVX1           gscl45nm        1.407900  
U2089                     AND2X1          gscl45nm        2.346500  
U2090                     BUFX2           gscl45nm        2.346500  
U2091                     BUFX2           gscl45nm        2.346500  
U2092                     BUFX2           gscl45nm        2.346500  
U2093                     BUFX2           gscl45nm        2.346500  
U2094                     BUFX2           gscl45nm        2.346500  
U2095                     BUFX2           gscl45nm        2.346500  
U2096                     BUFX2           gscl45nm        2.346500  
U2097                     BUFX2           gscl45nm        2.346500  
U2098                     BUFX2           gscl45nm        2.346500  
U2099                     BUFX2           gscl45nm        2.346500  
U2100                     BUFX2           gscl45nm        2.346500  
U2101                     BUFX2           gscl45nm        2.346500  
U2102                     BUFX2           gscl45nm        2.346500  
U2103                     BUFX2           gscl45nm        2.346500  
U2104                     BUFX2           gscl45nm        2.346500  
U2105                     INVX1           gscl45nm        1.407900  
U2106                     AND2X1          gscl45nm        2.346500  
U2107                     INVX1           gscl45nm        1.407900  
U2108                     AND2X1          gscl45nm        2.346500  
U2109                     INVX1           gscl45nm        1.407900  
U2110                     AND2X1          gscl45nm        2.346500  
U2111                     INVX1           gscl45nm        1.407900  
U2112                     AND2X1          gscl45nm        2.346500  
U2113                     INVX1           gscl45nm        1.407900  
U2114                     AND2X1          gscl45nm        2.346500  
U2115                     AND2X2          gscl45nm        2.815800  
U2116                     INVX1           gscl45nm        1.407900  
U2117                     INVX1           gscl45nm        1.407900  
U2118                     AND2X1          gscl45nm        2.346500  
U2119                     INVX1           gscl45nm        1.407900  
U2120                     AND2X1          gscl45nm        2.346500  
U2121                     AND2X2          gscl45nm        2.815800  
U2122                     INVX1           gscl45nm        1.407900  
U2123                     INVX1           gscl45nm        1.407900  
U2124                     AND2X1          gscl45nm        2.346500  
U2125                     INVX1           gscl45nm        1.407900  
U2126                     AND2X1          gscl45nm        2.346500  
U2127                     AND2X2          gscl45nm        2.815800  
U2128                     INVX1           gscl45nm        1.407900  
U2129                     INVX1           gscl45nm        1.407900  
U2130                     AND2X1          gscl45nm        2.346500  
U2131                     INVX1           gscl45nm        1.407900  
U2132                     AND2X1          gscl45nm        2.346500  
U2133                     AND2X2          gscl45nm        2.815800  
U2134                     INVX1           gscl45nm        1.407900  
U2135                     INVX1           gscl45nm        1.407900  
U2136                     AND2X1          gscl45nm        2.346500  
U2137                     INVX1           gscl45nm        1.407900  
U2138                     AND2X1          gscl45nm        2.346500  
U2139                     AND2X2          gscl45nm        2.815800  
U2140                     INVX1           gscl45nm        1.407900  
U2141                     INVX1           gscl45nm        1.407900  
U2142                     AND2X1          gscl45nm        2.346500  
U2143                     INVX1           gscl45nm        1.407900  
U2144                     AND2X1          gscl45nm        2.346500  
U2145                     INVX1           gscl45nm        1.407900  
U2146                     AND2X1          gscl45nm        2.346500  
U2147                     INVX1           gscl45nm        1.407900  
U2148                     AND2X1          gscl45nm        2.346500  
U2149                     AND2X2          gscl45nm        2.815800  
U2150                     INVX1           gscl45nm        1.407900  
U2151                     INVX1           gscl45nm        1.407900  
U2152                     AND2X1          gscl45nm        2.346500  
U2153                     INVX1           gscl45nm        1.407900  
U2154                     AND2X1          gscl45nm        2.346500  
U2155                     INVX1           gscl45nm        1.407900  
U2156                     AND2X1          gscl45nm        2.346500  
U2157                     INVX1           gscl45nm        1.407900  
U2158                     AND2X1          gscl45nm        2.346500  
U2159                     AND2X2          gscl45nm        2.815800  
U2160                     INVX1           gscl45nm        1.407900  
U2161                     INVX1           gscl45nm        1.407900  
U2162                     AND2X1          gscl45nm        2.346500  
U2163                     INVX1           gscl45nm        1.407900  
U2164                     AND2X1          gscl45nm        2.346500  
U2165                     INVX1           gscl45nm        1.407900  
U2166                     AND2X1          gscl45nm        2.346500  
U2167                     INVX1           gscl45nm        1.407900  
U2168                     AND2X1          gscl45nm        2.346500  
U2169                     INVX1           gscl45nm        1.407900  
U2170                     AND2X1          gscl45nm        2.346500  
U2171                     AND2X2          gscl45nm        2.815800  
U2172                     INVX1           gscl45nm        1.407900  
U2173                     INVX1           gscl45nm        1.407900  
U2174                     AND2X1          gscl45nm        2.346500  
U2175                     AND2X2          gscl45nm        2.815800  
U2176                     INVX1           gscl45nm        1.407900  
U2177                     INVX1           gscl45nm        1.407900  
U2178                     AND2X1          gscl45nm        2.346500  
U2179                     INVX1           gscl45nm        1.407900  
U2180                     AND2X1          gscl45nm        2.346500  
U2181                     INVX1           gscl45nm        1.407900  
U2182                     AND2X1          gscl45nm        2.346500  
U2183                     INVX1           gscl45nm        1.407900  
U2184                     AND2X1          gscl45nm        2.346500  
U2185                     AND2X2          gscl45nm        2.815800  
U2186                     INVX1           gscl45nm        1.407900  
U2187                     INVX1           gscl45nm        1.407900  
U2188                     AND2X1          gscl45nm        2.346500  
U2189                     INVX1           gscl45nm        1.407900  
U2190                     AND2X1          gscl45nm        2.346500  
U2191                     AND2X2          gscl45nm        2.815800  
U2192                     INVX1           gscl45nm        1.407900  
U2193                     INVX1           gscl45nm        1.407900  
U2194                     AND2X1          gscl45nm        2.346500  
U2195                     AND2X2          gscl45nm        2.815800  
U2196                     INVX1           gscl45nm        1.407900  
U2197                     INVX1           gscl45nm        1.407900  
U2198                     AND2X1          gscl45nm        2.346500  
U2199                     INVX1           gscl45nm        1.407900  
U2200                     AND2X1          gscl45nm        2.346500  
U2201                     AND2X2          gscl45nm        2.815800  
U2202                     INVX1           gscl45nm        1.407900  
U2203                     INVX1           gscl45nm        1.407900  
U2204                     AND2X1          gscl45nm        2.346500  
U2205                     INVX1           gscl45nm        1.407900  
U2206                     AND2X1          gscl45nm        2.346500  
U2207                     INVX1           gscl45nm        1.407900  
U2208                     AND2X1          gscl45nm        2.346500  
U2209                     AND2X2          gscl45nm        2.815800  
U2210                     INVX1           gscl45nm        1.407900  
U2211                     INVX1           gscl45nm        1.407900  
U2212                     AND2X1          gscl45nm        2.346500  
U2213                     INVX1           gscl45nm        1.407900  
U2214                     AND2X1          gscl45nm        2.346500  
U2215                     INVX1           gscl45nm        1.407900  
U2216                     AND2X1          gscl45nm        2.346500  
U2217                     AND2X2          gscl45nm        2.815800  
U2218                     INVX1           gscl45nm        1.407900  
U2219                     INVX1           gscl45nm        1.407900  
U2220                     AND2X1          gscl45nm        2.346500  
U2221                     INVX1           gscl45nm        1.407900  
U2222                     AND2X1          gscl45nm        2.346500  
U2223                     AND2X2          gscl45nm        2.815800  
U2224                     INVX1           gscl45nm        1.407900  
U2225                     INVX1           gscl45nm        1.407900  
U2226                     AND2X1          gscl45nm        2.346500  
U2227                     INVX1           gscl45nm        1.407900  
U2228                     AND2X1          gscl45nm        2.346500  
U2229                     INVX1           gscl45nm        1.407900  
U2230                     AND2X1          gscl45nm        2.346500  
U2231                     INVX1           gscl45nm        1.407900  
U2232                     AND2X1          gscl45nm        2.346500  
U2233                     INVX1           gscl45nm        1.407900  
U2234                     AND2X1          gscl45nm        2.346500  
U2235                     INVX1           gscl45nm        1.407900  
U2236                     AND2X1          gscl45nm        2.346500  
U2237                     INVX1           gscl45nm        1.407900  
U2238                     AND2X1          gscl45nm        2.346500  
U2239                     INVX1           gscl45nm        1.407900  
U2240                     AND2X1          gscl45nm        2.346500  
U2241                     INVX1           gscl45nm        1.407900  
U2242                     AND2X1          gscl45nm        2.346500  
U2243                     INVX1           gscl45nm        1.407900  
U2244                     AND2X1          gscl45nm        2.346500  
U2245                     INVX1           gscl45nm        1.407900  
U2246                     AND2X1          gscl45nm        2.346500  
U2247                     INVX1           gscl45nm        1.407900  
U2248                     AND2X1          gscl45nm        2.346500  
U2249                     INVX1           gscl45nm        1.407900  
U2250                     AND2X1          gscl45nm        2.346500  
U2251                     INVX1           gscl45nm        1.407900  
U2252                     AND2X1          gscl45nm        2.346500  
U2253                     INVX1           gscl45nm        1.407900  
U2254                     AND2X1          gscl45nm        2.346500  
U2255                     INVX1           gscl45nm        1.407900  
U2256                     AND2X1          gscl45nm        2.346500  
U2257                     INVX1           gscl45nm        1.407900  
U2258                     AND2X1          gscl45nm        2.346500  
U2259                     INVX1           gscl45nm        1.407900  
U2260                     AND2X1          gscl45nm        2.346500  
U2261                     INVX1           gscl45nm        1.407900  
U2262                     AND2X1          gscl45nm        2.346500  
U2263                     INVX1           gscl45nm        1.407900  
U2264                     AND2X1          gscl45nm        2.346500  
U2265                     INVX1           gscl45nm        1.407900  
U2266                     AND2X1          gscl45nm        2.346500  
U2267                     INVX1           gscl45nm        1.407900  
U2268                     AND2X1          gscl45nm        2.346500  
U2269                     INVX1           gscl45nm        1.407900  
U2270                     AND2X1          gscl45nm        2.346500  
U2271                     INVX1           gscl45nm        1.407900  
U2272                     AND2X1          gscl45nm        2.346500  
U2273                     INVX1           gscl45nm        1.407900  
U2274                     AND2X1          gscl45nm        2.346500  
U2275                     INVX1           gscl45nm        1.407900  
U2276                     AND2X1          gscl45nm        2.346500  
U2277                     INVX1           gscl45nm        1.407900  
U2278                     AND2X1          gscl45nm        2.346500  
U2279                     INVX1           gscl45nm        1.407900  
U2280                     AND2X1          gscl45nm        2.346500  
U2281                     INVX1           gscl45nm        1.407900  
U2282                     AND2X1          gscl45nm        2.346500  
U2283                     INVX1           gscl45nm        1.407900  
U2284                     AND2X1          gscl45nm        2.346500  
U2285                     INVX1           gscl45nm        1.407900  
U2286                     AND2X1          gscl45nm        2.346500  
U2287                     INVX1           gscl45nm        1.407900  
U2288                     AND2X1          gscl45nm        2.346500  
U2289                     INVX1           gscl45nm        1.407900  
U2290                     AND2X1          gscl45nm        2.346500  
U2291                     INVX1           gscl45nm        1.407900  
U2292                     AND2X1          gscl45nm        2.346500  
U2293                     INVX1           gscl45nm        1.407900  
U2294                     AND2X1          gscl45nm        2.346500  
U2295                     INVX1           gscl45nm        1.407900  
U2296                     AND2X1          gscl45nm        2.346500  
U2297                     INVX1           gscl45nm        1.407900  
U2298                     AND2X1          gscl45nm        2.346500  
U2299                     INVX1           gscl45nm        1.407900  
U2300                     AND2X1          gscl45nm        2.346500  
U2301                     INVX1           gscl45nm        1.407900  
U2302                     AND2X1          gscl45nm        2.346500  
U2303                     INVX1           gscl45nm        1.407900  
U2304                     AND2X1          gscl45nm        2.346500  
U2305                     INVX1           gscl45nm        1.407900  
U2306                     AND2X1          gscl45nm        2.346500  
U2307                     INVX1           gscl45nm        1.407900  
U2308                     AND2X1          gscl45nm        2.346500  
U2309                     INVX1           gscl45nm        1.407900  
U2310                     AND2X1          gscl45nm        2.346500  
U2311                     INVX1           gscl45nm        1.407900  
U2312                     AND2X1          gscl45nm        2.346500  
U2313                     INVX1           gscl45nm        1.407900  
U2314                     AND2X1          gscl45nm        2.346500  
U2315                     INVX1           gscl45nm        1.407900  
U2316                     AND2X1          gscl45nm        2.346500  
U2317                     INVX1           gscl45nm        1.407900  
U2318                     AND2X1          gscl45nm        2.346500  
U2319                     INVX1           gscl45nm        1.407900  
U2320                     AND2X1          gscl45nm        2.346500  
U2321                     INVX1           gscl45nm        1.407900  
U2322                     AND2X1          gscl45nm        2.346500  
U2323                     INVX1           gscl45nm        1.407900  
U2324                     AND2X1          gscl45nm        2.346500  
U2325                     INVX1           gscl45nm        1.407900  
U2326                     AND2X1          gscl45nm        2.346500  
U2327                     INVX1           gscl45nm        1.407900  
U2328                     AND2X1          gscl45nm        2.346500  
U2329                     INVX1           gscl45nm        1.407900  
U2330                     AND2X1          gscl45nm        2.346500  
U2331                     INVX1           gscl45nm        1.407900  
U2332                     AND2X1          gscl45nm        2.346500  
U2333                     BUFX2           gscl45nm        2.346500  
U2334                     BUFX2           gscl45nm        2.346500  
U2335                     BUFX2           gscl45nm        2.346500  
U2336                     BUFX2           gscl45nm        2.346500  
U2337                     BUFX2           gscl45nm        2.346500  
U2338                     BUFX2           gscl45nm        2.346500  
U2339                     BUFX2           gscl45nm        2.346500  
U2340                     BUFX2           gscl45nm        2.346500  
U2341                     BUFX2           gscl45nm        2.346500  
U2342                     BUFX2           gscl45nm        2.346500  
U2343                     BUFX2           gscl45nm        2.346500  
U2344                     BUFX2           gscl45nm        2.346500  
U2345                     BUFX2           gscl45nm        2.346500  
U2346                     BUFX2           gscl45nm        2.346500  
U2347                     BUFX2           gscl45nm        2.346500  
U2348                     BUFX2           gscl45nm        2.346500  
U2349                     BUFX2           gscl45nm        2.346500  
U2350                     BUFX2           gscl45nm        2.346500  
U2351                     BUFX2           gscl45nm        2.346500  
U2352                     BUFX2           gscl45nm        2.346500  
U2353                     BUFX2           gscl45nm        2.346500  
U2354                     BUFX2           gscl45nm        2.346500  
U2355                     BUFX2           gscl45nm        2.346500  
U2356                     BUFX2           gscl45nm        2.346500  
U2357                     BUFX2           gscl45nm        2.346500  
U2358                     BUFX2           gscl45nm        2.346500  
U2359                     BUFX2           gscl45nm        2.346500  
U2360                     BUFX2           gscl45nm        2.346500  
U2361                     BUFX2           gscl45nm        2.346500  
U2362                     BUFX2           gscl45nm        2.346500  
U2363                     BUFX2           gscl45nm        2.346500  
U2364                     BUFX2           gscl45nm        2.346500  
U2365                     BUFX2           gscl45nm        2.346500  
U2366                     BUFX2           gscl45nm        2.346500  
U2367                     BUFX2           gscl45nm        2.346500  
U2368                     BUFX2           gscl45nm        2.346500  
U2369                     BUFX2           gscl45nm        2.346500  
U2370                     BUFX2           gscl45nm        2.346500  
U2371                     INVX1           gscl45nm        1.407900  
U2372                     INVX1           gscl45nm        1.407900  
U2373                     BUFX2           gscl45nm        2.346500  
U2374                     BUFX2           gscl45nm        2.346500  
U2375                     BUFX2           gscl45nm        2.346500  
U2376                     AND2X1          gscl45nm        2.346500  
U2377                     INVX1           gscl45nm        1.407900  
U2378                     AND2X1          gscl45nm        2.346500  
U2379                     INVX1           gscl45nm        1.407900  
U2380                     BUFX2           gscl45nm        2.346500  
U2381                     INVX1           gscl45nm        1.407900  
U2382                     OR2X1           gscl45nm        2.346500  
U2383                     INVX1           gscl45nm        1.407900  
U2384                     OR2X1           gscl45nm        2.346500  
U2385                     INVX1           gscl45nm        1.407900  
U2386                     OR2X1           gscl45nm        2.346500  
U2387                     INVX1           gscl45nm        1.407900  
U2388                     OR2X1           gscl45nm        2.346500  
U2389                     BUFX2           gscl45nm        2.346500  
U2390                     BUFX2           gscl45nm        2.346500  
U2391                     BUFX2           gscl45nm        2.346500  
U2392                     OR2X1           gscl45nm        2.346500  
U2393                     INVX1           gscl45nm        1.407900  
U2394                     OR2X1           gscl45nm        2.346500  
U2395                     INVX1           gscl45nm        1.407900  
U2396                     INVX1           gscl45nm        1.407900  
U2397                     OR2X1           gscl45nm        2.346500  
U2398                     INVX1           gscl45nm        1.407900  
U2399                     OR2X1           gscl45nm        2.346500  
U2400                     INVX1           gscl45nm        1.407900  
U2401                     OR2X1           gscl45nm        2.346500  
U2402                     INVX1           gscl45nm        1.407900  
U2403                     AND2X1          gscl45nm        2.346500  
U2404                     BUFX2           gscl45nm        2.346500  
U2405                     BUFX2           gscl45nm        2.346500  
U2406                     BUFX2           gscl45nm        2.346500  
U2407                     BUFX2           gscl45nm        2.346500  
U2408                     BUFX2           gscl45nm        2.346500  
U2409                     BUFX2           gscl45nm        2.346500  
U2410                     BUFX2           gscl45nm        2.346500  
U2411                     BUFX2           gscl45nm        2.346500  
U2412                     BUFX2           gscl45nm        2.346500  
U2413                     BUFX2           gscl45nm        2.346500  
U2414                     BUFX2           gscl45nm        2.346500  
U2415                     BUFX2           gscl45nm        2.346500  
U2416                     BUFX2           gscl45nm        2.346500  
U2417                     BUFX2           gscl45nm        2.346500  
U2418                     BUFX2           gscl45nm        2.346500  
U2419                     BUFX2           gscl45nm        2.346500  
U2420                     BUFX2           gscl45nm        2.346500  
U2421                     BUFX2           gscl45nm        2.346500  
U2422                     BUFX2           gscl45nm        2.346500  
U2423                     BUFX2           gscl45nm        2.346500  
U2424                     BUFX2           gscl45nm        2.346500  
U2425                     BUFX2           gscl45nm        2.346500  
U2426                     BUFX2           gscl45nm        2.346500  
U2427                     BUFX2           gscl45nm        2.346500  
U2428                     BUFX2           gscl45nm        2.346500  
U2429                     BUFX2           gscl45nm        2.346500  
U2430                     INVX1           gscl45nm        1.407900  
U2431                     INVX1           gscl45nm        1.407900  
U2432                     INVX1           gscl45nm        1.407900  
U2433                     INVX1           gscl45nm        1.407900  
U2434                     INVX1           gscl45nm        1.407900  
U2435                     BUFX2           gscl45nm        2.346500  
U2436                     BUFX2           gscl45nm        2.346500  
U2437                     BUFX2           gscl45nm        2.346500  
U2438                     BUFX2           gscl45nm        2.346500  
U2439                     BUFX2           gscl45nm        2.346500  
U2440                     BUFX2           gscl45nm        2.346500  
U2441                     BUFX2           gscl45nm        2.346500  
U2442                     BUFX2           gscl45nm        2.346500  
U2443                     BUFX2           gscl45nm        2.346500  
U2444                     BUFX2           gscl45nm        2.346500  
U2445                     BUFX2           gscl45nm        2.346500  
U2446                     BUFX2           gscl45nm        2.346500  
U2447                     BUFX2           gscl45nm        2.346500  
U2448                     BUFX2           gscl45nm        2.346500  
U2449                     BUFX2           gscl45nm        2.346500  
U2450                     BUFX2           gscl45nm        2.346500  
U2451                     BUFX2           gscl45nm        2.346500  
U2452                     BUFX2           gscl45nm        2.346500  
U2453                     BUFX2           gscl45nm        2.346500  
U2454                     BUFX2           gscl45nm        2.346500  
U2455                     BUFX2           gscl45nm        2.346500  
U2456                     BUFX2           gscl45nm        2.346500  
U2457                     BUFX2           gscl45nm        2.346500  
U2458                     BUFX2           gscl45nm        2.346500  
U2459                     BUFX2           gscl45nm        2.346500  
U2460                     BUFX2           gscl45nm        2.346500  
U2461                     BUFX2           gscl45nm        2.346500  
U2462                     BUFX2           gscl45nm        2.346500  
U2463                     BUFX2           gscl45nm        2.346500  
U2464                     BUFX2           gscl45nm        2.346500  
U2465                     BUFX2           gscl45nm        2.346500  
U2466                     BUFX2           gscl45nm        2.346500  
U2467                     BUFX2           gscl45nm        2.346500  
U2468                     BUFX2           gscl45nm        2.346500  
U2469                     BUFX2           gscl45nm        2.346500  
U2470                     BUFX2           gscl45nm        2.346500  
U2471                     BUFX2           gscl45nm        2.346500  
U2472                     BUFX2           gscl45nm        2.346500  
U2473                     BUFX2           gscl45nm        2.346500  
U2474                     BUFX2           gscl45nm        2.346500  
U2475                     BUFX2           gscl45nm        2.346500  
U2476                     BUFX2           gscl45nm        2.346500  
U2477                     BUFX2           gscl45nm        2.346500  
U2478                     BUFX2           gscl45nm        2.346500  
U2479                     BUFX2           gscl45nm        2.346500  
U2480                     BUFX2           gscl45nm        2.346500  
U2481                     BUFX2           gscl45nm        2.346500  
U2482                     BUFX2           gscl45nm        2.346500  
U2483                     BUFX2           gscl45nm        2.346500  
U2484                     BUFX2           gscl45nm        2.346500  
U2485                     BUFX2           gscl45nm        2.346500  
U2486                     BUFX2           gscl45nm        2.346500  
U2487                     BUFX2           gscl45nm        2.346500  
U2488                     BUFX2           gscl45nm        2.346500  
U2489                     BUFX2           gscl45nm        2.346500  
U2490                     BUFX2           gscl45nm        2.346500  
U2491                     BUFX2           gscl45nm        2.346500  
U2492                     BUFX2           gscl45nm        2.346500  
U2493                     BUFX2           gscl45nm        2.346500  
U2494                     INVX1           gscl45nm        1.407900  
U2495                     INVX1           gscl45nm        1.407900  
U2496                     OR2X1           gscl45nm        2.346500  
U2497                     BUFX2           gscl45nm        2.346500  
U2498                     INVX1           gscl45nm        1.407900  
U2499                     AND2X1          gscl45nm        2.346500  
U2500                     INVX1           gscl45nm        1.407900  
U2501                     INVX1           gscl45nm        1.407900  
U2502                     AND2X1          gscl45nm        2.346500  
U2503                     INVX1           gscl45nm        1.407900  
U2504                     AND2X1          gscl45nm        2.346500  
U2505                     INVX1           gscl45nm        1.407900  
U2506                     AND2X1          gscl45nm        2.346500  
U2507                     INVX1           gscl45nm        1.407900  
U2508                     AND2X1          gscl45nm        2.346500  
U2509                     INVX1           gscl45nm        1.407900  
U2510                     AND2X1          gscl45nm        2.346500  
U2511                     INVX1           gscl45nm        1.407900  
U2512                     AND2X1          gscl45nm        2.346500  
U2513                     INVX1           gscl45nm        1.407900  
U2514                     AND2X1          gscl45nm        2.346500  
U2515                     INVX1           gscl45nm        1.407900  
U2516                     AND2X1          gscl45nm        2.346500  
U2517                     INVX1           gscl45nm        1.407900  
U2518                     AND2X1          gscl45nm        2.346500  
U2519                     INVX1           gscl45nm        1.407900  
U2520                     AND2X1          gscl45nm        2.346500  
U2521                     INVX1           gscl45nm        1.407900  
U2522                     AND2X1          gscl45nm        2.346500  
U2523                     INVX1           gscl45nm        1.407900  
U2524                     AND2X1          gscl45nm        2.346500  
U2525                     BUFX2           gscl45nm        2.346500  
U2526                     BUFX2           gscl45nm        2.346500  
U2527                     BUFX2           gscl45nm        2.346500  
U2528                     BUFX2           gscl45nm        2.346500  
U2529                     BUFX2           gscl45nm        2.346500  
U2530                     INVX1           gscl45nm        1.407900  
U2531                     OR2X1           gscl45nm        2.346500  
U2532                     BUFX2           gscl45nm        2.346500  
U2533                     INVX1           gscl45nm        1.407900  
U2534                     INVX1           gscl45nm        1.407900  
U2535                     INVX1           gscl45nm        1.407900  
U2536                     BUFX2           gscl45nm        2.346500  
U2537                     BUFX2           gscl45nm        2.346500  
U2538                     BUFX2           gscl45nm        2.346500  
U2539                     BUFX2           gscl45nm        2.346500  
U2540                     BUFX2           gscl45nm        2.346500  
U2541                     INVX1           gscl45nm        1.407900  
U2542                     AND2X1          gscl45nm        2.346500  
U2543                     INVX1           gscl45nm        1.407900  
U2544                     BUFX2           gscl45nm        2.346500  
U2545                     BUFX2           gscl45nm        2.346500  
U2546                     BUFX2           gscl45nm        2.346500  
U2547                     BUFX2           gscl45nm        2.346500  
U2548                     BUFX2           gscl45nm        2.346500  
U2549                     BUFX2           gscl45nm        2.346500  
U2550                     BUFX2           gscl45nm        2.346500  
U2551                     BUFX2           gscl45nm        2.346500  
U2552                     BUFX2           gscl45nm        2.346500  
U2553                     BUFX2           gscl45nm        2.346500  
U2554                     BUFX2           gscl45nm        2.346500  
U2555                     BUFX2           gscl45nm        2.346500  
U2556                     BUFX2           gscl45nm        2.346500  
U2557                     BUFX2           gscl45nm        2.346500  
U2558                     BUFX2           gscl45nm        2.346500  
U2559                     BUFX2           gscl45nm        2.346500  
U2560                     BUFX2           gscl45nm        2.346500  
U2561                     BUFX2           gscl45nm        2.346500  
U2562                     BUFX2           gscl45nm        2.346500  
U2563                     BUFX2           gscl45nm        2.346500  
U2564                     BUFX2           gscl45nm        2.346500  
U2565                     BUFX2           gscl45nm        2.346500  
U2566                     BUFX2           gscl45nm        2.346500  
U2567                     BUFX2           gscl45nm        2.346500  
U2568                     BUFX2           gscl45nm        2.346500  
U2569                     BUFX2           gscl45nm        2.346500  
U2570                     BUFX2           gscl45nm        2.346500  
U2571                     BUFX2           gscl45nm        2.346500  
U2572                     BUFX2           gscl45nm        2.346500  
U2573                     BUFX2           gscl45nm        2.346500  
U2574                     BUFX2           gscl45nm        2.346500  
U2575                     BUFX2           gscl45nm        2.346500  
U2576                     BUFX2           gscl45nm        2.346500  
U2577                     BUFX2           gscl45nm        2.346500  
U2578                     BUFX2           gscl45nm        2.346500  
U2579                     BUFX2           gscl45nm        2.346500  
U2580                     BUFX2           gscl45nm        2.346500  
U2581                     BUFX2           gscl45nm        2.346500  
U2582                     BUFX2           gscl45nm        2.346500  
U2583                     BUFX2           gscl45nm        2.346500  
U2584                     BUFX2           gscl45nm        2.346500  
U2585                     BUFX2           gscl45nm        2.346500  
U2586                     BUFX2           gscl45nm        2.346500  
U2587                     BUFX2           gscl45nm        2.346500  
U2588                     BUFX2           gscl45nm        2.346500  
U2589                     BUFX2           gscl45nm        2.346500  
U2590                     AND2X1          gscl45nm        2.346500  
U2591                     INVX1           gscl45nm        1.407900  
U2592                     BUFX2           gscl45nm        2.346500  
U2593                     BUFX2           gscl45nm        2.346500  
U2594                     BUFX2           gscl45nm        2.346500  
U2595                     BUFX2           gscl45nm        2.346500  
U2596                     BUFX2           gscl45nm        2.346500  
U2597                     BUFX2           gscl45nm        2.346500  
U2598                     BUFX2           gscl45nm        2.346500  
U2599                     BUFX2           gscl45nm        2.346500  
U2600                     BUFX2           gscl45nm        2.346500  
U2601                     BUFX2           gscl45nm        2.346500  
U2602                     BUFX2           gscl45nm        2.346500  
U2603                     BUFX2           gscl45nm        2.346500  
U2604                     BUFX2           gscl45nm        2.346500  
U2605                     BUFX2           gscl45nm        2.346500  
U2606                     BUFX2           gscl45nm        2.346500  
U2607                     BUFX2           gscl45nm        2.346500  
U2608                     BUFX2           gscl45nm        2.346500  
U2609                     BUFX2           gscl45nm        2.346500  
U2610                     BUFX2           gscl45nm        2.346500  
U2611                     BUFX2           gscl45nm        2.346500  
U2612                     BUFX2           gscl45nm        2.346500  
U2613                     BUFX2           gscl45nm        2.346500  
U2614                     BUFX2           gscl45nm        2.346500  
U2615                     BUFX2           gscl45nm        2.346500  
U2616                     BUFX2           gscl45nm        2.346500  
U2617                     BUFX2           gscl45nm        2.346500  
U2618                     BUFX2           gscl45nm        2.346500  
U2619                     BUFX2           gscl45nm        2.346500  
U2620                     BUFX2           gscl45nm        2.346500  
U2621                     INVX1           gscl45nm        1.407900  
U2622                     OR2X1           gscl45nm        2.346500  
U2623                     BUFX2           gscl45nm        2.346500  
U2624                     BUFX2           gscl45nm        2.346500  
U2625                     BUFX2           gscl45nm        2.346500  
U2626                     BUFX2           gscl45nm        2.346500  
U2627                     BUFX2           gscl45nm        2.346500  
U2628                     INVX1           gscl45nm        1.407900  
U2629                     INVX1           gscl45nm        1.407900  
U2630                     INVX1           gscl45nm        1.407900  
U2631                     BUFX2           gscl45nm        2.346500  
U2632                     BUFX2           gscl45nm        2.346500  
U2633                     BUFX2           gscl45nm        2.346500  
U2634                     BUFX2           gscl45nm        2.346500  
U2635                     BUFX2           gscl45nm        2.346500  
U2636                     BUFX2           gscl45nm        2.346500  
U2637                     BUFX2           gscl45nm        2.346500  
U2638                     BUFX2           gscl45nm        2.346500  
U2639                     BUFX2           gscl45nm        2.346500  
U2640                     BUFX2           gscl45nm        2.346500  
U2641                     BUFX2           gscl45nm        2.346500  
U2642                     BUFX2           gscl45nm        2.346500  
U2643                     BUFX2           gscl45nm        2.346500  
U2644                     BUFX2           gscl45nm        2.346500  
U2645                     BUFX2           gscl45nm        2.346500  
U2646                     BUFX2           gscl45nm        2.346500  
U2647                     BUFX2           gscl45nm        2.346500  
U2648                     BUFX2           gscl45nm        2.346500  
U2649                     BUFX2           gscl45nm        2.346500  
U2650                     INVX1           gscl45nm        1.407900  
U2651                     INVX1           gscl45nm        1.407900  
U2652                     INVX1           gscl45nm        1.407900  
U2653                     INVX1           gscl45nm        1.407900  
U2654                     AND2X1          gscl45nm        2.346500  
U2655                     INVX1           gscl45nm        1.407900  
U2656                     AND2X1          gscl45nm        2.346500  
U2657                     INVX1           gscl45nm        1.407900  
U2658                     INVX1           gscl45nm        1.407900  
U2659                     INVX1           gscl45nm        1.407900  
U2660                     INVX1           gscl45nm        1.407900  
U2661                     AND2X1          gscl45nm        2.346500  
U2662                     INVX1           gscl45nm        1.407900  
U2663                     INVX1           gscl45nm        1.407900  
U2664                     INVX1           gscl45nm        1.407900  
U2665                     INVX1           gscl45nm        1.407900  
U2666                     AND2X1          gscl45nm        2.346500  
U2667                     INVX1           gscl45nm        1.407900  
U2668                     INVX1           gscl45nm        1.407900  
U2669                     INVX1           gscl45nm        1.407900  
U2670                     AND2X1          gscl45nm        2.346500  
U2671                     INVX1           gscl45nm        1.407900  
U2672                     INVX1           gscl45nm        1.407900  
U2673                     AND2X1          gscl45nm        2.346500  
U2674                     INVX1           gscl45nm        1.407900  
U2675                     AND2X1          gscl45nm        2.346500  
U2676                     INVX1           gscl45nm        1.407900  
U2677                     AND2X1          gscl45nm        2.346500  
U2678                     INVX1           gscl45nm        1.407900  
U2679                     AND2X1          gscl45nm        2.346500  
U2680                     INVX1           gscl45nm        1.407900  
U2681                     AND2X1          gscl45nm        2.346500  
U2682                     INVX1           gscl45nm        1.407900  
U2683                     AND2X1          gscl45nm        2.346500  
U2684                     INVX1           gscl45nm        1.407900  
U2685                     AND2X1          gscl45nm        2.346500  
U2686                     INVX1           gscl45nm        1.407900  
U2687                     AND2X1          gscl45nm        2.346500  
U2688                     INVX1           gscl45nm        1.407900  
U2689                     AND2X1          gscl45nm        2.346500  
U2690                     INVX1           gscl45nm        1.407900  
U2691                     AND2X1          gscl45nm        2.346500  
U2692                     INVX1           gscl45nm        1.407900  
U2693                     AND2X1          gscl45nm        2.346500  
U2694                     INVX1           gscl45nm        1.407900  
U2695                     AND2X1          gscl45nm        2.346500  
U2696                     INVX1           gscl45nm        1.407900  
U2697                     AND2X1          gscl45nm        2.346500  
U2698                     INVX1           gscl45nm        1.407900  
U2699                     AND2X1          gscl45nm        2.346500  
U2700                     INVX1           gscl45nm        1.407900  
U2701                     AND2X1          gscl45nm        2.346500  
U2702                     INVX1           gscl45nm        1.407900  
U2703                     AND2X1          gscl45nm        2.346500  
U2704                     BUFX2           gscl45nm        2.346500  
U2705                     BUFX2           gscl45nm        2.346500  
U2706                     INVX1           gscl45nm        1.407900  
U2707                     INVX1           gscl45nm        1.407900  
U2708                     BUFX2           gscl45nm        2.346500  
U2709                     BUFX2           gscl45nm        2.346500  
U2710                     BUFX2           gscl45nm        2.346500  
U2711                     BUFX2           gscl45nm        2.346500  
U2712                     BUFX2           gscl45nm        2.346500  
U2713                     BUFX2           gscl45nm        2.346500  
U2714                     BUFX2           gscl45nm        2.346500  
U2715                     BUFX2           gscl45nm        2.346500  
U2716                     BUFX2           gscl45nm        2.346500  
U2717                     BUFX2           gscl45nm        2.346500  
U2718                     BUFX2           gscl45nm        2.346500  
U2719                     BUFX2           gscl45nm        2.346500  
U2720                     BUFX2           gscl45nm        2.346500  
U2721                     BUFX2           gscl45nm        2.346500  
U2722                     BUFX2           gscl45nm        2.346500  
U2723                     BUFX2           gscl45nm        2.346500  
U2724                     BUFX2           gscl45nm        2.346500  
U2725                     BUFX2           gscl45nm        2.346500  
U2726                     BUFX2           gscl45nm        2.346500  
U2727                     BUFX2           gscl45nm        2.346500  
U2728                     BUFX2           gscl45nm        2.346500  
U2729                     BUFX2           gscl45nm        2.346500  
U2730                     INVX1           gscl45nm        1.407900  
U2731                     OR2X1           gscl45nm        2.346500  
U2732                     INVX1           gscl45nm        1.407900  
U2733                     OR2X1           gscl45nm        2.346500  
U2734                     INVX1           gscl45nm        1.407900  
U2735                     OR2X1           gscl45nm        2.346500  
U2736                     INVX1           gscl45nm        1.407900  
U2737                     OR2X1           gscl45nm        2.346500  
U2738                     INVX1           gscl45nm        1.407900  
U2739                     OR2X1           gscl45nm        2.346500  
U2740                     INVX1           gscl45nm        1.407900  
U2741                     OR2X1           gscl45nm        2.346500  
U2742                     INVX1           gscl45nm        1.407900  
U2743                     OR2X1           gscl45nm        2.346500  
U2744                     INVX1           gscl45nm        1.407900  
U2745                     OR2X1           gscl45nm        2.346500  
U2746                     INVX1           gscl45nm        1.407900  
U2747                     OR2X1           gscl45nm        2.346500  
U2748                     INVX1           gscl45nm        1.407900  
U2749                     OR2X1           gscl45nm        2.346500  
U2750                     INVX1           gscl45nm        1.407900  
U2751                     OR2X1           gscl45nm        2.346500  
U2752                     INVX1           gscl45nm        1.407900  
U2753                     OR2X1           gscl45nm        2.346500  
U2754                     INVX1           gscl45nm        1.407900  
U2755                     OR2X1           gscl45nm        2.346500  
U2756                     INVX1           gscl45nm        1.407900  
U2757                     OR2X1           gscl45nm        2.346500  
U2758                     INVX1           gscl45nm        1.407900  
U2759                     OR2X1           gscl45nm        2.346500  
U2760                     INVX1           gscl45nm        1.407900  
U2761                     OR2X1           gscl45nm        2.346500  
U2762                     INVX1           gscl45nm        1.407900  
U2763                     OR2X1           gscl45nm        2.346500  
U2764                     INVX1           gscl45nm        1.407900  
U2765                     OR2X1           gscl45nm        2.346500  
U2766                     INVX1           gscl45nm        1.407900  
U2767                     OR2X1           gscl45nm        2.346500  
U2768                     INVX1           gscl45nm        1.407900  
U2769                     OR2X1           gscl45nm        2.346500  
U2770                     INVX1           gscl45nm        1.407900  
U2771                     OR2X1           gscl45nm        2.346500  
U2772                     INVX1           gscl45nm        1.407900  
U2773                     OR2X1           gscl45nm        2.346500  
U2774                     AND2X1          gscl45nm        2.346500  
U2775                     INVX1           gscl45nm        1.407900  
U2776                     INVX1           gscl45nm        1.407900  
U2777                     AND2X1          gscl45nm        2.346500  
U2778                     INVX1           gscl45nm        1.407900  
U2779                     AND2X1          gscl45nm        2.346500  
U2780                     INVX1           gscl45nm        1.407900  
U2781                     AND2X1          gscl45nm        2.346500  
U2782                     INVX1           gscl45nm        1.407900  
U2783                     INVX1           gscl45nm        1.407900  
U2784                     BUFX2           gscl45nm        2.346500  
U2785                     BUFX2           gscl45nm        2.346500  
U2786                     BUFX2           gscl45nm        2.346500  
U2787                     INVX1           gscl45nm        1.407900  
U2788                     INVX1           gscl45nm        1.407900  
U2789                     INVX1           gscl45nm        1.407900  
U2790                     INVX1           gscl45nm        1.407900  
U2791                     INVX1           gscl45nm        1.407900  
U2792                     INVX1           gscl45nm        1.407900  
U2793                     INVX1           gscl45nm        1.407900  
U2794                     INVX1           gscl45nm        1.407900  
U2795                     INVX1           gscl45nm        1.407900  
U2796                     INVX1           gscl45nm        1.407900  
U2797                     INVX1           gscl45nm        1.407900  
U2798                     INVX1           gscl45nm        1.407900  
U2799                     INVX1           gscl45nm        1.407900  
U2800                     INVX1           gscl45nm        1.407900  
U2801                     INVX1           gscl45nm        1.407900  
U2802                     INVX1           gscl45nm        1.407900  
U2803                     BUFX2           gscl45nm        2.346500  
U2804                     INVX1           gscl45nm        1.407900  
U2805                     AND2X1          gscl45nm        2.346500  
U2806                     INVX1           gscl45nm        1.407900  
U2807                     AND2X1          gscl45nm        2.346500  
U2808                     AND2X1          gscl45nm        2.346500  
U2809                     INVX1           gscl45nm        1.407900  
U2810                     INVX1           gscl45nm        1.407900  
U2811                     AND2X1          gscl45nm        2.346500  
U2812                     AND2X1          gscl45nm        2.346500  
U2813                     INVX1           gscl45nm        1.407900  
U2814                     INVX1           gscl45nm        1.407900  
U2815                     AND2X1          gscl45nm        2.346500  
U2816                     INVX1           gscl45nm        1.407900  
U2817                     AND2X1          gscl45nm        2.346500  
U2818                     INVX1           gscl45nm        1.407900  
U2819                     AND2X1          gscl45nm        2.346500  
U2820                     INVX1           gscl45nm        1.407900  
U2821                     AND2X1          gscl45nm        2.346500  
U2822                     INVX1           gscl45nm        1.407900  
U2823                     AND2X1          gscl45nm        2.346500  
U2824                     INVX1           gscl45nm        1.407900  
U2825                     AND2X1          gscl45nm        2.346500  
U2826                     INVX1           gscl45nm        1.407900  
U2827                     AND2X1          gscl45nm        2.346500  
U2828                     INVX1           gscl45nm        1.407900  
U2829                     AND2X1          gscl45nm        2.346500  
U2830                     INVX1           gscl45nm        1.407900  
U2831                     AND2X1          gscl45nm        2.346500  
U2832                     BUFX2           gscl45nm        2.346500  
U2833                     BUFX2           gscl45nm        2.346500  
U2834                     INVX1           gscl45nm        1.407900  
U2835                     BUFX2           gscl45nm        2.346500  
U2836                     BUFX2           gscl45nm        2.346500  
U2837                     BUFX2           gscl45nm        2.346500  
U2838                     BUFX2           gscl45nm        2.346500  
U2839                     BUFX2           gscl45nm        2.346500  
U2840                     BUFX2           gscl45nm        2.346500  
U2841                     INVX1           gscl45nm        1.407900  
U2842                     AND2X1          gscl45nm        2.346500  
U2843                     BUFX2           gscl45nm        2.346500  
U2844                     INVX1           gscl45nm        1.407900  
U2845                     AND2X1          gscl45nm        2.346500  
U2846                     INVX1           gscl45nm        1.407900  
U2847                     INVX1           gscl45nm        1.407900  
U2848                     AND2X1          gscl45nm        2.346500  
U2849                     AND2X1          gscl45nm        2.346500  
U2850                     INVX1           gscl45nm        1.407900  
U2851                     INVX1           gscl45nm        1.407900  
U2852                     BUFX2           gscl45nm        2.346500  
U2853                     BUFX2           gscl45nm        2.346500  
U2854                     INVX1           gscl45nm        1.407900  
U2855                     INVX1           gscl45nm        1.407900  
U2856                     AND2X1          gscl45nm        2.346500  
U2857                     INVX1           gscl45nm        1.407900  
U2858                     AND2X1          gscl45nm        2.346500  
U2859                     INVX1           gscl45nm        1.407900  
U2860                     BUFX2           gscl45nm        2.346500  
U2861                     BUFX2           gscl45nm        2.346500  
U2862                     INVX1           gscl45nm        1.407900  
U2863                     AND2X1          gscl45nm        2.346500  
U2864                     INVX1           gscl45nm        1.407900  
U2865                     AND2X1          gscl45nm        2.346500  
U2866                     INVX1           gscl45nm        1.407900  
U2867                     OR2X1           gscl45nm        2.346500  
U2868                     INVX1           gscl45nm        1.407900  
U2869                     BUFX2           gscl45nm        2.346500  
U2870                     INVX1           gscl45nm        1.407900  
U2871                     BUFX2           gscl45nm        2.346500  
U2872                     INVX1           gscl45nm        1.407900  
U2873                     BUFX2           gscl45nm        2.346500  
U2874                     BUFX2           gscl45nm        2.346500  
U2875                     BUFX2           gscl45nm        2.346500  
U2876                     BUFX2           gscl45nm        2.346500  
U2877                     AND2X1          gscl45nm        2.346500  
U2878                     INVX1           gscl45nm        1.407900  
U2879                     BUFX2           gscl45nm        2.346500  
U2880                     BUFX2           gscl45nm        2.346500  
U2881                     BUFX2           gscl45nm        2.346500  
U2882                     INVX1           gscl45nm        1.407900  
U2883                     AND2X1          gscl45nm        2.346500  
U2884                     AND2X1          gscl45nm        2.346500  
U2885                     INVX1           gscl45nm        1.407900  
U2886                     INVX1           gscl45nm        1.407900  
U2887                     BUFX2           gscl45nm        2.346500  
U2888                     BUFX2           gscl45nm        2.346500  
U2889                     BUFX2           gscl45nm        2.346500  
U2890                     INVX1           gscl45nm        1.407900  
U2891                     BUFX2           gscl45nm        2.346500  
U2892                     INVX1           gscl45nm        1.407900  
U2893                     OR2X1           gscl45nm        2.346500  
U2894                     BUFX2           gscl45nm        2.346500  
U2895                     INVX1           gscl45nm        1.407900  
U2896                     BUFX2           gscl45nm        2.346500  
U2897                     BUFX2           gscl45nm        2.346500  
U2898                     BUFX2           gscl45nm        2.346500  
U2899                     BUFX2           gscl45nm        2.346500  
U2900                     BUFX2           gscl45nm        2.346500  
U2901                     INVX1           gscl45nm        1.407900  
U2902                     AND2X1          gscl45nm        2.346500  
U2903                     INVX1           gscl45nm        1.407900  
U2904                     AND2X1          gscl45nm        2.346500  
U2905                     INVX1           gscl45nm        1.407900  
U2906                     AND2X1          gscl45nm        2.346500  
U2907                     INVX1           gscl45nm        1.407900  
U2908                     OR2X1           gscl45nm        2.346500  
U2909                     INVX1           gscl45nm        1.407900  
U2910                     OR2X1           gscl45nm        2.346500  
U2911                     INVX1           gscl45nm        1.407900  
U2912                     OR2X1           gscl45nm        2.346500  
U2913                     AND2X1          gscl45nm        2.346500  
U2914                     INVX1           gscl45nm        1.407900  
U2915                     INVX1           gscl45nm        1.407900  
U2916                     AND2X1          gscl45nm        2.346500  
U2917                     INVX1           gscl45nm        1.407900  
U2918                     AND2X1          gscl45nm        2.346500  
U2919                     INVX1           gscl45nm        1.407900  
U2920                     AND2X1          gscl45nm        2.346500  
U2921                     INVX1           gscl45nm        1.407900  
U2922                     BUFX2           gscl45nm        2.346500  
U2923                     INVX1           gscl45nm        1.407900  
U2924                     BUFX2           gscl45nm        2.346500  
U2925                     INVX1           gscl45nm        1.407900  
U2926                     BUFX2           gscl45nm        2.346500  
U2927                     BUFX2           gscl45nm        2.346500  
U2928                     INVX1           gscl45nm        1.407900  
U2929                     AND2X1          gscl45nm        2.346500  
U2930                     BUFX2           gscl45nm        2.346500  
U2931                     BUFX2           gscl45nm        2.346500  
U2932                     BUFX2           gscl45nm        2.346500  
U2933                     BUFX2           gscl45nm        2.346500  
U2934                     INVX1           gscl45nm        1.407900  
U2935                     BUFX2           gscl45nm        2.346500  
U2936                     BUFX2           gscl45nm        2.346500  
U2937                     INVX1           gscl45nm        1.407900  
U2938                     BUFX2           gscl45nm        2.346500  
U2939                     BUFX2           gscl45nm        2.346500  
U2940                     AND2X1          gscl45nm        2.346500  
U2941                     INVX1           gscl45nm        1.407900  
U2942                     BUFX2           gscl45nm        2.346500  
U2943                     INVX1           gscl45nm        1.407900  
U2944                     OR2X1           gscl45nm        2.346500  
U2945                     BUFX2           gscl45nm        2.346500  
U2946                     INVX1           gscl45nm        1.407900  
U2947                     AND2X1          gscl45nm        2.346500  
U2948                     BUFX2           gscl45nm        2.346500  
U2949                     BUFX2           gscl45nm        2.346500  
U2950                     BUFX2           gscl45nm        2.346500  
U2951                     INVX1           gscl45nm        1.407900  
U2952                     AND2X1          gscl45nm        2.346500  
U2953                     INVX1           gscl45nm        1.407900  
U2954                     AND2X1          gscl45nm        2.346500  
U2955                     INVX1           gscl45nm        1.407900  
U2956                     AND2X1          gscl45nm        2.346500  
U2957                     BUFX2           gscl45nm        2.346500  
U2958                     BUFX2           gscl45nm        2.346500  
U2959                     BUFX2           gscl45nm        2.346500  
U2960                     BUFX2           gscl45nm        2.346500  
U2961                     BUFX2           gscl45nm        2.346500  
U2962                     BUFX2           gscl45nm        2.346500  
U2963                     BUFX2           gscl45nm        2.346500  
U2964                     BUFX2           gscl45nm        2.346500  
U2965                     INVX1           gscl45nm        1.407900  
U2966                     AND2X1          gscl45nm        2.346500  
U2967                     BUFX2           gscl45nm        2.346500  
U2968                     BUFX2           gscl45nm        2.346500  
U2969                     BUFX2           gscl45nm        2.346500  
U2970                     BUFX2           gscl45nm        2.346500  
U2971                     BUFX2           gscl45nm        2.346500  
U2972                     BUFX2           gscl45nm        2.346500  
U2973                     BUFX2           gscl45nm        2.346500  
U2974                     BUFX2           gscl45nm        2.346500  
U2975                     BUFX2           gscl45nm        2.346500  
U2976                     BUFX2           gscl45nm        2.346500  
U2977                     BUFX2           gscl45nm        2.346500  
U2978                     BUFX2           gscl45nm        2.346500  
U2979                     BUFX2           gscl45nm        2.346500  
U2980                     BUFX2           gscl45nm        2.346500  
U2981                     BUFX2           gscl45nm        2.346500  
U2982                     BUFX2           gscl45nm        2.346500  
U2983                     BUFX2           gscl45nm        2.346500  
U2984                     BUFX2           gscl45nm        2.346500  
U2985                     BUFX2           gscl45nm        2.346500  
U2986                     BUFX2           gscl45nm        2.346500  
U2987                     BUFX2           gscl45nm        2.346500  
U2988                     BUFX2           gscl45nm        2.346500  
U2989                     BUFX2           gscl45nm        2.346500  
U2990                     BUFX2           gscl45nm        2.346500  
U2991                     BUFX2           gscl45nm        2.346500  
U2992                     BUFX2           gscl45nm        2.346500  
U2993                     BUFX2           gscl45nm        2.346500  
U2994                     BUFX2           gscl45nm        2.346500  
U2995                     BUFX2           gscl45nm        2.346500  
U2996                     BUFX2           gscl45nm        2.346500  
U2997                     INVX1           gscl45nm        1.407900  
U2998                     AND2X1          gscl45nm        2.346500  
U2999                     BUFX2           gscl45nm        2.346500  
U3000                     BUFX2           gscl45nm        2.346500  
U3001                     BUFX2           gscl45nm        2.346500  
U3002                     BUFX2           gscl45nm        2.346500  
U3003                     BUFX2           gscl45nm        2.346500  
U3004                     BUFX2           gscl45nm        2.346500  
U3005                     BUFX2           gscl45nm        2.346500  
U3006                     BUFX2           gscl45nm        2.346500  
U3007                     BUFX2           gscl45nm        2.346500  
U3008                     BUFX2           gscl45nm        2.346500  
U3009                     INVX1           gscl45nm        1.407900  
U3010                     OR2X1           gscl45nm        2.346500  
U3011                     BUFX2           gscl45nm        2.346500  
U3012                     AND2X1          gscl45nm        2.346500  
U3013                     INVX1           gscl45nm        1.407900  
U3014                     BUFX2           gscl45nm        2.346500  
U3015                     BUFX2           gscl45nm        2.346500  
U3016                     BUFX2           gscl45nm        2.346500  
U3017                     BUFX2           gscl45nm        2.346500  
U3018                     BUFX2           gscl45nm        2.346500  
U3019                     AND2X1          gscl45nm        2.346500  
U3020                     INVX1           gscl45nm        1.407900  
U3021                     INVX1           gscl45nm        1.407900  
U3022                     AND2X1          gscl45nm        2.346500  
U3023                     INVX1           gscl45nm        1.407900  
U3024                     BUFX2           gscl45nm        2.346500  
U3025                     AND2X1          gscl45nm        2.346500  
U3026                     INVX1           gscl45nm        1.407900  
U3027                     INVX1           gscl45nm        1.407900  
U3028                     BUFX2           gscl45nm        2.346500  
U3029                     INVX1           gscl45nm        1.407900  
U3030                     BUFX2           gscl45nm        2.346500  
U3031                     INVX1           gscl45nm        1.407900  
U3032                     BUFX2           gscl45nm        2.346500  
U3033                     INVX1           gscl45nm        1.407900  
U3034                     BUFX2           gscl45nm        2.346500  
U3035                     INVX1           gscl45nm        1.407900  
U3036                     BUFX2           gscl45nm        2.346500  
U3037                     INVX1           gscl45nm        1.407900  
U3038                     BUFX2           gscl45nm        2.346500  
U3039                     INVX1           gscl45nm        1.407900  
U3040                     BUFX2           gscl45nm        2.346500  
U3041                     INVX1           gscl45nm        1.407900  
U3042                     BUFX2           gscl45nm        2.346500  
U3043                     INVX1           gscl45nm        1.407900  
U3044                     AND2X1          gscl45nm        2.346500  
U3045                     INVX1           gscl45nm        1.407900  
U3046                     OR2X1           gscl45nm        2.346500  
U3047                     BUFX2           gscl45nm        2.346500  
U3048                     BUFX2           gscl45nm        2.346500  
U3049                     INVX1           gscl45nm        1.407900  
U3050                     BUFX2           gscl45nm        2.346500  
U3051                     BUFX2           gscl45nm        2.346500  
U3052                     BUFX2           gscl45nm        2.346500  
U3053                     BUFX2           gscl45nm        2.346500  
U3054                     INVX1           gscl45nm        1.407900  
U3055                     INVX1           gscl45nm        1.407900  
U3056                     INVX1           gscl45nm        1.407900  
U3057                     AND2X1          gscl45nm        2.346500  
U3058                     INVX1           gscl45nm        1.407900  
U3059                     AND2X1          gscl45nm        2.346500  
U3060                     INVX1           gscl45nm        1.407900  
U3061                     INVX1           gscl45nm        1.407900  
U3062                     INVX1           gscl45nm        1.407900  
U3063                     INVX1           gscl45nm        1.407900  
U3064                     OR2X1           gscl45nm        2.346500  
U3065                     INVX1           gscl45nm        1.407900  
U3066                     AND2X1          gscl45nm        2.346500  
U3067                     BUFX2           gscl45nm        2.346500  
U3068                     BUFX2           gscl45nm        2.346500  
U3069                     INVX1           gscl45nm        1.407900  
U3070                     BUFX2           gscl45nm        2.346500  
U3071                     INVX1           gscl45nm        1.407900  
U3072                     BUFX2           gscl45nm        2.346500  
U3073                     INVX1           gscl45nm        1.407900  
U3074                     AND2X1          gscl45nm        2.346500  
U3075                     BUFX2           gscl45nm        2.346500  
U3076                     INVX1           gscl45nm        1.407900  
U3077                     OR2X1           gscl45nm        2.346500  
U3078                     INVX1           gscl45nm        1.407900  
U3079                     OR2X1           gscl45nm        2.346500  
U3080                     INVX1           gscl45nm        1.407900  
U3081                     BUFX2           gscl45nm        2.346500  
U3082                     INVX1           gscl45nm        1.407900  
U3083                     BUFX2           gscl45nm        2.346500  
U3084                     INVX1           gscl45nm        1.407900  
U3085                     AND2X1          gscl45nm        2.346500  
U3086                     INVX1           gscl45nm        1.407900  
U3087                     BUFX2           gscl45nm        2.346500  
U3088                     INVX1           gscl45nm        1.407900  
U3089                     BUFX2           gscl45nm        2.346500  
U3090                     BUFX2           gscl45nm        2.346500  
U3091                     INVX1           gscl45nm        1.407900  
U3092                     BUFX2           gscl45nm        2.346500  
U3093                     AND2X1          gscl45nm        2.346500  
U3094                     INVX1           gscl45nm        1.407900  
U3095                     INVX1           gscl45nm        1.407900  
U3096                     BUFX2           gscl45nm        2.346500  
U3097                     BUFX2           gscl45nm        2.346500  
U3098                     BUFX2           gscl45nm        2.346500  
U3099                     BUFX2           gscl45nm        2.346500  
U3100                     BUFX2           gscl45nm        2.346500  
U3101                     BUFX2           gscl45nm        2.346500  
U3102                     INVX1           gscl45nm        1.407900  
U3103                     OR2X1           gscl45nm        2.346500  
U3104                     BUFX2           gscl45nm        2.346500  
U3105                     INVX1           gscl45nm        1.407900  
U3106                     AND2X1          gscl45nm        2.346500  
U3107                     BUFX2           gscl45nm        2.346500  
U3108                     INVX1           gscl45nm        1.407900  
U3109                     AND2X1          gscl45nm        2.346500  
U3110                     BUFX2           gscl45nm        2.346500  
U3111                     BUFX2           gscl45nm        2.346500  
U3112                     BUFX2           gscl45nm        2.346500  
U3113                     BUFX2           gscl45nm        2.346500  
U3114                     BUFX2           gscl45nm        2.346500  
U3115                     INVX1           gscl45nm        1.407900  
U3116                     OR2X1           gscl45nm        2.346500  
U3117                     BUFX2           gscl45nm        2.346500  
U3118                     INVX1           gscl45nm        1.407900  
U3119                     AND2X1          gscl45nm        2.346500  
U3120                     BUFX2           gscl45nm        2.346500  
U3121                     BUFX2           gscl45nm        2.346500  
U3122                     BUFX2           gscl45nm        2.346500  
U3123                     INVX1           gscl45nm        1.407900  
U3124                     BUFX2           gscl45nm        2.346500  
U3125                     INVX1           gscl45nm        1.407900  
U3126                     BUFX2           gscl45nm        2.346500  
U3127                     INVX1           gscl45nm        1.407900  
U3128                     BUFX2           gscl45nm        2.346500  
U3129                     INVX1           gscl45nm        1.407900  
U3130                     BUFX2           gscl45nm        2.346500  
U3131                     INVX1           gscl45nm        1.407900  
U3132                     BUFX2           gscl45nm        2.346500  
U3133                     INVX1           gscl45nm        1.407900  
U3134                     INVX1           gscl45nm        1.407900  
U3135                     INVX1           gscl45nm        1.407900  
U3136                     AND2X1          gscl45nm        2.346500  
U3137                     INVX1           gscl45nm        1.407900  
U3138                     BUFX2           gscl45nm        2.346500  
U3139                     INVX1           gscl45nm        1.407900  
U3140                     BUFX2           gscl45nm        2.346500  
U3141                     INVX1           gscl45nm        1.407900  
U3142                     BUFX2           gscl45nm        2.346500  
U3143                     BUFX2           gscl45nm        2.346500  
U3144                     AND2X1          gscl45nm        2.346500  
U3145                     INVX1           gscl45nm        1.407900  
U3146                     AND2X1          gscl45nm        2.346500  
U3147                     INVX1           gscl45nm        1.407900  
U3148                     AND2X1          gscl45nm        2.346500  
U3149                     INVX1           gscl45nm        1.407900  
U3150                     AND2X1          gscl45nm        2.346500  
U3151                     INVX1           gscl45nm        1.407900  
U3152                     AND2X1          gscl45nm        2.346500  
U3153                     INVX1           gscl45nm        1.407900  
U3154                     AND2X1          gscl45nm        2.346500  
U3155                     INVX1           gscl45nm        1.407900  
U3156                     INVX1           gscl45nm        1.407900  
U3157                     INVX1           gscl45nm        1.407900  
U3158                     INVX1           gscl45nm        1.407900  
U3159                     BUFX2           gscl45nm        2.346500  
U3160                     INVX1           gscl45nm        1.407900  
U3161                     BUFX2           gscl45nm        2.346500  
U3162                     INVX1           gscl45nm        1.407900  
U3163                     INVX1           gscl45nm        1.407900  
U3164                     AND2X1          gscl45nm        2.346500  
U3165                     INVX1           gscl45nm        1.407900  
U3166                     AND2X1          gscl45nm        2.346500  
U3167                     INVX1           gscl45nm        1.407900  
U3168                     AND2X1          gscl45nm        2.346500  
U3169                     INVX1           gscl45nm        1.407900  
U3170                     BUFX2           gscl45nm        2.346500  
U3171                     INVX1           gscl45nm        1.407900  
U3172                     AND2X1          gscl45nm        2.346500  
U3173                     INVX1           gscl45nm        1.407900  
U3174                     AND2X1          gscl45nm        2.346500  
U3175                     INVX1           gscl45nm        1.407900  
U3176                     BUFX2           gscl45nm        2.346500  
U3177                     INVX1           gscl45nm        1.407900  
U3178                     BUFX2           gscl45nm        2.346500  
U3179                     INVX1           gscl45nm        1.407900  
U3180                     AND2X1          gscl45nm        2.346500  
U3181                     BUFX2           gscl45nm        2.346500  
U3182                     BUFX2           gscl45nm        2.346500  
U3183                     BUFX2           gscl45nm        2.346500  
U3184                     BUFX2           gscl45nm        2.346500  
U3185                     BUFX2           gscl45nm        2.346500  
U3186                     INVX1           gscl45nm        1.407900  
U3187                     AND2X1          gscl45nm        2.346500  
U3188                     BUFX2           gscl45nm        2.346500  
U3189                     BUFX2           gscl45nm        2.346500  
U3190                     BUFX2           gscl45nm        2.346500  
U3191                     BUFX2           gscl45nm        2.346500  
U3192                     BUFX2           gscl45nm        2.346500  
U3193                     BUFX2           gscl45nm        2.346500  
U3194                     BUFX2           gscl45nm        2.346500  
U3195                     BUFX2           gscl45nm        2.346500  
U3196                     BUFX2           gscl45nm        2.346500  
U3197                     INVX1           gscl45nm        1.407900  
U3198                     INVX1           gscl45nm        1.407900  
U3199                     INVX1           gscl45nm        1.407900  
U3200                     INVX1           gscl45nm        1.407900  
U3201                     BUFX2           gscl45nm        2.346500  
U3202                     BUFX2           gscl45nm        2.346500  
U3203                     INVX1           gscl45nm        1.407900  
U3204                     AND2X1          gscl45nm        2.346500  
U3205                     BUFX2           gscl45nm        2.346500  
U3206                     INVX1           gscl45nm        1.407900  
U3207                     BUFX2           gscl45nm        2.346500  
U3208                     BUFX2           gscl45nm        2.346500  
U3209                     INVX1           gscl45nm        1.407900  
U3210                     BUFX2           gscl45nm        2.346500  
U3211                     INVX1           gscl45nm        1.407900  
U3212                     BUFX2           gscl45nm        2.346500  
U3213                     BUFX2           gscl45nm        2.346500  
U3214                     BUFX2           gscl45nm        2.346500  
U3215                     INVX1           gscl45nm        1.407900  
U3216                     INVX1           gscl45nm        1.407900  
U3217                     OR2X1           gscl45nm        2.346500  
U3218                     INVX1           gscl45nm        1.407900  
U3219                     INVX1           gscl45nm        1.407900  
U3220                     BUFX2           gscl45nm        2.346500  
U3221                     INVX1           gscl45nm        1.407900  
U3222                     BUFX2           gscl45nm        2.346500  
U3223                     INVX1           gscl45nm        1.407900  
U3224                     BUFX2           gscl45nm        2.346500  
U3225                     INVX1           gscl45nm        1.407900  
U3226                     BUFX2           gscl45nm        2.346500  
U3227                     BUFX2           gscl45nm        2.346500  
U3228                     BUFX2           gscl45nm        2.346500  
U3229                     INVX1           gscl45nm        1.407900  
U3230                     BUFX2           gscl45nm        2.346500  
U3231                     BUFX2           gscl45nm        2.346500  
U3232                     INVX1           gscl45nm        1.407900  
U3233                     BUFX2           gscl45nm        2.346500  
U3234                     INVX1           gscl45nm        1.407900  
U3235                     BUFX2           gscl45nm        2.346500  
U3236                     INVX1           gscl45nm        1.407900  
U3237                     BUFX2           gscl45nm        2.346500  
U3238                     BUFX2           gscl45nm        2.346500  
U3239                     BUFX2           gscl45nm        2.346500  
U3240                     BUFX2           gscl45nm        2.346500  
U3241                     BUFX2           gscl45nm        2.346500  
U3242                     BUFX2           gscl45nm        2.346500  
U3243                     BUFX2           gscl45nm        2.346500  
U3244                     BUFX2           gscl45nm        2.346500  
U3245                     INVX1           gscl45nm        1.407900  
U3246                     BUFX2           gscl45nm        2.346500  
U3247                     INVX1           gscl45nm        1.407900  
U3248                     INVX1           gscl45nm        1.407900  
U3249                     BUFX2           gscl45nm        2.346500  
U3250                     BUFX2           gscl45nm        2.346500  
U3251                     BUFX2           gscl45nm        2.346500  
U3252                     INVX1           gscl45nm        1.407900  
U3253                     INVX1           gscl45nm        1.407900  
U3254                     INVX1           gscl45nm        1.407900  
U3255                     INVX1           gscl45nm        1.407900  
U3256                     INVX1           gscl45nm        1.407900  
U3257                     BUFX2           gscl45nm        2.346500  
U3258                     BUFX2           gscl45nm        2.346500  
U3259                     BUFX2           gscl45nm        2.346500  
U3260                     BUFX2           gscl45nm        2.346500  
U3261                     AND2X1          gscl45nm        2.346500  
U3262                     INVX1           gscl45nm        1.407900  
U3263                     INVX1           gscl45nm        1.407900  
U3264                     BUFX2           gscl45nm        2.346500  
U3265                     AND2X1          gscl45nm        2.346500  
U3266                     INVX1           gscl45nm        1.407900  
U3267                     BUFX2           gscl45nm        2.346500  
U3268                     BUFX2           gscl45nm        2.346500  
U3269                     BUFX2           gscl45nm        2.346500  
U3270                     BUFX2           gscl45nm        2.346500  
U3271                     BUFX2           gscl45nm        2.346500  
U3272                     BUFX2           gscl45nm        2.346500  
U3273                     BUFX2           gscl45nm        2.346500  
U3274                     BUFX2           gscl45nm        2.346500  
U3275                     BUFX2           gscl45nm        2.346500  
U3276                     BUFX2           gscl45nm        2.346500  
U3277                     BUFX2           gscl45nm        2.346500  
U3278                     BUFX2           gscl45nm        2.346500  
U3279                     BUFX2           gscl45nm        2.346500  
U3280                     BUFX2           gscl45nm        2.346500  
U3281                     BUFX2           gscl45nm        2.346500  
U3282                     BUFX2           gscl45nm        2.346500  
U3283                     BUFX2           gscl45nm        2.346500  
U3284                     BUFX2           gscl45nm        2.346500  
U3285                     BUFX2           gscl45nm        2.346500  
U3286                     BUFX2           gscl45nm        2.346500  
U3287                     BUFX2           gscl45nm        2.346500  
U3288                     BUFX2           gscl45nm        2.346500  
U3289                     BUFX2           gscl45nm        2.346500  
U3290                     BUFX2           gscl45nm        2.346500  
U3291                     BUFX2           gscl45nm        2.346500  
U3292                     BUFX2           gscl45nm        2.346500  
U3293                     BUFX2           gscl45nm        2.346500  
U3294                     BUFX2           gscl45nm        2.346500  
U3295                     BUFX2           gscl45nm        2.346500  
U3296                     BUFX2           gscl45nm        2.346500  
U3297                     BUFX2           gscl45nm        2.346500  
U3298                     BUFX2           gscl45nm        2.346500  
U3299                     BUFX2           gscl45nm        2.346500  
U3300                     BUFX2           gscl45nm        2.346500  
U3301                     BUFX2           gscl45nm        2.346500  
U3302                     BUFX2           gscl45nm        2.346500  
U3303                     BUFX2           gscl45nm        2.346500  
U3304                     BUFX2           gscl45nm        2.346500  
U3305                     BUFX2           gscl45nm        2.346500  
U3306                     BUFX2           gscl45nm        2.346500  
U3307                     BUFX2           gscl45nm        2.346500  
U3308                     BUFX2           gscl45nm        2.346500  
U3309                     BUFX2           gscl45nm        2.346500  
U3310                     BUFX2           gscl45nm        2.346500  
U3311                     BUFX2           gscl45nm        2.346500  
U3312                     BUFX2           gscl45nm        2.346500  
U3313                     BUFX2           gscl45nm        2.346500  
U3314                     BUFX2           gscl45nm        2.346500  
U3315                     BUFX2           gscl45nm        2.346500  
U3316                     BUFX2           gscl45nm        2.346500  
U3317                     BUFX2           gscl45nm        2.346500  
U3318                     BUFX2           gscl45nm        2.346500  
U3319                     BUFX2           gscl45nm        2.346500  
U3320                     BUFX2           gscl45nm        2.346500  
U3321                     BUFX2           gscl45nm        2.346500  
U3322                     BUFX2           gscl45nm        2.346500  
U3323                     BUFX2           gscl45nm        2.346500  
U3324                     BUFX2           gscl45nm        2.346500  
U3325                     BUFX2           gscl45nm        2.346500  
U3326                     BUFX2           gscl45nm        2.346500  
U3327                     BUFX2           gscl45nm        2.346500  
U3328                     BUFX2           gscl45nm        2.346500  
U3329                     BUFX2           gscl45nm        2.346500  
U3330                     BUFX2           gscl45nm        2.346500  
U3331                     BUFX2           gscl45nm        2.346500  
U3332                     BUFX2           gscl45nm        2.346500  
U3333                     BUFX2           gscl45nm        2.346500  
U3334                     BUFX2           gscl45nm        2.346500  
U3335                     BUFX2           gscl45nm        2.346500  
U3336                     BUFX2           gscl45nm        2.346500  
U3337                     BUFX2           gscl45nm        2.346500  
U3338                     BUFX2           gscl45nm        2.346500  
U3339                     BUFX2           gscl45nm        2.346500  
U3340                     BUFX2           gscl45nm        2.346500  
U3341                     BUFX2           gscl45nm        2.346500  
U3342                     BUFX2           gscl45nm        2.346500  
U3343                     BUFX2           gscl45nm        2.346500  
U3344                     BUFX2           gscl45nm        2.346500  
U3345                     BUFX2           gscl45nm        2.346500  
U3346                     BUFX2           gscl45nm        2.346500  
U3347                     BUFX2           gscl45nm        2.346500  
U3348                     BUFX2           gscl45nm        2.346500  
U3349                     BUFX2           gscl45nm        2.346500  
U3350                     BUFX2           gscl45nm        2.346500  
U3351                     BUFX2           gscl45nm        2.346500  
U3352                     BUFX2           gscl45nm        2.346500  
U3353                     BUFX2           gscl45nm        2.346500  
U3354                     BUFX2           gscl45nm        2.346500  
U3355                     BUFX2           gscl45nm        2.346500  
U3356                     BUFX2           gscl45nm        2.346500  
U3357                     BUFX2           gscl45nm        2.346500  
U3358                     BUFX2           gscl45nm        2.346500  
U3359                     INVX1           gscl45nm        1.407900  
U3360                     INVX1           gscl45nm        1.407900  
U3361                     INVX1           gscl45nm        1.407900  
U3362                     INVX1           gscl45nm        1.407900  
U3363                     BUFX2           gscl45nm        2.346500  
U3364                     BUFX2           gscl45nm        2.346500  
U3365                     BUFX2           gscl45nm        2.346500  
U3366                     BUFX2           gscl45nm        2.346500  
U3367                     BUFX2           gscl45nm        2.346500  
U3368                     INVX1           gscl45nm        1.407900  
U3369                     INVX1           gscl45nm        1.407900  
U3370                     BUFX2           gscl45nm        2.346500  
U3371                     AND2X1          gscl45nm        2.346500  
U3372                     INVX1           gscl45nm        1.407900  
U3373                     BUFX2           gscl45nm        2.346500  
U3374                     BUFX2           gscl45nm        2.346500  
U3375                     BUFX2           gscl45nm        2.346500  
U3376                     BUFX2           gscl45nm        2.346500  
U3377                     BUFX2           gscl45nm        2.346500  
U3378                     BUFX2           gscl45nm        2.346500  
U3379                     BUFX2           gscl45nm        2.346500  
U3380                     BUFX2           gscl45nm        2.346500  
U3381                     BUFX2           gscl45nm        2.346500  
U3382                     BUFX2           gscl45nm        2.346500  
U3383                     BUFX2           gscl45nm        2.346500  
U3384                     BUFX2           gscl45nm        2.346500  
U3385                     AND2X1          gscl45nm        2.346500  
U3386                     INVX1           gscl45nm        1.407900  
U3387                     INVX1           gscl45nm        1.407900  
U3388                     INVX1           gscl45nm        1.407900  
U3389                     BUFX2           gscl45nm        2.346500  
U3390                     BUFX2           gscl45nm        2.346500  
U3391                     INVX1           gscl45nm        1.407900  
U3392                     INVX1           gscl45nm        1.407900  
U3393                     INVX1           gscl45nm        1.407900  
U3394                     INVX1           gscl45nm        1.407900  
U3395                     INVX1           gscl45nm        1.407900  
U3396                     INVX1           gscl45nm        1.407900  
U3397                     INVX1           gscl45nm        1.407900  
U3398                     INVX1           gscl45nm        1.407900  
U3399                     INVX1           gscl45nm        1.407900  
U3400                     INVX1           gscl45nm        1.407900  
U3401                     INVX1           gscl45nm        1.407900  
U3402                     INVX1           gscl45nm        1.407900  
U3403                     INVX1           gscl45nm        1.407900  
U3404                     INVX1           gscl45nm        1.407900  
U3405                     BUFX2           gscl45nm        2.346500  
U3406                     BUFX2           gscl45nm        2.346500  
U3407                     BUFX2           gscl45nm        2.346500  
U3408                     INVX1           gscl45nm        1.407900  
U3409                     INVX1           gscl45nm        1.407900  
U3410                     INVX1           gscl45nm        1.407900  
U3411                     INVX1           gscl45nm        1.407900  
U3412                     INVX1           gscl45nm        1.407900  
U3413                     AND2X1          gscl45nm        2.346500  
U3414                     INVX1           gscl45nm        1.407900  
U3415                     INVX1           gscl45nm        1.407900  
U3416                     INVX1           gscl45nm        1.407900  
U3417                     AND2X1          gscl45nm        2.346500  
U3418                     INVX1           gscl45nm        1.407900  
U3419                     BUFX2           gscl45nm        2.346500  
U3420                     INVX1           gscl45nm        1.407900  
U3421                     INVX1           gscl45nm        1.407900  
U3422                     INVX1           gscl45nm        1.407900  
U3423                     INVX1           gscl45nm        1.407900  
U3424                     INVX1           gscl45nm        1.407900  
U3425                     INVX1           gscl45nm        1.407900  
U3426                     BUFX2           gscl45nm        2.346500  
U3427                     INVX1           gscl45nm        1.407900  
U3428                     INVX1           gscl45nm        1.407900  
U3429                     BUFX2           gscl45nm        2.346500  
U3430                     INVX1           gscl45nm        1.407900  
U3431                     BUFX2           gscl45nm        2.346500  
U3432                     BUFX2           gscl45nm        2.346500  
U3433                     INVX1           gscl45nm        1.407900  
U3434                     INVX1           gscl45nm        1.407900  
U3435                     BUFX2           gscl45nm        2.346500  
U3436                     BUFX2           gscl45nm        2.346500  
U3437                     BUFX2           gscl45nm        2.346500  
U3438                     AND2X1          gscl45nm        2.346500  
U3439                     INVX1           gscl45nm        1.407900  
U3440                     BUFX2           gscl45nm        2.346500  
U3441                     BUFX2           gscl45nm        2.346500  
U3442                     BUFX2           gscl45nm        2.346500  
U3443                     BUFX2           gscl45nm        2.346500  
U3444                     BUFX2           gscl45nm        2.346500  
U3445                     BUFX2           gscl45nm        2.346500  
U3446                     BUFX2           gscl45nm        2.346500  
U3447                     BUFX2           gscl45nm        2.346500  
U3448                     BUFX2           gscl45nm        2.346500  
U3449                     BUFX2           gscl45nm        2.346500  
U3450                     BUFX2           gscl45nm        2.346500  
U3451                     BUFX2           gscl45nm        2.346500  
U3452                     BUFX2           gscl45nm        2.346500  
U3453                     BUFX2           gscl45nm        2.346500  
U3454                     INVX1           gscl45nm        1.407900  
U3455                     AND2X1          gscl45nm        2.346500  
U3456                     INVX1           gscl45nm        1.407900  
U3457                     BUFX2           gscl45nm        2.346500  
U3458                     BUFX2           gscl45nm        2.346500  
U3459                     BUFX2           gscl45nm        2.346500  
U3460                     BUFX2           gscl45nm        2.346500  
U3461                     BUFX2           gscl45nm        2.346500  
U3462                     BUFX2           gscl45nm        2.346500  
U3463                     BUFX2           gscl45nm        2.346500  
U3464                     BUFX2           gscl45nm        2.346500  
U3465                     BUFX2           gscl45nm        2.346500  
U3466                     BUFX2           gscl45nm        2.346500  
U3467                     BUFX2           gscl45nm        2.346500  
U3468                     BUFX2           gscl45nm        2.346500  
U3469                     BUFX2           gscl45nm        2.346500  
U3470                     BUFX2           gscl45nm        2.346500  
U3471                     BUFX2           gscl45nm        2.346500  
U3472                     BUFX2           gscl45nm        2.346500  
U3473                     BUFX2           gscl45nm        2.346500  
U3474                     BUFX2           gscl45nm        2.346500  
U3475                     BUFX2           gscl45nm        2.346500  
U3476                     BUFX2           gscl45nm        2.346500  
U3477                     BUFX2           gscl45nm        2.346500  
U3478                     BUFX2           gscl45nm        2.346500  
U3479                     BUFX2           gscl45nm        2.346500  
U3480                     BUFX2           gscl45nm        2.346500  
U3481                     BUFX2           gscl45nm        2.346500  
U3482                     BUFX2           gscl45nm        2.346500  
U3483                     BUFX2           gscl45nm        2.346500  
U3484                     BUFX2           gscl45nm        2.346500  
U3485                     BUFX2           gscl45nm        2.346500  
U3486                     INVX1           gscl45nm        1.407900  
U3487                     BUFX2           gscl45nm        2.346500  
U3488                     INVX1           gscl45nm        1.407900  
U3489                     INVX1           gscl45nm        1.407900  
U3490                     INVX1           gscl45nm        1.407900  
U3491                     BUFX2           gscl45nm        2.346500  
U3492                     BUFX2           gscl45nm        2.346500  
U3493                     BUFX2           gscl45nm        2.346500  
U3494                     BUFX2           gscl45nm        2.346500  
U3495                     BUFX2           gscl45nm        2.346500  
U3496                     BUFX2           gscl45nm        2.346500  
U3497                     BUFX2           gscl45nm        2.346500  
U3498                     BUFX2           gscl45nm        2.346500  
U3499                     BUFX2           gscl45nm        2.346500  
U3500                     INVX1           gscl45nm        1.407900  
U3501                     BUFX2           gscl45nm        2.346500  
U3502                     BUFX2           gscl45nm        2.346500  
U3503                     BUFX2           gscl45nm        2.346500  
U3504                     BUFX2           gscl45nm        2.346500  
U3505                     BUFX2           gscl45nm        2.346500  
U3506                     BUFX2           gscl45nm        2.346500  
U3507                     BUFX2           gscl45nm        2.346500  
U3508                     BUFX2           gscl45nm        2.346500  
U3509                     BUFX2           gscl45nm        2.346500  
U3510                     INVX1           gscl45nm        1.407900  
U3511                     AND2X1          gscl45nm        2.346500  
U3512                     INVX1           gscl45nm        1.407900  
U3513                     BUFX2           gscl45nm        2.346500  
U3514                     BUFX2           gscl45nm        2.346500  
U3515                     BUFX2           gscl45nm        2.346500  
U3516                     BUFX2           gscl45nm        2.346500  
U3517                     BUFX2           gscl45nm        2.346500  
U3518                     BUFX2           gscl45nm        2.346500  
U3519                     BUFX2           gscl45nm        2.346500  
U3520                     INVX1           gscl45nm        1.407900  
U3521                     INVX1           gscl45nm        1.407900  
U3522                     INVX1           gscl45nm        1.407900  
U3523                     INVX1           gscl45nm        1.407900  
U3524                     INVX1           gscl45nm        1.407900  
U3525                     INVX1           gscl45nm        1.407900  
U3526                     BUFX2           gscl45nm        2.346500  
U3527                     BUFX2           gscl45nm        2.346500  
U3528                     BUFX2           gscl45nm        2.346500  
U3529                     BUFX2           gscl45nm        2.346500  
U3530                     BUFX2           gscl45nm        2.346500  
U3531                     BUFX2           gscl45nm        2.346500  
U3532                     BUFX2           gscl45nm        2.346500  
U3533                     BUFX2           gscl45nm        2.346500  
U3534                     BUFX2           gscl45nm        2.346500  
U3535                     BUFX2           gscl45nm        2.346500  
U3536                     BUFX2           gscl45nm        2.346500  
U3537                     BUFX2           gscl45nm        2.346500  
U3538                     AND2X1          gscl45nm        2.346500  
U3539                     INVX1           gscl45nm        1.407900  
U3540                     INVX1           gscl45nm        1.407900  
U3541                     BUFX2           gscl45nm        2.346500  
U3542                     BUFX2           gscl45nm        2.346500  
U3543                     BUFX2           gscl45nm        2.346500  
U3544                     BUFX2           gscl45nm        2.346500  
U3545                     BUFX2           gscl45nm        2.346500  
U3546                     INVX1           gscl45nm        1.407900  
U3547                     INVX1           gscl45nm        1.407900  
U3548                     BUFX2           gscl45nm        2.346500  
U3549                     BUFX2           gscl45nm        2.346500  
U3550                     BUFX2           gscl45nm        2.346500  
U3551                     BUFX2           gscl45nm        2.346500  
U3552                     BUFX2           gscl45nm        2.346500  
U3553                     BUFX2           gscl45nm        2.346500  
U3554                     BUFX2           gscl45nm        2.346500  
U3555                     BUFX2           gscl45nm        2.346500  
U3556                     BUFX2           gscl45nm        2.346500  
U3557                     BUFX2           gscl45nm        2.346500  
U3558                     BUFX2           gscl45nm        2.346500  
U3559                     BUFX2           gscl45nm        2.346500  
U3560                     BUFX2           gscl45nm        2.346500  
U3561                     BUFX2           gscl45nm        2.346500  
U3562                     AND2X1          gscl45nm        2.346500  
U3563                     INVX1           gscl45nm        1.407900  
U3564                     BUFX2           gscl45nm        2.346500  
U3565                     BUFX2           gscl45nm        2.346500  
U3566                     BUFX2           gscl45nm        2.346500  
U3567                     BUFX2           gscl45nm        2.346500  
U3568                     INVX1           gscl45nm        1.407900  
U3569                     BUFX2           gscl45nm        2.346500  
U3570                     BUFX2           gscl45nm        2.346500  
U3571                     BUFX2           gscl45nm        2.346500  
U3572                     BUFX2           gscl45nm        2.346500  
U3573                     BUFX2           gscl45nm        2.346500  
U3574                     BUFX2           gscl45nm        2.346500  
U3575                     BUFX2           gscl45nm        2.346500  
U3576                     BUFX2           gscl45nm        2.346500  
U3577                     BUFX2           gscl45nm        2.346500  
U3578                     INVX1           gscl45nm        1.407900  
U3579                     INVX1           gscl45nm        1.407900  
U3580                     INVX1           gscl45nm        1.407900  
U3581                     BUFX2           gscl45nm        2.346500  
U3582                     BUFX2           gscl45nm        2.346500  
U3583                     BUFX2           gscl45nm        2.346500  
U3584                     BUFX2           gscl45nm        2.346500  
U3585                     BUFX2           gscl45nm        2.346500  
U3586                     BUFX2           gscl45nm        2.346500  
U3587                     INVX1           gscl45nm        1.407900  
U3588                     BUFX2           gscl45nm        2.346500  
U3589                     INVX1           gscl45nm        1.407900  
U3590                     INVX1           gscl45nm        1.407900  
U3591                     BUFX2           gscl45nm        2.346500  
U3592                     BUFX2           gscl45nm        2.346500  
U3593                     BUFX2           gscl45nm        2.346500  
U3594                     BUFX2           gscl45nm        2.346500  
U3595                     INVX1           gscl45nm        1.407900  
U3596                     INVX1           gscl45nm        1.407900  
U3597                     AND2X1          gscl45nm        2.346500  
U3598                     AND2X1          gscl45nm        2.346500  
U3599                     AND2X1          gscl45nm        2.346500  
U3600                     XOR2X1          gscl45nm        4.693000  
U3604                     INVX1           gscl45nm        1.407900  
U3605                     INVX1           gscl45nm        1.407900  
U3606                     INVX1           gscl45nm        1.407900  
U3607                     INVX1           gscl45nm        1.407900  
U3608                     NOR3X1          gscl45nm        2.815800  
U3609                     NOR3X1          gscl45nm        2.815800  
U3610                     INVX1           gscl45nm        1.407900  
U3611                     INVX1           gscl45nm        1.407900  
U3612                     OAI21X1         gscl45nm        2.815800  
U3613                     NOR3X1          gscl45nm        2.815800  
U3614                     BUFX2           gscl45nm        2.346500  
U3615                     AND2X1          gscl45nm        2.346500  
U3616                     AND2X1          gscl45nm        2.346500  
U3617                     INVX1           gscl45nm        1.407900  
U3618                     NOR3X1          gscl45nm        2.815800  
U3619                     INVX1           gscl45nm        1.407900  
U3620                     AOI21X1         gscl45nm        2.815800  
U3621                     INVX1           gscl45nm        1.407900  
U3622                     INVX1           gscl45nm        1.407900  
U3623                     BUFX2           gscl45nm        2.346500  
U3624                     INVX1           gscl45nm        1.407900  
U3625                     INVX1           gscl45nm        1.407900  
U3626                     INVX1           gscl45nm        1.407900  
U3627                     INVX1           gscl45nm        1.407900  
U3628                     INVX1           gscl45nm        1.407900  
U3629                     INVX1           gscl45nm        1.407900  
U3630                     AND2X1          gscl45nm        2.346500  
U3631                     NOR3X1          gscl45nm        2.815800  
U3632                     NOR3X1          gscl45nm        2.815800  
U3633                     NOR3X1          gscl45nm        2.815800  
U3634                     NOR3X1          gscl45nm        2.815800  
U3635                     NOR3X1          gscl45nm        2.815800  
U3636                     XNOR2X1         gscl45nm        4.693000  
U3637                     AND2X1          gscl45nm        2.346500  
U3638                     INVX1           gscl45nm        1.407900  
U3639                     INVX1           gscl45nm        1.407900  
U3640                     INVX1           gscl45nm        1.407900  
U3641                     INVX1           gscl45nm        1.407900  
U3642                     NOR3X1          gscl45nm        2.815800  
U3643                     XOR2X1          gscl45nm        4.693000  
U3644                     AND2X1          gscl45nm        2.346500  
U3645                     XNOR2X1         gscl45nm        4.693000  
U3646                     AND2X1          gscl45nm        2.346500  
U3647                     INVX1           gscl45nm        1.407900  
U3648                     BUFX2           gscl45nm        2.346500  
U3649                     AND2X1          gscl45nm        2.346500  
U3650                     AND2X1          gscl45nm        2.346500  
U3651                     XOR2X1          gscl45nm        4.693000  
U3652                     AND2X1          gscl45nm        2.346500  
U3653                     XOR2X1          gscl45nm        4.693000  
U3654                     AND2X1          gscl45nm        2.346500  
U3655                     XOR2X1          gscl45nm        4.693000  
U3656                     AND2X1          gscl45nm        2.346500  
U3657                     XNOR2X1         gscl45nm        4.693000  
U3658                     AND2X1          gscl45nm        2.346500  
U3659                     XOR2X1          gscl45nm        4.693000  
U3660                     AND2X1          gscl45nm        2.346500  
U3661                     XOR2X1          gscl45nm        4.693000  
U3662                     AND2X1          gscl45nm        2.346500  
U3663                     XNOR2X1         gscl45nm        4.693000  
U3664                     AND2X1          gscl45nm        2.346500  
U3665                     XNOR2X1         gscl45nm        4.693000  
U3666                     AND2X1          gscl45nm        2.346500  
U3667                     XOR2X1          gscl45nm        4.693000  
U3668                     AND2X1          gscl45nm        2.346500  
U3669                     XNOR2X1         gscl45nm        4.693000  
U3670                     AND2X1          gscl45nm        2.346500  
U3671                     XNOR2X1         gscl45nm        4.693000  
U3672                     AND2X1          gscl45nm        2.346500  
U3673                     XNOR2X1         gscl45nm        4.693000  
U3674                     AND2X1          gscl45nm        2.346500  
U3675                     XOR2X1          gscl45nm        4.693000  
U3676                     AND2X1          gscl45nm        2.346500  
U3677                     INVX1           gscl45nm        1.407900  
U3678                     INVX1           gscl45nm        1.407900  
U3679                     INVX1           gscl45nm        1.407900  
U3680                     INVX1           gscl45nm        1.407900  
U3681                     NAND3X1         gscl45nm        2.346500  
U3682                     NOR3X1          gscl45nm        2.815800  
U3683                     OAI21X1         gscl45nm        2.815800  
U3684                     NAND3X1         gscl45nm        2.346500  
U3685                     OAI21X1         gscl45nm        2.815800  
U3686                     AOI22X1         gscl45nm        3.285100  
U3687                     AOI21X1         gscl45nm        2.815800  
U3688                     OAI21X1         gscl45nm        2.815800  
U3689                     NAND3X1         gscl45nm        2.346500  
U3690                     AND2X1          gscl45nm        2.346500  
U3691                     AND2X1          gscl45nm        2.346500  
U3692                     OAI21X1         gscl45nm        2.815800  
U3693                     OAI21X1         gscl45nm        2.815800  
U3694                     AOI22X1         gscl45nm        3.285100  
U3695                     INVX1           gscl45nm        1.407900  
U3696                     INVX1           gscl45nm        1.407900  
U3697                     OAI21X1         gscl45nm        2.815800  
U3698                     MUX2X1          gscl45nm        3.754400  
U3699                     INVX1           gscl45nm        1.407900  
U3700                     MUX2X1          gscl45nm        3.754400  
U3701                     INVX1           gscl45nm        1.407900  
U3702                     XOR2X1          gscl45nm        4.693000  
U3703                     MUX2X1          gscl45nm        3.754400  
U3704                     INVX1           gscl45nm        1.407900  
U3705                     INVX1           gscl45nm        1.407900  
U3706                     OAI21X1         gscl45nm        2.815800  
U3707                     XOR2X1          gscl45nm        4.693000  
U3708                     XNOR2X1         gscl45nm        4.693000  
U3709                     MUX2X1          gscl45nm        3.754400  
U3710                     OAI21X1         gscl45nm        2.815800  
U3711                     AOI21X1         gscl45nm        2.815800  
U3712                     INVX1           gscl45nm        1.407900  
U3713                     MUX2X1          gscl45nm        3.754400  
U3714                     AOI22X1         gscl45nm        3.285100  
U3715                     INVX1           gscl45nm        1.407900  
U3716                     INVX1           gscl45nm        1.407900  
U3717                     MUX2X1          gscl45nm        3.754400  
U3718                     OAI21X1         gscl45nm        2.815800  
U3719                     AOI22X1         gscl45nm        3.285100  
U3720                     INVX1           gscl45nm        1.407900  
U3721                     AOI21X1         gscl45nm        2.815800  
U3722                     NOR3X1          gscl45nm        2.815800  
U3723                     AOI22X1         gscl45nm        3.285100  
U3724                     INVX1           gscl45nm        1.407900  
U3725                     AOI22X1         gscl45nm        3.285100  
U3726                     INVX1           gscl45nm        1.407900  
U3727                     AOI22X1         gscl45nm        3.285100  
U3728                     INVX1           gscl45nm        1.407900  
U3729                     AOI21X1         gscl45nm        2.815800  
U3730                     NOR3X1          gscl45nm        2.815800  
U3731                     AOI22X1         gscl45nm        3.285100  
U3732                     INVX1           gscl45nm        1.407900  
U3733                     AOI22X1         gscl45nm        3.285100  
U3734                     INVX1           gscl45nm        1.407900  
U3735                     AOI22X1         gscl45nm        3.285100  
U3736                     INVX1           gscl45nm        1.407900  
U3737                     AOI21X1         gscl45nm        2.815800  
U3738                     NOR3X1          gscl45nm        2.815800  
U3739                     AOI22X1         gscl45nm        3.285100  
U3740                     INVX1           gscl45nm        1.407900  
U3741                     AOI22X1         gscl45nm        3.285100  
U3742                     INVX1           gscl45nm        1.407900  
U3743                     AOI22X1         gscl45nm        3.285100  
U3744                     INVX1           gscl45nm        1.407900  
U3745                     AOI21X1         gscl45nm        2.815800  
U3746                     NOR3X1          gscl45nm        2.815800  
U3747                     AOI22X1         gscl45nm        3.285100  
U3748                     INVX1           gscl45nm        1.407900  
U3749                     AOI22X1         gscl45nm        3.285100  
U3750                     INVX1           gscl45nm        1.407900  
U3751                     AOI22X1         gscl45nm        3.285100  
U3752                     INVX1           gscl45nm        1.407900  
U3753                     AOI21X1         gscl45nm        2.815800  
U3754                     NOR3X1          gscl45nm        2.815800  
U3755                     AOI22X1         gscl45nm        3.285100  
U3756                     INVX1           gscl45nm        1.407900  
U3757                     AOI22X1         gscl45nm        3.285100  
U3758                     INVX1           gscl45nm        1.407900  
U3759                     AOI22X1         gscl45nm        3.285100  
U3760                     INVX1           gscl45nm        1.407900  
U3761                     AOI21X1         gscl45nm        2.815800  
U3762                     NOR3X1          gscl45nm        2.815800  
U3763                     AOI22X1         gscl45nm        3.285100  
U3764                     INVX1           gscl45nm        1.407900  
U3765                     AOI22X1         gscl45nm        3.285100  
U3766                     INVX1           gscl45nm        1.407900  
U3767                     AOI22X1         gscl45nm        3.285100  
U3768                     INVX1           gscl45nm        1.407900  
U3769                     AOI21X1         gscl45nm        2.815800  
U3770                     NOR3X1          gscl45nm        2.815800  
U3771                     AOI22X1         gscl45nm        3.285100  
U3772                     INVX1           gscl45nm        1.407900  
U3773                     AOI22X1         gscl45nm        3.285100  
U3774                     INVX1           gscl45nm        1.407900  
U3775                     AOI22X1         gscl45nm        3.285100  
U3776                     INVX1           gscl45nm        1.407900  
U3777                     AOI21X1         gscl45nm        2.815800  
U3778                     NOR3X1          gscl45nm        2.815800  
U3779                     AOI22X1         gscl45nm        3.285100  
U3780                     INVX1           gscl45nm        1.407900  
U3781                     AOI22X1         gscl45nm        3.285100  
U3782                     INVX1           gscl45nm        1.407900  
U3783                     AOI21X1         gscl45nm        2.815800  
U3784                     NOR3X1          gscl45nm        2.815800  
U3785                     AOI22X1         gscl45nm        3.285100  
U3786                     INVX1           gscl45nm        1.407900  
U3787                     AOI22X1         gscl45nm        3.285100  
U3788                     INVX1           gscl45nm        1.407900  
U3789                     AND2X1          gscl45nm        2.346500  
U3790                     INVX1           gscl45nm        1.407900  
U3791                     INVX1           gscl45nm        1.407900  
U3792                     AOI21X1         gscl45nm        2.815800  
U3793                     MUX2X1          gscl45nm        3.754400  
U3794                     INVX1           gscl45nm        1.407900  
U3795                     MUX2X1          gscl45nm        3.754400  
U3796                     INVX1           gscl45nm        1.407900  
U3797                     MUX2X1          gscl45nm        3.754400  
U3798                     INVX1           gscl45nm        1.407900  
U3799                     OAI21X1         gscl45nm        2.815800  
U3800                     XOR2X1          gscl45nm        4.693000  
U3801                     XNOR2X1         gscl45nm        4.693000  
U3802                     MUX2X1          gscl45nm        3.754400  
U3803                     XNOR2X1         gscl45nm        4.693000  
U3804                     XNOR2X1         gscl45nm        4.693000  
U3805                     INVX1           gscl45nm        1.407900  
U3806                     INVX1           gscl45nm        1.407900  
U3807                     NOR3X1          gscl45nm        2.815800  
U3808                     AOI21X1         gscl45nm        2.815800  
U3809                     OAI21X1         gscl45nm        2.815800  
U3810                     INVX1           gscl45nm        1.407900  
U3811                     INVX1           gscl45nm        1.407900  
U3812                     AOI21X1         gscl45nm        2.815800  
U3813                     OAI21X1         gscl45nm        2.815800  
U3814                     INVX1           gscl45nm        1.407900  
U3815                     XOR2X1          gscl45nm        4.693000  
U3816                     AOI21X1         gscl45nm        2.815800  
U3817                     AND2X1          gscl45nm        2.346500  
U3818                     OAI21X1         gscl45nm        2.815800  
U3819                     INVX1           gscl45nm        1.407900  
U3821                     INVX1           gscl45nm        1.407900  
U3822                     INVX1           gscl45nm        1.407900  
U3824                     NOR3X1          gscl45nm        2.815800  
U3825                     NOR3X1          gscl45nm        2.815800  
U3826                     NOR3X1          gscl45nm        2.815800  
U3827                     NOR3X1          gscl45nm        2.815800  
U3828                     NOR3X1          gscl45nm        2.815800  
U3829                     NOR3X1          gscl45nm        2.815800  
U3830                     NOR3X1          gscl45nm        2.815800  
U3831                     AND2X1          gscl45nm        2.346500  
U3832                     NOR3X1          gscl45nm        2.815800  
U3833                     NOR3X1          gscl45nm        2.815800  
U3834                     NOR3X1          gscl45nm        2.815800  
U3835                     NOR3X1          gscl45nm        2.815800  
U3836                     NOR3X1          gscl45nm        2.815800  
U3837                     NOR3X1          gscl45nm        2.815800  
U3838                     NOR3X1          gscl45nm        2.815800  
U3839                     NOR3X1          gscl45nm        2.815800  
U3840                     AND2X1          gscl45nm        2.346500  
U3841                     NOR3X1          gscl45nm        2.815800  
U3842                     NOR3X1          gscl45nm        2.815800  
U3843                     NOR3X1          gscl45nm        2.815800  
U3844                     NOR3X1          gscl45nm        2.815800  
U3845                     NOR3X1          gscl45nm        2.815800  
U3846                     NOR3X1          gscl45nm        2.815800  
U3847                     AND2X1          gscl45nm        2.346500  
U3848                     NOR3X1          gscl45nm        2.815800  
U3849                     NOR3X1          gscl45nm        2.815800  
U3850                     NOR3X1          gscl45nm        2.815800  
U3851                     AND2X1          gscl45nm        2.346500  
U3852                     NOR3X1          gscl45nm        2.815800  
U3853                     NOR3X1          gscl45nm        2.815800  
U3854                     NOR3X1          gscl45nm        2.815800  
U3855                     AND2X1          gscl45nm        2.346500  
U3856                     NOR3X1          gscl45nm        2.815800  
U3857                     NOR3X1          gscl45nm        2.815800  
U3858                     AND2X1          gscl45nm        2.346500  
U3859                     NOR3X1          gscl45nm        2.815800  
U3860                     OAI21X1         gscl45nm        2.815800  
U3861                     AOI21X1         gscl45nm        2.815800  
U3862                     INVX1           gscl45nm        1.407900  
U3863                     INVX1           gscl45nm        1.407900  
U3864                     INVX1           gscl45nm        1.407900  
U3865                     NOR3X1          gscl45nm        2.815800  
U3866                     INVX1           gscl45nm        1.407900  
U3867                     NOR3X1          gscl45nm        2.815800  
U3868                     AOI22X1         gscl45nm        3.285100  
U3869                     AND2X1          gscl45nm        2.346500  
U3870                     AND2X1          gscl45nm        2.346500  
U3871                     AOI22X1         gscl45nm        3.285100  
U3872                     AOI21X1         gscl45nm        2.815800  
U3873                     AND2X1          gscl45nm        2.346500  
U3874                     AOI22X1         gscl45nm        3.285100  
U3875                     NAND3X1         gscl45nm        2.346500  
U3876                     INVX1           gscl45nm        1.407900  
U3877                     AND2X1          gscl45nm        2.346500  
U3878                     AND2X1          gscl45nm        2.346500  
U3879                     AND2X1          gscl45nm        2.346500  
U3880                     AND2X1          gscl45nm        2.346500  
U3881                     AOI22X1         gscl45nm        3.285100  
U3882                     INVX1           gscl45nm        1.407900  
U3883                     AND2X1          gscl45nm        2.346500  
U3884                     OAI21X1         gscl45nm        2.815800  
U3885                     AOI21X1         gscl45nm        2.815800  
U3886                     INVX1           gscl45nm        1.407900  
U3887                     NAND3X1         gscl45nm        2.346500  
U3888                     AOI21X1         gscl45nm        2.815800  
U3889                     AND2X1          gscl45nm        2.346500  
U3890                     OAI21X1         gscl45nm        2.815800  
U3891                     AOI22X1         gscl45nm        3.285100  
U3892                     OAI21X1         gscl45nm        2.815800  
U3893                     AND2X1          gscl45nm        2.346500  
U3894                     AOI22X1         gscl45nm        3.285100  
U3895                     NAND3X1         gscl45nm        2.346500  
U3896                     AND2X1          gscl45nm        2.346500  
U3897                     AOI22X1         gscl45nm        3.285100  
U3898                     NAND3X1         gscl45nm        2.346500  
U3899                     OAI21X1         gscl45nm        2.815800  
U3900                     INVX1           gscl45nm        1.407900  
U3901                     NAND3X1         gscl45nm        2.346500  
U3902                     AOI21X1         gscl45nm        2.815800  
U3903                     OAI21X1         gscl45nm        2.815800  
U3904                     NAND3X1         gscl45nm        2.346500  
U3905                     OAI21X1         gscl45nm        2.815800  
U3906                     AOI22X1         gscl45nm        3.285100  
U3907                     AOI22X1         gscl45nm        3.285100  
U3908                     NAND3X1         gscl45nm        2.346500  
U3909                     AOI22X1         gscl45nm        3.285100  
U3910                     NAND3X1         gscl45nm        2.346500  
U3911                     AOI22X1         gscl45nm        3.285100  
U3912                     AOI22X1         gscl45nm        3.285100  
U3913                     AND2X1          gscl45nm        2.346500  
U3914                     AOI22X1         gscl45nm        3.285100  
U3915                     NAND3X1         gscl45nm        2.346500  
U3916                     AOI21X1         gscl45nm        2.815800  
U3917                     AOI22X1         gscl45nm        3.285100  
U3918                     AOI22X1         gscl45nm        3.285100  
U3919                     OAI21X1         gscl45nm        2.815800  
U3920                     NAND3X1         gscl45nm        2.346500  
U3921                     AOI22X1         gscl45nm        3.285100  
U3922                     AOI22X1         gscl45nm        3.285100  
U3923                     AOI22X1         gscl45nm        3.285100  
U3924                     NAND3X1         gscl45nm        2.346500  
U3925                     AOI22X1         gscl45nm        3.285100  
U3926                     AOI22X1         gscl45nm        3.285100  
U3927                     AOI22X1         gscl45nm        3.285100  
U3928                     NAND3X1         gscl45nm        2.346500  
U3929                     AOI22X1         gscl45nm        3.285100  
U3930                     AOI22X1         gscl45nm        3.285100  
U3931                     OAI21X1         gscl45nm        2.815800  
U3932                     AOI22X1         gscl45nm        3.285100  
U3933                     NAND3X1         gscl45nm        2.346500  
U3934                     AOI22X1         gscl45nm        3.285100  
U3935                     AOI22X1         gscl45nm        3.285100  
U3936                     AOI22X1         gscl45nm        3.285100  
U3937                     NAND3X1         gscl45nm        2.346500  
U3938                     AOI22X1         gscl45nm        3.285100  
U3939                     AOI22X1         gscl45nm        3.285100  
U3940                     AOI22X1         gscl45nm        3.285100  
U3941                     NAND3X1         gscl45nm        2.346500  
U3942                     AOI21X1         gscl45nm        2.815800  
U3943                     AOI22X1         gscl45nm        3.285100  
U3944                     AOI22X1         gscl45nm        3.285100  
U3945                     OAI21X1         gscl45nm        2.815800  
U3946                     NAND3X1         gscl45nm        2.346500  
U3947                     AOI22X1         gscl45nm        3.285100  
U3948                     AOI22X1         gscl45nm        3.285100  
U3949                     AOI22X1         gscl45nm        3.285100  
U3950                     NAND3X1         gscl45nm        2.346500  
U3951                     AOI22X1         gscl45nm        3.285100  
U3952                     AOI22X1         gscl45nm        3.285100  
U3953                     AOI22X1         gscl45nm        3.285100  
U3954                     NAND3X1         gscl45nm        2.346500  
U3955                     AOI22X1         gscl45nm        3.285100  
U3956                     AOI22X1         gscl45nm        3.285100  
U3957                     OAI21X1         gscl45nm        2.815800  
U3958                     AOI22X1         gscl45nm        3.285100  
U3959                     NAND3X1         gscl45nm        2.346500  
U3960                     AOI22X1         gscl45nm        3.285100  
U3961                     AOI22X1         gscl45nm        3.285100  
U3962                     AOI22X1         gscl45nm        3.285100  
U3963                     NAND3X1         gscl45nm        2.346500  
U3964                     NAND3X1         gscl45nm        2.346500  
U3965                     INVX1           gscl45nm        1.407900  
U3966                     AOI22X1         gscl45nm        3.285100  
U3967                     NAND3X1         gscl45nm        2.346500  
U3968                     AOI22X1         gscl45nm        3.285100  
U3969                     AOI22X1         gscl45nm        3.285100  
U3970                     AOI22X1         gscl45nm        3.285100  
U3971                     NAND3X1         gscl45nm        2.346500  
U3972                     NAND3X1         gscl45nm        2.346500  
U3973                     AOI21X1         gscl45nm        2.815800  
U3974                     AOI22X1         gscl45nm        3.285100  
U3975                     AOI22X1         gscl45nm        3.285100  
U3976                     AOI22X1         gscl45nm        3.285100  
U3977                     OAI21X1         gscl45nm        2.815800  
U3978                     AOI22X1         gscl45nm        3.285100  
U3979                     NAND3X1         gscl45nm        2.346500  
U3980                     AOI22X1         gscl45nm        3.285100  
U3981                     AOI22X1         gscl45nm        3.285100  
U3982                     AOI22X1         gscl45nm        3.285100  
U3983                     AOI21X1         gscl45nm        2.815800  
U3984                     NAND3X1         gscl45nm        2.346500  
U3985                     AOI22X1         gscl45nm        3.285100  
U3986                     AOI22X1         gscl45nm        3.285100  
U3987                     AOI22X1         gscl45nm        3.285100  
U3988                     NAND3X1         gscl45nm        2.346500  
U3989                     NAND3X1         gscl45nm        2.346500  
U3990                     AOI21X1         gscl45nm        2.815800  
U3991                     AOI22X1         gscl45nm        3.285100  
U3992                     AOI21X1         gscl45nm        2.815800  
U3993                     AOI22X1         gscl45nm        3.285100  
U3994                     NAND3X1         gscl45nm        2.346500  
U3995                     NAND3X1         gscl45nm        2.346500  
U3996                     OR2X1           gscl45nm        2.346500  
U3997                     AOI22X1         gscl45nm        3.285100  
U3998                     AOI22X1         gscl45nm        3.285100  
U3999                     AOI21X1         gscl45nm        2.815800  
U4000                     NAND3X1         gscl45nm        2.346500  
U4001                     NAND3X1         gscl45nm        2.346500  
U4002                     AOI22X1         gscl45nm        3.285100  
U4003                     AOI22X1         gscl45nm        3.285100  
U4004                     AOI21X1         gscl45nm        2.815800  
U4005                     OAI21X1         gscl45nm        2.815800  
U4006                     AOI21X1         gscl45nm        2.815800  
U4007                     OAI21X1         gscl45nm        2.815800  
U4008                     AOI22X1         gscl45nm        3.285100  
U4009                     AOI22X1         gscl45nm        3.285100  
U4010                     NAND3X1         gscl45nm        2.346500  
U4011                     AOI22X1         gscl45nm        3.285100  
U4012                     NAND3X1         gscl45nm        2.346500  
U4013                     AOI22X1         gscl45nm        3.285100  
U4014                     AOI21X1         gscl45nm        2.815800  
U4015                     NAND3X1         gscl45nm        2.346500  
U4016                     NAND3X1         gscl45nm        2.346500  
U4017                     NAND3X1         gscl45nm        2.346500  
U4018                     NAND3X1         gscl45nm        2.346500  
U4019                     NOR3X1          gscl45nm        2.815800  
U4020                     INVX1           gscl45nm        1.407900  
U4021                     INVX1           gscl45nm        1.407900  
U4022                     NAND3X1         gscl45nm        2.346500  
U4023                     NOR3X1          gscl45nm        2.815800  
U4024                     NOR3X1          gscl45nm        2.815800  
U4025                     INVX1           gscl45nm        1.407900  
U4026                     NOR3X1          gscl45nm        2.815800  
U4027                     NOR3X1          gscl45nm        2.815800  
U4028                     INVX1           gscl45nm        1.407900  
U4029                     INVX1           gscl45nm        1.407900  
U4030                     NAND3X1         gscl45nm        2.346500  
U4031                     NOR3X1          gscl45nm        2.815800  
U4032                     NOR3X1          gscl45nm        2.815800  
U4033                     NAND3X1         gscl45nm        2.346500  
U4034                     INVX1           gscl45nm        1.407900  
U4035                     NOR3X1          gscl45nm        2.815800  
U4036                     INVX1           gscl45nm        1.407900  
U4037                     NOR3X1          gscl45nm        2.815800  
U4038                     OR2X1           gscl45nm        2.346500  
U4039                     INVX1           gscl45nm        1.407900  
U4040                     NOR3X1          gscl45nm        2.815800  
U4041                     OR2X1           gscl45nm        2.346500  
U4042                     NAND3X1         gscl45nm        2.346500  
U4043                     NAND3X1         gscl45nm        2.346500  
U4044                     INVX1           gscl45nm        1.407900  
U4045                     INVX1           gscl45nm        1.407900  
U4046                     INVX1           gscl45nm        1.407900  
U4047                     NAND3X1         gscl45nm        2.346500  
U4048                     NOR3X1          gscl45nm        2.815800  
U4049                     INVX1           gscl45nm        1.407900  
U4050                     NAND3X1         gscl45nm        2.346500  
U4051                     NAND3X1         gscl45nm        2.346500  
U4052                     NAND3X1         gscl45nm        2.346500  
U4053                     AOI21X1         gscl45nm        2.815800  
U4054                     NAND3X1         gscl45nm        2.346500  
U4055                     NAND3X1         gscl45nm        2.346500  
U4056                     OAI21X1         gscl45nm        2.815800  
U4057                     AOI22X1         gscl45nm        3.285100  
U4058                     NOR3X1          gscl45nm        2.815800  
U4059                     INVX1           gscl45nm        1.407900  
U4060                     INVX1           gscl45nm        1.407900  
U4061                     NOR3X1          gscl45nm        2.815800  
U4062                     NOR3X1          gscl45nm        2.815800  
U4063                     NOR3X1          gscl45nm        2.815800  
U4064                     NOR3X1          gscl45nm        2.815800  
U4065                     INVX1           gscl45nm        1.407900  
U4066                     INVX1           gscl45nm        1.407900  
U4067                     INVX1           gscl45nm        1.407900  
U4068                     NAND3X1         gscl45nm        2.346500  
U4069                     NOR3X1          gscl45nm        2.815800  
U4070                     INVX1           gscl45nm        1.407900  
U4071                     NAND3X1         gscl45nm        2.346500  
U4072                     OAI21X1         gscl45nm        2.815800  
U4073                     OAI21X1         gscl45nm        2.815800  
U4074                     INVX1           gscl45nm        1.407900  
U4075                     AOI21X1         gscl45nm        2.815800  
U4076                     AOI22X1         gscl45nm        3.285100  
U4077                     NOR3X1          gscl45nm        2.815800  
U4078                     AOI22X1         gscl45nm        3.285100  
U4079                     NAND3X1         gscl45nm        2.346500  
U4080                     AOI22X1         gscl45nm        3.285100  
U4081                     OAI21X1         gscl45nm        2.815800  
U4082                     NAND3X1         gscl45nm        2.346500  
U4083                     NOR3X1          gscl45nm        2.815800  
U4084                     AOI21X1         gscl45nm        2.815800  
U4085                     INVX1           gscl45nm        1.407900  
U4086                     OAI21X1         gscl45nm        2.815800  
U4087                     INVX1           gscl45nm        1.407900  
U4088                     INVX1           gscl45nm        1.407900  
U4089                     OR2X1           gscl45nm        2.346500  
U4090                     INVX1           gscl45nm        1.407900  
U4091                     AOI21X1         gscl45nm        2.815800  
U4092                     AND2X1          gscl45nm        2.346500  
U4093                     AOI21X1         gscl45nm        2.815800  
U4094                     AOI21X1         gscl45nm        2.815800  
U4095                     OAI21X1         gscl45nm        2.815800  
U4096                     INVX1           gscl45nm        1.407900  
U4097                     OAI21X1         gscl45nm        2.815800  
U4098                     INVX1           gscl45nm        1.407900  
U4099                     HAX1            gscl45nm        4.693000  r
U4100                     AOI21X1         gscl45nm        2.815800  
U4101                     AOI21X1         gscl45nm        2.815800  
U4102                     FAX1            gscl45nm        8.916700  r
U4103                     FAX1            gscl45nm        8.916700  r
U4104                     OAI21X1         gscl45nm        2.815800  
U4105                     INVX1           gscl45nm        1.407900  
U4106                     AOI21X1         gscl45nm        2.815800  
U4107                     AOI21X1         gscl45nm        2.815800  
U4108                     MUX2X1          gscl45nm        3.754400  
U4109                     INVX1           gscl45nm        1.407900  
U4110                     MUX2X1          gscl45nm        3.754400  
U4111                     INVX1           gscl45nm        1.407900  
U4112                     MUX2X1          gscl45nm        3.754400  
U4113                     AOI21X1         gscl45nm        2.815800  
U4114                     OAI21X1         gscl45nm        2.815800  
U4115                     INVX1           gscl45nm        1.407900  
U4116                     OAI21X1         gscl45nm        2.815800  
U4117                     INVX1           gscl45nm        1.407900  
U4118                     FAX1            gscl45nm        8.916700  r
U4119                     OAI21X1         gscl45nm        2.815800  
U4120                     INVX1           gscl45nm        1.407900  
U4121                     AOI21X1         gscl45nm        2.815800  
U4122                     AOI21X1         gscl45nm        2.815800  
U4123                     FAX1            gscl45nm        8.916700  r
U4124                     FAX1            gscl45nm        8.916700  r
U4125                     FAX1            gscl45nm        8.916700  r
U4126                     OR2X1           gscl45nm        2.346500  
U4127                     MUX2X1          gscl45nm        3.754400  
U4128                     FAX1            gscl45nm        8.916700  r
U4129                     FAX1            gscl45nm        8.916700  r
U4130                     MUX2X1          gscl45nm        3.754400  
U4131                     MUX2X1          gscl45nm        3.754400  
U4132                     FAX1            gscl45nm        8.916700  r
U4133                     FAX1            gscl45nm        8.916700  r
U4134                     FAX1            gscl45nm        8.916700  r
U4135                     FAX1            gscl45nm        8.916700  r
U4136                     FAX1            gscl45nm        8.916700  r
U4137                     NOR3X1          gscl45nm        2.815800  
U4138                     NOR3X1          gscl45nm        2.815800  
U4139                     NAND3X1         gscl45nm        2.346500  
U4140                     BUFX2           gscl45nm        2.346500  
U4141                     AND2X1          gscl45nm        2.346500  
U4142                     AND2X1          gscl45nm        2.346500  
U4143                     INVX1           gscl45nm        1.407900  
U4144                     NAND3X1         gscl45nm        2.346500  
U4145                     NAND3X1         gscl45nm        2.346500  
U4146                     AOI22X1         gscl45nm        3.285100  
U4147                     NAND3X1         gscl45nm        2.346500  
U4148                     NAND3X1         gscl45nm        2.346500  
U4149                     INVX1           gscl45nm        1.407900  
U4150                     AOI22X1         gscl45nm        3.285100  
U4151                     NOR3X1          gscl45nm        2.815800  
U4152                     BUFX2           gscl45nm        2.346500  
U4153                     BUFX2           gscl45nm        2.346500  
U4154                     AOI22X1         gscl45nm        3.285100  
U4155                     AOI22X1         gscl45nm        3.285100  
U4156                     AOI22X1         gscl45nm        3.285100  
U4157                     AOI22X1         gscl45nm        3.285100  
U4158                     AOI22X1         gscl45nm        3.285100  
U4159                     AOI22X1         gscl45nm        3.285100  
U4160                     AOI22X1         gscl45nm        3.285100  
U4161                     AOI22X1         gscl45nm        3.285100  
U4162                     AOI22X1         gscl45nm        3.285100  
U4163                     AOI22X1         gscl45nm        3.285100  
U4164                     AOI22X1         gscl45nm        3.285100  
U4165                     AOI22X1         gscl45nm        3.285100  
U4166                     AOI22X1         gscl45nm        3.285100  
U4167                     AOI22X1         gscl45nm        3.285100  
U4168                     AOI22X1         gscl45nm        3.285100  
U4169                     AOI22X1         gscl45nm        3.285100  
U4170                     AOI22X1         gscl45nm        3.285100  
U4171                     AOI22X1         gscl45nm        3.285100  
U4172                     AOI22X1         gscl45nm        3.285100  
U4173                     AOI22X1         gscl45nm        3.285100  
U4174                     AOI22X1         gscl45nm        3.285100  
U4175                     AOI22X1         gscl45nm        3.285100  
U4176                     AOI22X1         gscl45nm        3.285100  
U4177                     AOI22X1         gscl45nm        3.285100  
U4178                     AOI22X1         gscl45nm        3.285100  
U4179                     AOI22X1         gscl45nm        3.285100  
U4180                     AOI22X1         gscl45nm        3.285100  
U4181                     AOI22X1         gscl45nm        3.285100  
U4182                     AOI22X1         gscl45nm        3.285100  
U4183                     AOI22X1         gscl45nm        3.285100  
U4184                     AOI22X1         gscl45nm        3.285100  
U4185                     AOI22X1         gscl45nm        3.285100  
U4186                     AOI22X1         gscl45nm        3.285100  
U4187                     AOI22X1         gscl45nm        3.285100  
U4188                     AOI22X1         gscl45nm        3.285100  
U4189                     AOI22X1         gscl45nm        3.285100  
U4190                     AOI22X1         gscl45nm        3.285100  
U4191                     AOI22X1         gscl45nm        3.285100  
U4192                     AOI22X1         gscl45nm        3.285100  
U4193                     AOI22X1         gscl45nm        3.285100  
U4194                     AOI22X1         gscl45nm        3.285100  
U4195                     AOI22X1         gscl45nm        3.285100  
U4196                     AOI22X1         gscl45nm        3.285100  
U4197                     AOI22X1         gscl45nm        3.285100  
U4198                     AOI22X1         gscl45nm        3.285100  
U4199                     AOI22X1         gscl45nm        3.285100  
U4200                     AOI22X1         gscl45nm        3.285100  
U4201                     AOI22X1         gscl45nm        3.285100  
U4202                     AOI22X1         gscl45nm        3.285100  
U4203                     AOI22X1         gscl45nm        3.285100  
U4204                     AOI22X1         gscl45nm        3.285100  
U4205                     AOI22X1         gscl45nm        3.285100  
U4206                     AOI22X1         gscl45nm        3.285100  
U4207                     AOI22X1         gscl45nm        3.285100  
U4208                     AOI22X1         gscl45nm        3.285100  
U4209                     AOI22X1         gscl45nm        3.285100  
U4210                     AOI22X1         gscl45nm        3.285100  
U4211                     AOI22X1         gscl45nm        3.285100  
U4212                     AOI22X1         gscl45nm        3.285100  
U4213                     AOI22X1         gscl45nm        3.285100  
U4214                     AOI22X1         gscl45nm        3.285100  
U4215                     AOI22X1         gscl45nm        3.285100  
U4216                     AOI22X1         gscl45nm        3.285100  
U4217                     AOI22X1         gscl45nm        3.285100  
U4218                     AOI22X1         gscl45nm        3.285100  
U4219                     AOI22X1         gscl45nm        3.285100  
U4220                     AOI22X1         gscl45nm        3.285100  
U4221                     AOI22X1         gscl45nm        3.285100  
U4222                     AOI22X1         gscl45nm        3.285100  
U4223                     AOI22X1         gscl45nm        3.285100  
U4224                     AOI22X1         gscl45nm        3.285100  
U4225                     AOI22X1         gscl45nm        3.285100  
U4226                     AOI22X1         gscl45nm        3.285100  
U4227                     AOI22X1         gscl45nm        3.285100  
U4228                     AOI22X1         gscl45nm        3.285100  
U4229                     AOI22X1         gscl45nm        3.285100  
U4230                     AOI22X1         gscl45nm        3.285100  
U4231                     AOI22X1         gscl45nm        3.285100  
U4232                     AOI22X1         gscl45nm        3.285100  
U4233                     AND2X1          gscl45nm        2.346500  
U4234                     AND2X1          gscl45nm        2.346500  
U4235                     INVX1           gscl45nm        1.407900  
U4236                     INVX1           gscl45nm        1.407900  
U4237                     INVX1           gscl45nm        1.407900  
U4238                     NOR3X1          gscl45nm        2.815800  
U4239                     NAND3X1         gscl45nm        2.346500  
U4240                     NAND3X1         gscl45nm        2.346500  
U4241                     NAND3X1         gscl45nm        2.346500  
U4242                     NAND3X1         gscl45nm        2.346500  
U4243                     BUFX2           gscl45nm        2.346500  
U4244                     INVX1           gscl45nm        1.407900  
U4245                     NAND3X1         gscl45nm        2.346500  
U4246                     NAND3X1         gscl45nm        2.346500  
U4247                     NOR3X1          gscl45nm        2.815800  
U4248                     INVX1           gscl45nm        1.407900  
U4249                     NAND3X1         gscl45nm        2.346500  
U4250                     NOR3X1          gscl45nm        2.815800  
U4251                     INVX1           gscl45nm        1.407900  
U4252                     OAI21X1         gscl45nm        2.815800  
U4253                     AND2X1          gscl45nm        2.346500  
U4254                     INVX1           gscl45nm        1.407900  
U4255                     AND2X1          gscl45nm        2.346500  
U4256                     NAND3X1         gscl45nm        2.346500  
U4257                     OAI21X1         gscl45nm        2.815800  
U4258                     NOR3X1          gscl45nm        2.815800  
U4259                     NAND3X1         gscl45nm        2.346500  
U4260                     OR2X1           gscl45nm        2.346500  
U4261                     OR2X1           gscl45nm        2.346500  
U4262                     OR2X1           gscl45nm        2.346500  
U4263                     AOI22X1         gscl45nm        3.285100  
U4264                     INVX1           gscl45nm        1.407900  
U4265                     AOI22X1         gscl45nm        3.285100  
U4266                     INVX1           gscl45nm        1.407900  
U4267                     AOI22X1         gscl45nm        3.285100  
U4268                     INVX1           gscl45nm        1.407900  
U4269                     AOI22X1         gscl45nm        3.285100  
U4270                     INVX1           gscl45nm        1.407900  
U4271                     AOI22X1         gscl45nm        3.285100  
U4272                     INVX1           gscl45nm        1.407900  
U4273                     AOI22X1         gscl45nm        3.285100  
U4274                     INVX1           gscl45nm        1.407900  
U4275                     AOI22X1         gscl45nm        3.285100  
U4276                     INVX1           gscl45nm        1.407900  
U4277                     AOI22X1         gscl45nm        3.285100  
U4278                     INVX1           gscl45nm        1.407900  
U4279                     AOI22X1         gscl45nm        3.285100  
U4280                     INVX1           gscl45nm        1.407900  
U4281                     AOI22X1         gscl45nm        3.285100  
U4282                     INVX1           gscl45nm        1.407900  
U4283                     AOI22X1         gscl45nm        3.285100  
U4284                     INVX1           gscl45nm        1.407900  
U4285                     AOI22X1         gscl45nm        3.285100  
U4286                     INVX1           gscl45nm        1.407900  
U4287                     AOI22X1         gscl45nm        3.285100  
U4288                     INVX1           gscl45nm        1.407900  
U4289                     AOI22X1         gscl45nm        3.285100  
U4290                     INVX1           gscl45nm        1.407900  
U4291                     AOI22X1         gscl45nm        3.285100  
U4292                     INVX1           gscl45nm        1.407900  
U4293                     AOI22X1         gscl45nm        3.285100  
U4294                     INVX1           gscl45nm        1.407900  
U4295                     AOI22X1         gscl45nm        3.285100  
U4296                     INVX1           gscl45nm        1.407900  
U4297                     AOI22X1         gscl45nm        3.285100  
U4298                     INVX1           gscl45nm        1.407900  
U4299                     AOI22X1         gscl45nm        3.285100  
U4300                     INVX1           gscl45nm        1.407900  
U4301                     AOI22X1         gscl45nm        3.285100  
U4302                     INVX1           gscl45nm        1.407900  
U4303                     AOI22X1         gscl45nm        3.285100  
U4304                     INVX1           gscl45nm        1.407900  
U4305                     AOI22X1         gscl45nm        3.285100  
U4306                     INVX1           gscl45nm        1.407900  
U4307                     AOI22X1         gscl45nm        3.285100  
U4308                     INVX1           gscl45nm        1.407900  
U4309                     AOI22X1         gscl45nm        3.285100  
U4310                     INVX1           gscl45nm        1.407900  
U4311                     AOI22X1         gscl45nm        3.285100  
U4312                     INVX1           gscl45nm        1.407900  
U4313                     AOI22X1         gscl45nm        3.285100  
U4314                     INVX1           gscl45nm        1.407900  
U4315                     AOI22X1         gscl45nm        3.285100  
U4316                     INVX1           gscl45nm        1.407900  
U4317                     AOI22X1         gscl45nm        3.285100  
U4318                     INVX1           gscl45nm        1.407900  
U4319                     AOI22X1         gscl45nm        3.285100  
U4320                     INVX1           gscl45nm        1.407900  
U4321                     OAI21X1         gscl45nm        2.815800  
U4322                     OAI21X1         gscl45nm        2.815800  
U4323                     AOI21X1         gscl45nm        2.815800  
U4324                     AND2X1          gscl45nm        2.346500  
U4325                     INVX1           gscl45nm        1.407900  
U4326                     AOI21X1         gscl45nm        2.815800  
U4327                     AOI21X1         gscl45nm        2.815800  
U4328                     AOI22X1         gscl45nm        3.285100  
U4329                     OR2X1           gscl45nm        2.346500  
U4330                     INVX1           gscl45nm        1.407900  
U4331                     INVX1           gscl45nm        1.407900  
U4332                     NAND3X1         gscl45nm        2.346500  
U4333                     AOI21X1         gscl45nm        2.815800  
U4334                     INVX1           gscl45nm        1.407900  
U4335                     INVX1           gscl45nm        1.407900  
U4336                     AOI22X1         gscl45nm        3.285100  
U4337                     NAND3X1         gscl45nm        2.346500  
U4338                     AOI21X1         gscl45nm        2.815800  
U4339                     NAND3X1         gscl45nm        2.346500  
U4340                     AOI22X1         gscl45nm        3.285100  
U4341                     AOI22X1         gscl45nm        3.285100  
U4342                     AOI22X1         gscl45nm        3.285100  
U4343                     NAND3X1         gscl45nm        2.346500  
U4344                     AOI21X1         gscl45nm        2.815800  
U4345                     NAND3X1         gscl45nm        2.346500  
U4346                     AOI22X1         gscl45nm        3.285100  
U4347                     NAND3X1         gscl45nm        2.346500  
U4348                     AOI21X1         gscl45nm        2.815800  
U4349                     AOI22X1         gscl45nm        3.285100  
U4350                     NAND3X1         gscl45nm        2.346500  
U4351                     AOI22X1         gscl45nm        3.285100  
U4352                     NAND3X1         gscl45nm        2.346500  
U4353                     AOI21X1         gscl45nm        2.815800  
U4354                     AOI22X1         gscl45nm        3.285100  
U4355                     NAND3X1         gscl45nm        2.346500  
U4356                     AOI22X1         gscl45nm        3.285100  
U4357                     NAND3X1         gscl45nm        2.346500  
U4358                     AOI21X1         gscl45nm        2.815800  
U4359                     AOI22X1         gscl45nm        3.285100  
U4360                     NAND3X1         gscl45nm        2.346500  
U4361                     AOI22X1         gscl45nm        3.285100  
U4362                     AOI22X1         gscl45nm        3.285100  
U4363                     NAND3X1         gscl45nm        2.346500  
U4364                     AOI21X1         gscl45nm        2.815800  
U4365                     NAND3X1         gscl45nm        2.346500  
U4366                     AOI22X1         gscl45nm        3.285100  
U4367                     AOI22X1         gscl45nm        3.285100  
U4368                     NAND3X1         gscl45nm        2.346500  
U4369                     AOI21X1         gscl45nm        2.815800  
U4370                     NAND3X1         gscl45nm        2.346500  
U4371                     AOI22X1         gscl45nm        3.285100  
U4372                     AOI22X1         gscl45nm        3.285100  
U4373                     NAND3X1         gscl45nm        2.346500  
U4374                     AOI21X1         gscl45nm        2.815800  
U4375                     NAND3X1         gscl45nm        2.346500  
U4376                     INVX1           gscl45nm        1.407900  
U4377                     AOI22X1         gscl45nm        3.285100  
U4378                     AOI22X1         gscl45nm        3.285100  
U4379                     AOI22X1         gscl45nm        3.285100  
U4380                     NOR3X1          gscl45nm        2.815800  
U4381                     INVX1           gscl45nm        1.407900  
U4382                     NAND3X1         gscl45nm        2.346500  
U4383                     AOI22X1         gscl45nm        3.285100  
U4384                     NAND3X1         gscl45nm        2.346500  
U4385                     AOI21X1         gscl45nm        2.815800  
U4386                     AOI22X1         gscl45nm        3.285100  
U4387                     NAND3X1         gscl45nm        2.346500  
U4388                     AOI22X1         gscl45nm        3.285100  
U4389                     AOI22X1         gscl45nm        3.285100  
U4390                     NAND3X1         gscl45nm        2.346500  
U4391                     AOI22X1         gscl45nm        3.285100  
U4392                     NAND3X1         gscl45nm        2.346500  
U4393                     AOI22X1         gscl45nm        3.285100  
U4394                     NAND3X1         gscl45nm        2.346500  
U4395                     AOI21X1         gscl45nm        2.815800  
U4396                     AOI22X1         gscl45nm        3.285100  
U4397                     NAND3X1         gscl45nm        2.346500  
U4398                     AOI22X1         gscl45nm        3.285100  
U4399                     AOI22X1         gscl45nm        3.285100  
U4400                     NAND3X1         gscl45nm        2.346500  
U4401                     AOI21X1         gscl45nm        2.815800  
U4402                     NAND3X1         gscl45nm        2.346500  
U4403                     AOI22X1         gscl45nm        3.285100  
U4404                     AOI22X1         gscl45nm        3.285100  
U4405                     NAND3X1         gscl45nm        2.346500  
U4406                     AOI21X1         gscl45nm        2.815800  
U4407                     NAND3X1         gscl45nm        2.346500  
U4408                     AOI22X1         gscl45nm        3.285100  
U4409                     AOI22X1         gscl45nm        3.285100  
U4410                     NAND3X1         gscl45nm        2.346500  
U4411                     AOI21X1         gscl45nm        2.815800  
U4412                     NAND3X1         gscl45nm        2.346500  
U4413                     AOI22X1         gscl45nm        3.285100  
U4414                     AOI22X1         gscl45nm        3.285100  
U4415                     AOI22X1         gscl45nm        3.285100  
U4416                     NAND3X1         gscl45nm        2.346500  
U4417                     AOI21X1         gscl45nm        2.815800  
U4418                     NAND2X1         gscl45nm        1.877200  
U4419                     AOI22X1         gscl45nm        3.285100  
U4420                     NAND3X1         gscl45nm        2.346500  
U4421                     AOI21X1         gscl45nm        2.815800  
U4422                     AOI22X1         gscl45nm        3.285100  
U4423                     NAND3X1         gscl45nm        2.346500  
U4424                     AOI22X1         gscl45nm        3.285100  
U4425                     AOI22X1         gscl45nm        3.285100  
U4426                     NAND3X1         gscl45nm        2.346500  
U4427                     AOI21X1         gscl45nm        2.815800  
U4428                     AOI22X1         gscl45nm        3.285100  
U4429                     NAND3X1         gscl45nm        2.346500  
U4430                     AOI22X1         gscl45nm        3.285100  
U4431                     AOI22X1         gscl45nm        3.285100  
U4432                     NAND3X1         gscl45nm        2.346500  
U4433                     AOI22X1         gscl45nm        3.285100  
U4434                     NAND3X1         gscl45nm        2.346500  
U4435                     AOI22X1         gscl45nm        3.285100  
U4436                     AOI22X1         gscl45nm        3.285100  
U4437                     NAND3X1         gscl45nm        2.346500  
U4438                     AOI21X1         gscl45nm        2.815800  
U4439                     AOI22X1         gscl45nm        3.285100  
U4440                     NAND3X1         gscl45nm        2.346500  
U4441                     AOI22X1         gscl45nm        3.285100  
U4442                     AOI22X1         gscl45nm        3.285100  
U4443                     AOI21X1         gscl45nm        2.815800  
U4444                     AOI22X1         gscl45nm        3.285100  
U4445                     NAND3X1         gscl45nm        2.346500  
U4446                     AOI22X1         gscl45nm        3.285100  
U4447                     AOI22X1         gscl45nm        3.285100  
U4448                     NAND3X1         gscl45nm        2.346500  
U4449                     AOI21X1         gscl45nm        2.815800  
U4450                     AOI22X1         gscl45nm        3.285100  
U4451                     NAND3X1         gscl45nm        2.346500  
U4452                     AOI22X1         gscl45nm        3.285100  
U4453                     AOI22X1         gscl45nm        3.285100  
U4454                     AOI21X1         gscl45nm        2.815800  
U4455                     AOI22X1         gscl45nm        3.285100  
U4456                     NAND3X1         gscl45nm        2.346500  
U4457                     AOI22X1         gscl45nm        3.285100  
U4458                     AOI22X1         gscl45nm        3.285100  
U4459                     NAND3X1         gscl45nm        2.346500  
U4460                     AOI21X1         gscl45nm        2.815800  
U4461                     AOI22X1         gscl45nm        3.285100  
U4462                     NAND3X1         gscl45nm        2.346500  
U4463                     INVX1           gscl45nm        1.407900  
U4464                     AOI22X1         gscl45nm        3.285100  
U4465                     NAND3X1         gscl45nm        2.346500  
U4466                     AOI22X1         gscl45nm        3.285100  
U4467                     NOR3X1          gscl45nm        2.815800  
U4468                     AOI22X1         gscl45nm        3.285100  
U4469                     AOI22X1         gscl45nm        3.285100  
U4470                     AOI22X1         gscl45nm        3.285100  
U4471                     AOI22X1         gscl45nm        3.285100  
U4472                     NAND3X1         gscl45nm        2.346500  
U4473                     AOI21X1         gscl45nm        2.815800  
U4474                     AOI22X1         gscl45nm        3.285100  
U4475                     AOI22X1         gscl45nm        3.285100  
U4476                     AND2X1          gscl45nm        2.346500  
U4477                     AOI22X1         gscl45nm        3.285100  
U4478                     NAND3X1         gscl45nm        2.346500  
U4479                     AOI21X1         gscl45nm        2.815800  
U4480                     AOI22X1         gscl45nm        3.285100  
U4481                     AOI22X1         gscl45nm        3.285100  
U4482                     AOI22X1         gscl45nm        3.285100  
U4483                     NAND3X1         gscl45nm        2.346500  
U4484                     AOI21X1         gscl45nm        2.815800  
U4485                     AOI22X1         gscl45nm        3.285100  
U4486                     AOI22X1         gscl45nm        3.285100  
U4487                     AOI22X1         gscl45nm        3.285100  
U4488                     AOI21X1         gscl45nm        2.815800  
U4489                     AOI22X1         gscl45nm        3.285100  
U4490                     AOI22X1         gscl45nm        3.285100  
U4491                     AOI22X1         gscl45nm        3.285100  
U4492                     NAND3X1         gscl45nm        2.346500  
U4493                     AOI21X1         gscl45nm        2.815800  
U4494                     AOI22X1         gscl45nm        3.285100  
U4495                     AOI22X1         gscl45nm        3.285100  
U4496                     AOI22X1         gscl45nm        3.285100  
U4497                     AOI21X1         gscl45nm        2.815800  
U4498                     AOI22X1         gscl45nm        3.285100  
U4499                     AOI22X1         gscl45nm        3.285100  
U4500                     AOI22X1         gscl45nm        3.285100  
U4501                     NAND3X1         gscl45nm        2.346500  
U4502                     AOI21X1         gscl45nm        2.815800  
U4503                     AND2X1          gscl45nm        2.346500  
U4504                     AOI22X1         gscl45nm        3.285100  
U4505                     AOI22X1         gscl45nm        3.285100  
U4506                     AOI22X1         gscl45nm        3.285100  
U4507                     AOI22X1         gscl45nm        3.285100  
U4508                     AOI22X1         gscl45nm        3.285100  
U4509                     AOI22X1         gscl45nm        3.285100  
U4510                     AOI22X1         gscl45nm        3.285100  
U4511                     AOI22X1         gscl45nm        3.285100  
U4512                     AOI22X1         gscl45nm        3.285100  
U4513                     AOI22X1         gscl45nm        3.285100  
U4514                     AOI22X1         gscl45nm        3.285100  
U4515                     AOI22X1         gscl45nm        3.285100  
U4516                     AOI22X1         gscl45nm        3.285100  
U4517                     AOI22X1         gscl45nm        3.285100  
U4518                     AOI22X1         gscl45nm        3.285100  
U4519                     AOI22X1         gscl45nm        3.285100  
U4520                     AOI22X1         gscl45nm        3.285100  
U4521                     AOI22X1         gscl45nm        3.285100  
U4522                     AOI22X1         gscl45nm        3.285100  
U4523                     AOI22X1         gscl45nm        3.285100  
U4524                     AOI22X1         gscl45nm        3.285100  
U4525                     AOI22X1         gscl45nm        3.285100  
U4526                     AOI22X1         gscl45nm        3.285100  
U4527                     AOI22X1         gscl45nm        3.285100  
U4528                     AOI22X1         gscl45nm        3.285100  
U4529                     AOI22X1         gscl45nm        3.285100  
U4530                     AOI22X1         gscl45nm        3.285100  
U4531                     AOI22X1         gscl45nm        3.285100  
U4532                     AOI22X1         gscl45nm        3.285100  
U4533                     AOI22X1         gscl45nm        3.285100  
U4534                     AOI22X1         gscl45nm        3.285100  
U4535                     AOI22X1         gscl45nm        3.285100  
U4536                     NAND3X1         gscl45nm        2.346500  
U4537                     AOI21X1         gscl45nm        2.815800  
U4538                     OAI21X1         gscl45nm        2.815800  
U4539                     AND2X1          gscl45nm        2.346500  
U4540                     AND2X1          gscl45nm        2.346500  
U4541                     AND2X1          gscl45nm        2.346500  
U4542                     AND2X1          gscl45nm        2.346500  
U4543                     NAND3X1         gscl45nm        2.346500  
U4544                     NOR3X1          gscl45nm        2.815800  
U4545                     AOI21X1         gscl45nm        2.815800  
U4546                     AOI21X1         gscl45nm        2.815800  
U4547                     NOR3X1          gscl45nm        2.815800  
U4548                     NAND3X1         gscl45nm        2.346500  
U4549                     OAI21X1         gscl45nm        2.815800  
U4550                     OAI21X1         gscl45nm        2.815800  
U4551                     OAI21X1         gscl45nm        2.815800  
U4552                     NAND3X1         gscl45nm        2.346500  
U4553                     AOI22X1         gscl45nm        3.285100  
U4554                     INVX1           gscl45nm        1.407900  
U4555                     NOR2X1          gscl45nm        2.346500  
U4556                     MUX2X1          gscl45nm        3.754400  
U4557                     INVX1           gscl45nm        1.407900  
U4558                     MUX2X1          gscl45nm        3.754400  
U4559                     AOI21X1         gscl45nm        2.815800  
U4560                     OAI21X1         gscl45nm        2.815800  
U4561                     INVX1           gscl45nm        1.407900  
U4562                     MUX2X1          gscl45nm        3.754400  
U4563                     INVX1           gscl45nm        1.407900  
U4564                     MUX2X1          gscl45nm        3.754400  
U4565                     MUX2X1          gscl45nm        3.754400  
U4566                     INVX1           gscl45nm        1.407900  
U4567                     MUX2X1          gscl45nm        3.754400  
U4568                     INVX1           gscl45nm        1.407900  
U4569                     AOI21X1         gscl45nm        2.815800  
U4570                     OAI21X1         gscl45nm        2.815800  
U4571                     INVX1           gscl45nm        1.407900  
U4572                     MUX2X1          gscl45nm        3.754400  
U4573                     INVX1           gscl45nm        1.407900  
U4574                     MUX2X1          gscl45nm        3.754400  
U4575                     INVX1           gscl45nm        1.407900  
U4576                     NOR3X1          gscl45nm        2.815800  
U4577                     NAND3X1         gscl45nm        2.346500  
U4578                     INVX1           gscl45nm        1.407900  
U4579                     MUX2X1          gscl45nm        3.754400  
U4580                     INVX1           gscl45nm        1.407900  
U4581                     NOR3X1          gscl45nm        2.815800  
U4582                     INVX1           gscl45nm        1.407900  
U4583                     MUX2X1          gscl45nm        3.754400  
U4584                     NAND3X1         gscl45nm        2.346500  
U4585                     MUX2X1          gscl45nm        3.754400  
U4586                     OAI21X1         gscl45nm        2.815800  
U4587                     AOI21X1         gscl45nm        2.815800  
U4588                     AOI21X1         gscl45nm        2.815800  
U4589                     INVX1           gscl45nm        1.407900  
U4590                     INVX1           gscl45nm        1.407900  
U4591                     AOI22X1         gscl45nm        3.285100  
U4592                     NAND3X1         gscl45nm        2.346500  
U4593                     OAI21X1         gscl45nm        2.815800  
U4594                     AOI21X1         gscl45nm        2.815800  
U4595                     OAI21X1         gscl45nm        2.815800  
U4596                     AOI22X1         gscl45nm        3.285100  
U4597                     OAI21X1         gscl45nm        2.815800  
U4598                     MUX2X1          gscl45nm        3.754400  
U4599                     AOI21X1         gscl45nm        2.815800  
U4600                     OAI21X1         gscl45nm        2.815800  
U4601                     INVX1           gscl45nm        1.407900  
U4602                     INVX1           gscl45nm        1.407900  
U4603                     AOI21X1         gscl45nm        2.815800  
U4604                     MUX2X1          gscl45nm        3.754400  
U4605                     INVX1           gscl45nm        1.407900  
U4606                     MUX2X1          gscl45nm        3.754400  
U4607                     AOI21X1         gscl45nm        2.815800  
U4608                     OAI21X1         gscl45nm        2.815800  
U4609                     INVX1           gscl45nm        1.407900  
U4610                     INVX1           gscl45nm        1.407900  
U4611                     AOI21X1         gscl45nm        2.815800  
U4612                     MUX2X1          gscl45nm        3.754400  
U4613                     INVX1           gscl45nm        1.407900  
U4614                     MUX2X1          gscl45nm        3.754400  
U4615                     INVX1           gscl45nm        1.407900  
U4616                     MUX2X1          gscl45nm        3.754400  
U4617                     NAND3X1         gscl45nm        2.346500  
U4618                     MUX2X1          gscl45nm        3.754400  
U4619                     OAI21X1         gscl45nm        2.815800  
U4620                     AOI21X1         gscl45nm        2.815800  
U4621                     AOI21X1         gscl45nm        2.815800  
U4622                     INVX1           gscl45nm        1.407900  
U4623                     INVX1           gscl45nm        1.407900  
U4624                     AOI22X1         gscl45nm        3.285100  
U4625                     OAI21X1         gscl45nm        2.815800  
U4626                     AOI21X1         gscl45nm        2.815800  
U4627                     OAI21X1         gscl45nm        2.815800  
U4628                     AOI22X1         gscl45nm        3.285100  
U4629                     OAI21X1         gscl45nm        2.815800  
U4630                     AOI21X1         gscl45nm        2.815800  
U4631                     OAI21X1         gscl45nm        2.815800  
U4632                     INVX1           gscl45nm        1.407900  
U4633                     INVX1           gscl45nm        1.407900  
U4634                     AOI21X1         gscl45nm        2.815800  
U4635                     MUX2X1          gscl45nm        3.754400  
U4636                     INVX1           gscl45nm        1.407900  
U4637                     MUX2X1          gscl45nm        3.754400  
U4638                     AOI21X1         gscl45nm        2.815800  
U4639                     OAI21X1         gscl45nm        2.815800  
U4640                     INVX1           gscl45nm        1.407900  
U4641                     INVX1           gscl45nm        1.407900  
U4642                     AOI21X1         gscl45nm        2.815800  
U4643                     MUX2X1          gscl45nm        3.754400  
U4644                     INVX1           gscl45nm        1.407900  
U4645                     MUX2X1          gscl45nm        3.754400  
U4646                     INVX1           gscl45nm        1.407900  
U4647                     INVX1           gscl45nm        1.407900  
U4648                     NAND3X1         gscl45nm        2.346500  
U4649                     INVX1           gscl45nm        1.407900  
U4650                     MUX2X1          gscl45nm        3.754400  
U4651                     NAND3X1         gscl45nm        2.346500  
U4652                     MUX2X1          gscl45nm        3.754400  
U4653                     OAI21X1         gscl45nm        2.815800  
U4654                     AOI21X1         gscl45nm        2.815800  
U4655                     AOI21X1         gscl45nm        2.815800  
U4656                     INVX1           gscl45nm        1.407900  
U4657                     INVX1           gscl45nm        1.407900  
U4658                     AOI22X1         gscl45nm        3.285100  
U4659                     NAND3X1         gscl45nm        2.346500  
U4660                     OAI21X1         gscl45nm        2.815800  
U4661                     AOI21X1         gscl45nm        2.815800  
U4662                     OAI21X1         gscl45nm        2.815800  
U4663                     AOI22X1         gscl45nm        3.285100  
U4664                     OAI21X1         gscl45nm        2.815800  
U4665                     MUX2X1          gscl45nm        3.754400  
U4666                     AOI21X1         gscl45nm        2.815800  
U4667                     OAI21X1         gscl45nm        2.815800  
U4668                     INVX1           gscl45nm        1.407900  
U4669                     INVX1           gscl45nm        1.407900  
U4670                     AOI21X1         gscl45nm        2.815800  
U4671                     MUX2X1          gscl45nm        3.754400  
U4672                     INVX1           gscl45nm        1.407900  
U4673                     MUX2X1          gscl45nm        3.754400  
U4674                     INVX1           gscl45nm        1.407900  
U4675                     OAI21X1         gscl45nm        2.815800  
U4676                     AOI21X1         gscl45nm        2.815800  
U4677                     OAI21X1         gscl45nm        2.815800  
U4678                     INVX1           gscl45nm        1.407900  
U4679                     INVX1           gscl45nm        1.407900  
U4680                     MUX2X1          gscl45nm        3.754400  
U4681                     INVX1           gscl45nm        1.407900  
U4682                     MUX2X1          gscl45nm        3.754400  
U4683                     INVX1           gscl45nm        1.407900  
U4684                     AOI21X1         gscl45nm        2.815800  
U4685                     AOI21X1         gscl45nm        2.815800  
U4686                     OAI21X1         gscl45nm        2.815800  
U4687                     OAI21X1         gscl45nm        2.815800  
U4688                     AOI22X1         gscl45nm        3.285100  
U4689                     OAI21X1         gscl45nm        2.815800  
U4690                     OAI21X1         gscl45nm        2.815800  
U4691                     AOI21X1         gscl45nm        2.815800  
U4692                     NAND3X1         gscl45nm        2.346500  
U4693                     INVX1           gscl45nm        1.407900  
U4694                     AOI22X1         gscl45nm        3.285100  
U4695                     OAI21X1         gscl45nm        2.815800  
U4696                     OAI21X1         gscl45nm        2.815800  
U4697                     AOI21X1         gscl45nm        2.815800  
U4698                     NAND3X1         gscl45nm        2.346500  
U4699                     OAI21X1         gscl45nm        2.815800  
U4700                     OAI21X1         gscl45nm        2.815800  
U4701                     INVX1           gscl45nm        1.407900  
U4702                     NAND3X1         gscl45nm        2.346500  
U4703                     OAI21X1         gscl45nm        2.815800  
U4704                     AOI21X1         gscl45nm        2.815800  
U4705                     NAND3X1         gscl45nm        2.346500  
U4706                     AOI22X1         gscl45nm        3.285100  
U4707                     AOI22X1         gscl45nm        3.285100  
U4708                     OAI21X1         gscl45nm        2.815800  
U4709                     OAI21X1         gscl45nm        2.815800  
U4710                     INVX1           gscl45nm        1.407900  
U4711                     OR2X1           gscl45nm        2.346500  
U4712                     NAND3X1         gscl45nm        2.346500  
U4713                     MUX2X1          gscl45nm        3.754400  
U4714                     NOR3X1          gscl45nm        2.815800  
U4715                     AOI22X1         gscl45nm        3.285100  
U4716                     AOI22X1         gscl45nm        3.285100  
U4717                     NAND3X1         gscl45nm        2.346500  
U4718                     AOI21X1         gscl45nm        2.815800  
U4719                     OAI21X1         gscl45nm        2.815800  
U4720                     INVX1           gscl45nm        1.407900  
U4721                     OAI21X1         gscl45nm        2.815800  
U4722                     AOI22X1         gscl45nm        3.285100  
intadd_0/U2               FAX1            gscl45nm        8.916700  mo, r
intadd_0/U3               FAX1            gscl45nm        8.916700  mo, r
intadd_0/U4               FAX1            gscl45nm        8.916700  mo, r
intadd_0/U5               FAX1            gscl45nm        8.916700  mo, r
intadd_1/U2               FAX1            gscl45nm        8.916700  mo, r
intadd_1/U3               FAX1            gscl45nm        8.916700  mo, r
intadd_1/U4               FAX1            gscl45nm        8.916700  mo, r
intadd_1/U5               FAX1            gscl45nm        8.916700  mo, r
tx_core/QOS_selector/qos/queue_gnt_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/queue_gnt_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/queue_gnt_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_master        AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_
                                                          17574.815624
                                                                    h, n, p
tx_core/axi_slave/awready_d_reg
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[8]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[9]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[10]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[11]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[12]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[13]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[14]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[15]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[16]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[17]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[18]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[19]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[20]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[21]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[22]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[23]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[24]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[25]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[26]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[27]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[28]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[29]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[30]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/burst_addr_d_reg[31]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/w_ach_cur_state_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/w_dch_cur_state_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/w_dch_cur_state_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/w_rspch_cur_state_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/axi_slave/wready_d_reg
                          DFFSR           gscl45nm        10.324600 n
tx_core/dma_reg_tx        dma_controller_tx_I_clks_AXI_clks_to_rtl_
                                                          11299.336132
                                                                    h, n, p
tx_core/tx_crc/crcfifo0/depth_left_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/depth_left_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/depth_left_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/depth_left_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/depth_left_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/r_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/r_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/r_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/r_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/w_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/w_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/w_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo0/w_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/depth_left_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/depth_left_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/depth_left_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/depth_left_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/depth_left_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/r_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/r_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/r_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/r_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/w_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/w_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/w_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo1/w_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/depth_left_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/depth_left_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/depth_left_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/depth_left_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/depth_left_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/r_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/r_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/r_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/r_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/w_ptr_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/w_ptr_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/w_ptr_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcfifo2/w_ptr_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_crc/crcpkt0    CRC_block_I_clks_AXI_clks_to_rtl__2
                                                          20809.231341
                                                                    h, n, p
tx_core/tx_crc/crcpkt1    CRC_block_I_clks_AXI_clks_to_rtl__1
                                                          20797.029540
                                                                    h, n, p
tx_core/tx_crc/crcpkt2    CRC_block_I_clks_AXI_clks_to_rtl__0
                                                          21027.455830
                                                                    h, n, p
tx_core/tx_rs/IDC_cnt_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/IDC_cnt_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/bvalid_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/bvalid_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/bvalid_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/bvalid_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/bvalid_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/bvalid_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/bvalid_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/bvalid_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/clk_gate_crc_left_d_reg
                          SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__2
                                                          8.916700  cg, h, n
tx_core/tx_rs/clk_gate_crc_tx_d_reg
                          SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__1
                                                          8.916700  cg, h, n
tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg
                          SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__0
                                                          9.386000  cg, h, n
tx_core/tx_rs/clk_gate_wakeuptimer_d_reg
                          SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__3
                                                          8.916700  cg, h, n
tx_core/tx_rs/clk_gate_xgmii_txd_d_reg
                          SNPS_CLOCK_GATE_HIGH_rs_layer_I_clks_AXI_clks_to_rtl_I_xgmii_tx_tx_xgmii_from_rtl__4
                                                          8.916700  cg, h, n
tx_core/tx_rs/cnt2_d_reg  DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cnt128_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cnt128_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cnt128_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cnt128_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cnt128_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cnt128_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cnt128_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_bvalid_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_bvalid_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[8]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[9]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[10]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[11]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[12]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[13]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[14]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[15]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[16]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[17]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[18]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[19]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[20]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[21]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[22]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[23]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[24]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[25]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[26]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[27]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[28]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[29]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[30]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_left_d_reg[31]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[8]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[9]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[10]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[11]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[12]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[13]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[14]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[15]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[16]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[17]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[18]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[19]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[20]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[21]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[22]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[23]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[24]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[25]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[26]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[27]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[28]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[29]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[30]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/crc_tx_d_reg[31]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cur_state_clk_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cur_state_clk_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cur_state_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cur_state_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cur_state_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/cur_state_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/div2_d_reg  DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/gclk_en_d_reg
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/idlernd_cnt_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/idlernd_cnt_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/pkt_ctrl_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/pkt_ctrl_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/pkt_ctrl_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/pkt_ctrl_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/pkt_ctrl_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/pkt_ctrl_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/pkt_ctrl_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/pkt_ctrl_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[8]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[9]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[10]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[11]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[12]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[13]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[14]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[15]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[16]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[17]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[18]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[19]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[20]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[21]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[22]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[23]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[24]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[25]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[26]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[27]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[28]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[29]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[30]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/wakeuptimer_d_reg[31]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[8]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[9]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[10]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[11]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[12]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[13]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[14]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[15]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[16]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[17]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[18]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[19]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[20]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[21]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[22]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[23]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[24]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[25]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[26]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[27]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[28]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[29]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[30]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[31]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[32]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[33]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[34]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[35]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[36]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[37]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[38]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[39]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[40]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[41]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[42]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[43]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[44]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[45]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[46]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[47]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[48]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[49]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[50]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[51]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[52]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[53]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[54]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[55]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[56]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[57]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[58]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[59]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[60]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[61]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[62]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_tx_hold_reg[63]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txc_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txc_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txc_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txc_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[0]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[1]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[2]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[3]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[4]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[5]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[6]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[7]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[8]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[9]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[10]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[11]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[12]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[13]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[14]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[15]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[16]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[17]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[18]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[19]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[20]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[21]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[22]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[23]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[24]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[25]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[26]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[27]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[28]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[29]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[30]
                          DFFSR           gscl45nm        10.324600 n
tx_core/tx_rs/xgmii_txd_d_reg[31]
                          DFFSR           gscl45nm        10.324600 n
--------------------------------------------------------------------------------
Total 3662 cells                                          102959.257674
1
write -hierarchy -format verilog -output eth_core_netlist_CG.v
Writing verilog file '/home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_nscu_CG/eth_core_netlist_CG.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Changed wire name memif_pcfifo0.f0_wdata[14] to memif_pcfifo0.f0_wdata[14]_snps_int_wire in module AXI_master_I_clks_AXI_clks_to_rtl_I_raddr_ch_AXI_rd_addr_ch_master_if_I_rdata_ch_AXI_rd_data_ch_master_if_I_memif_pdfifo0_MEMIF_PKTD_from_fifo_I_memif_pdfifo1_MEMIF_PKTD_from_fifo_I_memif_pdfifo2_MEMIF_PKTD_from_fifo_I_memif_pcfifo0_MEMIF_PKTC_from_fifo_I_memif_pcfifo1_MEMIF_PKTC_from_fifo_I_memif_pcfifo2_MEMIF_PKTC_from_fifo_.  Please use the change_names command to make the correct changes before invoking the verilog writer. (VO-2)
Warning: Verilog writer has added 53 nets to module eth_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdc     eth_core_netlist_CG.sdc
1
#write -f db -hier -output eth_core_netlist_CG.db 
#write_sdf     eth_core_netlist.sdf
quit 

Thank you...
