// Seed: 1584791329
module module_0 ();
  id_1 :
  assert property (@(posedge -1) 1)
  else begin : LABEL_0
    #1 begin : LABEL_1
      $clog2(62);
      ;
    end
  end
  wire id_2;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    inout tri1 id_5
);
  wire id_7;
  ;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
