<pre>
<h3>
<a href="https://verilogtorouting.org/" target="_blank">odin</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v</a>


--------------
Odin has decided you MAY fail ... :

WARNING (1)::ARG_ERROR Permissive flag is ON. Undefined behaviour may occur

WARNING (2)::NETLIST_ERROR This function port data_in[0] is unused in module parity
WARNING (3)::NETLIST_ERROR This function port data_in[1] is unused in module parity
WARNING (4)::NETLIST_ERROR This function port data_in[2] is unused in module parity
WARNING (5)::NETLIST_ERROR This function port data_in[3] is unused in module parity
WARNING (6)::NETLIST_ERROR This function port data_in[4] is unused in module parity
WARNING (7)::NETLIST_ERROR This function port data_in[5] is unused in module parity
WARNING (8)::NETLIST_ERROR This function port data_in[6] is unused in module parity
WARNING (9)::NETLIST_ERROR This function port data_in[7] is unused in module parity
WARNING (10)::NETLIST_ERROR This function port data_in[8] is unused in module parity
WARNING (11)::NETLIST_ERROR This function port data_in[9] is unused in module parity
WARNING (12)::NETLIST_ERROR This function port data_in[10] is unused in module parity
WARNING (13)::NETLIST_ERROR This function port data_in[11] is unused in module parity
WARNING (14)::NETLIST_ERROR This function port data_in[12] is unused in module parity
WARNING (15)::NETLIST_ERROR This function port data_in[13] is unused in module parity
WARNING (16)::NETLIST_ERROR This function port data_in[14] is unused in module parity
WARNING (17)::NETLIST_ERROR This function port data_in[15] is unused in module parity
WARNING (18)::NETLIST_ERROR This function port data_in[16] is unused in module parity
WARNING (19)::NETLIST_ERROR This function port data_in[17] is unused in module parity
WARNING (20)::NETLIST_ERROR This function port data_in[18] is unused in module parity
WARNING (21)::NETLIST_ERROR This function port data_in[19] is unused in module parity
WARNING (22)::NETLIST_ERROR This function port data_in[20] is unused in module parity
WARNING (23)::NETLIST_ERROR This function port data_in[21] is unused in module parity
WARNING (24)::NETLIST_ERROR This function port data_in[22] is unused in module parity
WARNING (25)::NETLIST_ERROR This function port data_in[23] is unused in module parity
WARNING (26)::NETLIST_ERROR This function port data_in[24] is unused in module parity
WARNING (27)::NETLIST_ERROR This function port data_in[25] is unused in module parity
WARNING (28)::NETLIST_ERROR This function port data_in[26] is unused in module parity
WARNING (29)::NETLIST_ERROR This function port data_in[27] is unused in module parity
WARNING (30)::NETLIST_ERROR This function port data_in[28] is unused in module parity
WARNING (31)::NETLIST_ERROR This function port data_in[29] is unused in module parity
WARNING (32)::NETLIST_ERROR This function port data_in[30] is unused in module parity
WARNING (33)::NETLIST_ERROR This function port data_in[31] is unused in module parity
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_parity_using_function.v</a> to parse list
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: 	parity_using_function
==========================
Performing Optimizations of the Netlist
Performing Partial Map to target device
Outputting the netlist to the specified output format
Successful High-level synthesis by Odin
	Blif file available at  odin.blif
	Ran in 3.2ms
--------------------------------------------------------------------
--------------------------------------------------------------------
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 8.6 MiB)


</pre>