<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="QSPI flash execute-in-place block"><title>rp2040_pac::xip_ctrl - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-84e720fa.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.89.0 (29483883e 2025-08-04)" data-channel="1.89.0" data-search-js="search-92309212.js" data-settings-js="settings-5514c975.js" ><script src="../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../static.files/main-fd3af306.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-32bb7600.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module xip_<wbr>ctrl</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li><li><a href="#structs" title="Structs">Structs</a></li><li><a href="#types" title="Type Aliases">Type Aliases</a></li></ul></section><div id="rustdoc-modnav"><h2 class="in-crate"><a href="../index.html">In crate rp2040_<wbr>pac</a></h2></div></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../index.html">rp2040_pac</a></div><h1>Module <span>xip_ctrl</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../src/rp2040_pac/xip_ctrl.rs.html#1-153">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>QSPI flash execute-in-place block</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="ctr_acc/index.html" title="mod rp2040_pac::xip_ctrl::ctr_acc">ctr_acc</a></dt><dd>Cache Access counter<br />
A 32 bit saturating counter that increments upon each XIP access,<br />
whether the cache is hit or not. This includes noncacheable accesses.<br />
Write any value to clear.</dd><dt><a class="mod" href="ctr_hit/index.html" title="mod rp2040_pac::xip_ctrl::ctr_hit">ctr_hit</a></dt><dd>Cache Hit counter<br />
A 32 bit saturating counter that increments upon each cache hit,<br />
i.e. when an XIP access is serviced directly from cached data.<br />
Write any value to clear.</dd><dt><a class="mod" href="ctrl/index.html" title="mod rp2040_pac::xip_ctrl::ctrl">ctrl</a></dt><dd>Cache control</dd><dt><a class="mod" href="flush/index.html" title="mod rp2040_pac::xip_ctrl::flush">flush</a></dt><dd>Cache Flush control</dd><dt><a class="mod" href="stat/index.html" title="mod rp2040_pac::xip_ctrl::stat">stat</a></dt><dd>Cache Status</dd><dt><a class="mod" href="stream_addr/index.html" title="mod rp2040_pac::xip_ctrl::stream_addr">stream_<wbr>addr</a></dt><dd>FIFO stream address</dd><dt><a class="mod" href="stream_ctr/index.html" title="mod rp2040_pac::xip_ctrl::stream_ctr">stream_<wbr>ctr</a></dt><dd>FIFO stream control</dd><dt><a class="mod" href="stream_fifo/index.html" title="mod rp2040_pac::xip_ctrl::stream_fifo">stream_<wbr>fifo</a></dt><dd>FIFO stream data<br />
Streamed data is buffered here, for retrieval by the system DMA.<br />
This FIFO can also be accessed via the XIP_AUX slave, to avoid exposing<br />
the DMA to bus stalls caused by other XIP traffic.</dd></dl><h2 id="structs" class="section-header">Structs<a href="#structs" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="struct" href="struct.RegisterBlock.html" title="struct rp2040_pac::xip_ctrl::RegisterBlock">Register<wbr>Block</a></dt><dd>Register block</dd></dl><h2 id="types" class="section-header">Type Aliases<a href="#types" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="type" href="type.CTRL.html" title="type rp2040_pac::xip_ctrl::CTRL">CTRL</a></dt><dd>CTRL (rw) register accessor: Cache control</dd><dt><a class="type" href="type.CTR_ACC.html" title="type rp2040_pac::xip_ctrl::CTR_ACC">CTR_ACC</a></dt><dd>CTR_ACC (rw) register accessor: Cache Access counter<br />
A 32 bit saturating counter that increments upon each XIP access,<br />
whether the cache is hit or not. This includes noncacheable accesses.<br />
Write any value to clear.</dd><dt><a class="type" href="type.CTR_HIT.html" title="type rp2040_pac::xip_ctrl::CTR_HIT">CTR_HIT</a></dt><dd>CTR_HIT (rw) register accessor: Cache Hit counter<br />
A 32 bit saturating counter that increments upon each cache hit,<br />
i.e. when an XIP access is serviced directly from cached data.<br />
Write any value to clear.</dd><dt><a class="type" href="type.FLUSH.html" title="type rp2040_pac::xip_ctrl::FLUSH">FLUSH</a></dt><dd>FLUSH (rw) register accessor: Cache Flush control</dd><dt><a class="type" href="type.STAT.html" title="type rp2040_pac::xip_ctrl::STAT">STAT</a></dt><dd>STAT (r) register accessor: Cache Status</dd><dt><a class="type" href="type.STREAM_ADDR.html" title="type rp2040_pac::xip_ctrl::STREAM_ADDR">STREAM_<wbr>ADDR</a></dt><dd>STREAM_ADDR (rw) register accessor: FIFO stream address</dd><dt><a class="type" href="type.STREAM_CTR.html" title="type rp2040_pac::xip_ctrl::STREAM_CTR">STREAM_<wbr>CTR</a></dt><dd>STREAM_CTR (rw) register accessor: FIFO stream control</dd><dt><a class="type" href="type.STREAM_FIFO.html" title="type rp2040_pac::xip_ctrl::STREAM_FIFO">STREAM_<wbr>FIFO</a></dt><dd>STREAM_FIFO (r) register accessor: FIFO stream data<br />
Streamed data is buffered here, for retrieval by the system DMA.<br />
This FIFO can also be accessed via the XIP_AUX slave, to avoid exposing<br />
the DMA to bus stalls caused by other XIP traffic.</dd></dl></section></div></main></body></html>