This code is part of the [How to write a testbench with chisel ?](https://learn-fpga-easily.com/how-to-write-a-testbench-with-chisel) tutorial on [learn-fpga-easily](https://learn-fpga-easily.com/)

It uses the workflow template from [From HDL to FPGA Bitstream with Open Source toolchain](https://learn-fpga-easily.com/from-hdl-to-fpga-bitstream-with-open-source-toolchain/)