// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "03/13/2020 13:19:41"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module datapathFIFO (
	wr_data_dp,
	ld_wr_dp,
	ld_rd_dp,
	clr_fifo_dp,
	clk_fifo_dp,
	eq_comp,
	contador_r,
	contador_w,
	rd_data_dp);
input 	[12:0] wr_data_dp;
input 	ld_wr_dp;
input 	ld_rd_dp;
input 	clr_fifo_dp;
input 	clk_fifo_dp;
output 	eq_comp;
output 	[3:0] contador_r;
output 	[3:0] contador_w;
output 	[12:0] rd_data_dp;

// Design Ports Information
// eq_comp	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador_r[0]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador_r[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador_r[2]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador_r[3]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador_w[0]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador_w[1]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador_w[2]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// contador_w[3]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[0]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[1]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[2]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[3]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[5]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[6]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[7]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[8]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[9]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[10]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[11]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rd_data_dp[12]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ld_rd_dp	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ld_wr_dp	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk_fifo_dp	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clr_fifo_dp	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[0]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[2]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[3]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[4]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[5]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[6]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[7]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[8]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[9]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[10]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[11]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wr_data_dp[12]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~0_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~4_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~5_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~9_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~20_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~22_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~23_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~26_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~27_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~33_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~40_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~41_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~46_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~53_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~59_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~61_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~74_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~79_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~82_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~87_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~91_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~92_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~98_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~104_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~106_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~107_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~111_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~112_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~114_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~115_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~118_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~119_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~121_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~124_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~126_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~127_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~128_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~129_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~130_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~134_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~135_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~136_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~137_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~144_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~146_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~151_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~152_combout ;
wire \BancoDeRegistradores|Reg14|qs[2]~feeder_combout ;
wire \BancoDeRegistradores|Reg00|qs[2]~feeder_combout ;
wire \BancoDeRegistradores|Reg01|qs[4]~feeder_combout ;
wire \BancoDeRegistradores|Reg00|qs[4]~feeder_combout ;
wire \BancoDeRegistradores|Reg00|qs[5]~feeder_combout ;
wire \BancoDeRegistradores|Reg02|qs[5]~feeder_combout ;
wire \BancoDeRegistradores|Reg10|qs[6]~feeder_combout ;
wire \BancoDeRegistradores|Reg14|qs[8]~feeder_combout ;
wire \BancoDeRegistradores|Reg04|qs[8]~feeder_combout ;
wire \BancoDeRegistradores|Reg00|qs[9]~feeder_combout ;
wire \BancoDeRegistradores|Reg05|qs[9]~feeder_combout ;
wire \BancoDeRegistradores|Reg12|qs[10]~feeder_combout ;
wire \BancoDeRegistradores|Reg00|qs[10]~feeder_combout ;
wire \BancoDeRegistradores|Reg04|qs[10]~feeder_combout ;
wire \BancoDeRegistradores|Reg02|qs[11]~feeder_combout ;
wire \BancoDeRegistradores|Reg07|qs[11]~feeder_combout ;
wire \BancoDeRegistradores|Reg05|qs[11]~feeder_combout ;
wire \BancoDeRegistradores|Reg01|qs[12]~feeder_combout ;
wire \ld_rd_dp~combout ;
wire \Contador_RD|Q0|qS~0_combout ;
wire \clr_fifo_dp~combout ;
wire \clr_fifo_dp~clkctrl_outclk ;
wire \Contador_RD|Q0|qS~regout ;
wire \Contador_RD|Q1|qS~0_combout ;
wire \Contador_RD|Q1|qS~regout ;
wire \Contador_RD|Q2|qS~0_combout ;
wire \Contador_RD|Q2|qS~regout ;
wire \Contador_RD|Q3|qS~0_combout ;
wire \Contador_RD|Q3|qS~regout ;
wire \ld_wr_dp~combout ;
wire \Contador_WR|Q0|qS~0_combout ;
wire \Contador_WR|Q0|qS~regout ;
wire \Contador_WR|Q1|qS~0_combout ;
wire \Contador_WR|Q1|qS~regout ;
wire \Contador_WR|Q2|qS~0_combout ;
wire \Contador_WR|Q2|qS~regout ;
wire \comparador|Comp4|out_eq~0_combout ;
wire \comparador|Comp4|out_eq~1_combout ;
wire \comparador|Comp4|out_eq~combout ;
wire \clk_fifo_dp~combout ;
wire \clk_fifo_dp~clkctrl_outclk ;
wire \Contador_WR|Q3|qS~0_combout ;
wire \Contador_WR|Q3|qS~regout ;
wire \BancoDeRegistradores|Dec_wr|d_out[2]~10_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~10_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ;
wire \BancoDeRegistradores|Reg00|qs[0]~feeder_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[0]~8_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~7_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~8_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~11_combout ;
wire \Contador_WR|resp_and[0]~0_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~2_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~3_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~1_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~6_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~12_combout ;
wire \BancoDeRegistradores|Reg08|qs[1]~feeder_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~13_combout ;
wire \BancoDeRegistradores|Reg02|qs[1]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~14_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ;
wire \BancoDeRegistradores|Reg03|qs[1]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~15_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~16_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~17_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~18_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~19_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~21_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~24_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~25_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~35_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~36_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~34_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~37_combout ;
wire \BancoDeRegistradores|Reg01|qs[2]~feeder_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~28_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~29_combout ;
wire \BancoDeRegistradores|Reg13|qs[2]~feeder_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~30_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~31_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~32_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~38_combout ;
wire \BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~47_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~48_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~49_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~50_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~39_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~43_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~44_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~42_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~45_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~51_combout ;
wire \BancoDeRegistradores|Reg10|qs[4]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~60_combout ;
wire \BancoDeRegistradores|Reg14|qs[4]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~62_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~63_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~52_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~56_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~54_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~57_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~55_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~58_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~64_combout ;
wire \BancoDeRegistradores|Reg07|qs[5]~feeder_combout ;
wire \BancoDeRegistradores|Reg06|qs[5]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~66_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~76_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~75_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~77_combout ;
wire \BancoDeRegistradores|Reg10|qs[5]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~70_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~71_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~65_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~72_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~73_combout ;
wire \BancoDeRegistradores|Reg03|qs[5]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~67_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~68_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~69_combout ;
wire \BancoDeRegistradores|Reg01|qs[6]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~80_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~81_combout ;
wire \BancoDeRegistradores|Reg05|qs[6]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~78_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~83_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~84_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~88_combout ;
wire \BancoDeRegistradores|Reg00|qs[6]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~85_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~86_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~89_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~90_combout ;
wire \BancoDeRegistradores|Reg05|qs[7]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~99_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~100_combout ;
wire \BancoDeRegistradores|Reg13|qs[7]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~101_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~102_combout ;
wire \BancoDeRegistradores|Reg02|qs[7]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~93_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~94_combout ;
wire \BancoDeRegistradores|Reg11|qs[7]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~95_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~96_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~97_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~103_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~108_combout ;
wire \BancoDeRegistradores|Reg10|qs[8]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~109_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~110_combout ;
wire \BancoDeRegistradores|Reg11|qs[8]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~105_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~113_combout ;
wire \BancoDeRegistradores|Reg07|qs[9]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~116_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~117_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~120_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~122_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~123_combout ;
wire \BancoDeRegistradores|Reg11|qs[10]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~125_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~131_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~132_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~133_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~141_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~142_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~138_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~139_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~140_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~143_combout ;
wire \BancoDeRegistradores|Reg14|qs[12]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~147_combout ;
wire \BancoDeRegistradores|Reg10|qs[12]~feeder_combout ;
wire \BancoDeRegistradores|Reg00|qs[12]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~148_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~149_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~150_combout ;
wire \BancoDeRegistradores|Reg11|qs[12]~feeder_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~145_combout ;
wire \BancoDeRegistradores|MUX_rd|muxFinal|d~153_combout ;
wire [12:0] \BancoDeRegistradores|Reg01|qs ;
wire [12:0] \BancoDeRegistradores|Reg02|qs ;
wire [12:0] \BancoDeRegistradores|Reg03|qs ;
wire [12:0] \BancoDeRegistradores|Reg04|qs ;
wire [12:0] \BancoDeRegistradores|Reg05|qs ;
wire [12:0] \BancoDeRegistradores|Reg06|qs ;
wire [12:0] \BancoDeRegistradores|Reg07|qs ;
wire [12:0] \BancoDeRegistradores|Reg08|qs ;
wire [12:0] \BancoDeRegistradores|Reg13|qs ;
wire [12:0] \BancoDeRegistradores|Reg14|qs ;
wire [12:0] \BancoDeRegistradores|Reg10|qs ;
wire [2:0] \Contador_RD|resp_and ;
wire [12:0] \BancoDeRegistradores|Reg12|qs ;
wire [12:0] \wr_data_dp~combout ;
wire [12:0] \BancoDeRegistradores|Reg11|qs ;
wire [12:0] \BancoDeRegistradores|Reg09|qs ;
wire [12:0] \BancoDeRegistradores|MUX_rd|muxFinal|d ;
wire [12:0] \BancoDeRegistradores|Reg15|qs ;
wire [12:0] \BancoDeRegistradores|Reg00|qs ;


// Location: LCFF_X46_Y32_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [0]));

// Location: LCFF_X47_Y33_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [0]));

// Location: LCCOMB_X46_Y32_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~0 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~0_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg13|qs [0]))) # (!\Contador_RD|Q3|qS~regout  & 
// (\BancoDeRegistradores|Reg05|qs [0]))))

	.dataa(\BancoDeRegistradores|Reg05|qs [0]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg13|qs [0]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~0_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~0 .lut_mask = 16'hFC22;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [0]));

// Location: LCFF_X48_Y34_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [0]));

// Location: LCFF_X48_Y34_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [0]));

// Location: LCCOMB_X48_Y34_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~4 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~4_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg07|qs [0]))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg09|qs [0]))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg09|qs [0]),
	.datad(\BancoDeRegistradores|Reg07|qs [0]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~4 .lut_mask = 16'hFA50;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~5 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~5_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~4_combout ) # ((\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~0_combout ))) # (!\Contador_RD|Q2|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d~2_combout )))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~2_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~0_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~4_combout ),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~5 .lut_mask = 16'hFCFA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [0]));

// Location: LCFF_X44_Y33_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [0]));

// Location: LCFF_X44_Y33_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [0]));

// Location: LCCOMB_X44_Y33_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~9 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~9_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg12|qs [0]))) # (!\Contador_RD|Q3|qS~regout  & 
// (\BancoDeRegistradores|Reg04|qs [0]))))

	.dataa(\BancoDeRegistradores|Reg04|qs [0]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg12|qs [0]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~9_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~9 .lut_mask = 16'hFC22;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [1]));

// Location: LCFF_X43_Y33_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [1]));

// Location: LCCOMB_X43_Y33_N14
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~20 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~20_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg13|qs [1]) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~13_combout ))) # (!\Contador_RD|Q2|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d~13_combout ))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~13_combout ),
	.datac(\BancoDeRegistradores|Reg13|qs [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~20 .lut_mask = 16'hE6E6;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [1]));

// Location: LCFF_X49_Y33_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [1]));

// Location: LCFF_X49_Y33_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [1]));

// Location: LCCOMB_X49_Y33_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~22 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~22_combout  = (\Contador_RD|Q0|qS~regout  & (((\BancoDeRegistradores|Reg01|qs [1]) # (\Contador_RD|Q2|qS~regout )))) # (!\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|Reg00|qs [1] & 
// ((!\Contador_RD|Q2|qS~regout ))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\BancoDeRegistradores|Reg00|qs [1]),
	.datac(\BancoDeRegistradores|Reg01|qs [1]),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~22_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~22 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [1]));

// Location: LCCOMB_X46_Y33_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~23 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~23_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~22_combout  & (((\BancoDeRegistradores|Reg05|qs [1])) # (!\Contador_RD|Q2|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~22_combout  & 
// (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg04|qs [1])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~22_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg04|qs [1]),
	.datad(\BancoDeRegistradores|Reg05|qs [1]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~23_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~23 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [2]));

// Location: LCFF_X47_Y33_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [2]));

// Location: LCCOMB_X47_Y32_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~26 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~26_combout  = (\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout ) # ((\BancoDeRegistradores|Reg07|qs [2])))) # (!\Contador_RD|Q1|qS~regout  & (!\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg05|qs 
// [2]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|Reg07|qs [2]),
	.datad(\BancoDeRegistradores|Reg05|qs [2]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~26_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~26 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [2]));

// Location: LCCOMB_X46_Y32_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~27 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~27_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~26_combout  & ((\BancoDeRegistradores|Reg15|qs [2]) # (!\Contador_RD|Q3|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~26_combout  & 
// ((\Contador_RD|Q3|qS~regout )))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~26_combout ),
	.datac(\BancoDeRegistradores|Reg15|qs [2]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~27 .lut_mask = 16'hF3CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [2]));

// Location: LCFF_X49_Y33_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg00|qs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [2]));

// Location: LCCOMB_X45_Y33_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~33 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~33_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg08|qs [2]))) # (!\Contador_RD|Q3|qS~regout  & 
// (\BancoDeRegistradores|Reg00|qs [2]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg00|qs [2]),
	.datac(\BancoDeRegistradores|Reg08|qs [2]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~33_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~33 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg14|qs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [2]));

// Location: LCFF_X43_Y33_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [3]));

// Location: LCCOMB_X43_Y33_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~40 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~40_combout  = (\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|Reg15|qs [3]) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~39_combout ))) # (!\Contador_RD|Q0|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~39_combout )))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg15|qs [3]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~39_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~40 .lut_mask = 16'hF5AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [3]));

// Location: LCFF_X47_Y35_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [3]));

// Location: LCCOMB_X48_Y35_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~41 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~41_combout  = (\Contador_RD|Q2|qS~regout  & (((\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & ((\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|Reg03|qs [3]))) # (!\Contador_RD|Q0|qS~regout  & 
// (\BancoDeRegistradores|Reg02|qs [3]))))

	.dataa(\BancoDeRegistradores|Reg02|qs [3]),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [3]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~41_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~41 .lut_mask = 16'hFC22;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [3]));

// Location: LCFF_X48_Y33_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [3]));

// Location: LCCOMB_X48_Y33_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~46 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~46_combout  = (\Contador_RD|Q2|qS~regout  & (\Contador_RD|Q0|qS~regout )) # (!\Contador_RD|Q2|qS~regout  & ((\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|Reg01|qs [3])) # (!\Contador_RD|Q0|qS~regout  & 
// ((\BancoDeRegistradores|Reg00|qs [3])))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\Contador_RD|Q0|qS~regout ),
	.datac(\BancoDeRegistradores|Reg01|qs [3]),
	.datad(\BancoDeRegistradores|Reg00|qs [3]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~46_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~46 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [3]));

// Location: LCFF_X46_Y32_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [4]));

// Location: LCCOMB_X46_Y32_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~53 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~53_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|Reg15|qs [4]) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~52_combout ))) # (!\Contador_RD|Q1|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~52_combout )))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg15|qs [4]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~52_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~53 .lut_mask = 16'hF5AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg01|qs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [4]));

// Location: LCFF_X47_Y35_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [4]));

// Location: LCFF_X49_Y33_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg00|qs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [4]));

// Location: LCCOMB_X47_Y35_N6
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~59 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~59_combout  = (\Contador_RD|Q3|qS~regout  & (\Contador_RD|Q1|qS~regout )) # (!\Contador_RD|Q3|qS~regout  & ((\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg02|qs [4])) # (!\Contador_RD|Q1|qS~regout  & 
// ((\BancoDeRegistradores|Reg00|qs [4])))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg02|qs [4]),
	.datad(\BancoDeRegistradores|Reg00|qs [4]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~59_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~59 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [4]));

// Location: LCFF_X44_Y33_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [4]));

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~61 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~61_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg12|qs [4]))) # (!\Contador_RD|Q3|qS~regout  & 
// (\BancoDeRegistradores|Reg04|qs [4]))))

	.dataa(\BancoDeRegistradores|Reg04|qs [4]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg12|qs [4]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~61_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~61 .lut_mask = 16'hFC22;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg02|qs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [5]));

// Location: LCFF_X49_Y33_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [5]));

// Location: LCFF_X49_Y33_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg00|qs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [5]));

// Location: LCCOMB_X49_Y33_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~74 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~74_combout  = (\Contador_RD|Q0|qS~regout  & (((\BancoDeRegistradores|Reg01|qs [5]) # (\Contador_RD|Q2|qS~regout )))) # (!\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|Reg00|qs [5] & 
// ((!\Contador_RD|Q2|qS~regout ))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\BancoDeRegistradores|Reg00|qs [5]),
	.datac(\BancoDeRegistradores|Reg01|qs [5]),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~74_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~74 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [6]));

// Location: LCCOMB_X46_Y32_N6
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~79 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~79_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~78_combout  & ((\BancoDeRegistradores|Reg15|qs [6]) # (!\Contador_RD|Q3|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~78_combout  & 
// ((\Contador_RD|Q3|qS~regout )))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~78_combout ),
	.datac(\BancoDeRegistradores|Reg15|qs [6]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~79_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~79 .lut_mask = 16'hF3CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [6]));

// Location: LCFF_X46_Y32_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [6]));

// Location: LCCOMB_X46_Y34_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~82 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~82_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg13|qs [6]))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg03|qs [6]))

	.dataa(vcc),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [6]),
	.datad(\BancoDeRegistradores|Reg13|qs [6]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~82_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~82 .lut_mask = 16'hFC30;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg10|qs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [6]));

// Location: LCFF_X47_Y34_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [6]));

// Location: LCFF_X47_Y34_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [6]));

// Location: LCCOMB_X47_Y34_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~87 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~87_combout  = (\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|Reg06|qs [6]) # (\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg04|qs [6] & 
// ((!\Contador_RD|Q3|qS~regout ))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg04|qs [6]),
	.datac(\BancoDeRegistradores|Reg06|qs [6]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~87_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~87 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [7]));

// Location: LCFF_X46_Y35_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [7]));

// Location: LCCOMB_X45_Y35_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~91 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~91_combout  = (\Contador_RD|Q2|qS~regout  & (((\BancoDeRegistradores|Reg14|qs [7]) # (\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg10|qs [7] & 
// ((!\Contador_RD|Q0|qS~regout ))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|Reg10|qs [7]),
	.datac(\BancoDeRegistradores|Reg14|qs [7]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~91_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~91 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [7]));

// Location: LCCOMB_X43_Y33_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~92 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~92_combout  = (\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|Reg15|qs [7]) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~91_combout ))) # (!\Contador_RD|Q0|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~91_combout )))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg15|qs [7]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~91_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~92_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~92 .lut_mask = 16'hF5AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [7]));

// Location: LCFF_X48_Y33_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [7]));

// Location: LCCOMB_X48_Y33_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~98 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~98_combout  = (\Contador_RD|Q2|qS~regout  & (\Contador_RD|Q0|qS~regout )) # (!\Contador_RD|Q2|qS~regout  & ((\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|Reg01|qs [7])) # (!\Contador_RD|Q0|qS~regout  & 
// ((\BancoDeRegistradores|Reg00|qs [7])))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\Contador_RD|Q0|qS~regout ),
	.datac(\BancoDeRegistradores|Reg01|qs [7]),
	.datad(\BancoDeRegistradores|Reg00|qs [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~98_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~98 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y35_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [8]));

// Location: LCFF_X48_Y33_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [8]));

// Location: LCCOMB_X48_Y35_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~104 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~104_combout  = (\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|Reg03|qs [8]) # (\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg01|qs [8] & 
// ((!\Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg01|qs [8]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [8]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~104_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~104 .lut_mask = 16'hCCE2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [8]));

// Location: LCFF_X44_Y33_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [8]));

// Location: LCFF_X44_Y33_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg04|qs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [8]));

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~106 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~106_combout  = (\Contador_RD|Q3|qS~regout  & (((\BancoDeRegistradores|Reg12|qs [8]) # (\Contador_RD|Q1|qS~regout )))) # (!\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|Reg04|qs [8] & 
// ((!\Contador_RD|Q1|qS~regout ))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\BancoDeRegistradores|Reg04|qs [8]),
	.datac(\BancoDeRegistradores|Reg12|qs [8]),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~106_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~106 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg14|qs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [8]));

// Location: LCCOMB_X45_Y35_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~107 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~107_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~106_combout  & (((\BancoDeRegistradores|Reg14|qs [8])) # (!\Contador_RD|Q1|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~106_combout  & 
// (\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg06|qs [8])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~106_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg06|qs [8]),
	.datad(\BancoDeRegistradores|Reg14|qs [8]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~107_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~107 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [8]));

// Location: LCFF_X46_Y32_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [8]));

// Location: LCFF_X47_Y33_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [8]));

// Location: LCCOMB_X46_Y32_N2
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~111 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~111_combout  = (\Contador_RD|Q3|qS~regout  & (((\BancoDeRegistradores|Reg13|qs [8]) # (\Contador_RD|Q1|qS~regout )))) # (!\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|Reg05|qs [8] & 
// ((!\Contador_RD|Q1|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg05|qs [8]),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|Reg13|qs [8]),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~111_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~111 .lut_mask = 16'hCCE2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [8]));

// Location: LCCOMB_X47_Y32_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~112 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~112_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~111_combout  & (\BancoDeRegistradores|Reg15|qs [8])) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~111_combout  & 
// ((\BancoDeRegistradores|Reg07|qs [8]))))) # (!\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~111_combout ))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg15|qs [8]),
	.datac(\BancoDeRegistradores|Reg07|qs [8]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~111_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~112_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~112 .lut_mask = 16'hDDA0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [9]));

// Location: LCFF_X45_Y33_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [9]));

// Location: LCFF_X45_Y33_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [9]));

// Location: LCCOMB_X45_Y33_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~114 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~114_combout  = (\Contador_RD|Q2|qS~regout  & (\Contador_RD|Q0|qS~regout )) # (!\Contador_RD|Q2|qS~regout  & ((\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|Reg09|qs [9])) # (!\Contador_RD|Q0|qS~regout  & 
// ((\BancoDeRegistradores|Reg08|qs [9])))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\Contador_RD|Q0|qS~regout ),
	.datac(\BancoDeRegistradores|Reg09|qs [9]),
	.datad(\BancoDeRegistradores|Reg08|qs [9]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~114_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~114 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [9]));

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~115 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~115_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~114_combout  & ((\BancoDeRegistradores|Reg13|qs [9]) # ((!\Contador_RD|Q2|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~114_combout  & 
// (((\BancoDeRegistradores|Reg12|qs [9] & \Contador_RD|Q2|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg13|qs [9]),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~114_combout ),
	.datac(\BancoDeRegistradores|Reg12|qs [9]),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~115_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~115 .lut_mask = 16'hB8CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [9]));

// Location: LCFF_X49_Y33_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [9]));

// Location: LCFF_X49_Y33_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg00|qs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [9]));

// Location: LCCOMB_X49_Y33_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~118 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~118_combout  = (\Contador_RD|Q0|qS~regout  & (((\BancoDeRegistradores|Reg01|qs [9]) # (\Contador_RD|Q2|qS~regout )))) # (!\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|Reg00|qs [9] & 
// ((!\Contador_RD|Q2|qS~regout ))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\BancoDeRegistradores|Reg00|qs [9]),
	.datac(\BancoDeRegistradores|Reg01|qs [9]),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~118_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~118 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg05|qs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [9]));

// Location: LCCOMB_X46_Y33_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~119 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~119_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~118_combout  & (((\BancoDeRegistradores|Reg05|qs [9])) # (!\Contador_RD|Q2|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~118_combout  & 
// (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg04|qs [9])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~118_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg04|qs [9]),
	.datad(\BancoDeRegistradores|Reg05|qs [9]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~119_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~119 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [9]));

// Location: LCFF_X46_Y35_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [9]));

// Location: LCCOMB_X45_Y32_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~121 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~121_combout  = (\Contador_RD|Q0|qS~regout  & ((\Contador_RD|Q2|qS~regout ) # ((\BancoDeRegistradores|Reg11|qs [9])))) # (!\Contador_RD|Q0|qS~regout  & (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg10|qs 
// [9]))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg11|qs [9]),
	.datad(\BancoDeRegistradores|Reg10|qs [9]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~121_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~121 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [10]));

// Location: LCFF_X48_Y33_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [10]));

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~124 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~124_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg09|qs [10]))) # (!\Contador_RD|Q3|qS~regout  
// & (\BancoDeRegistradores|Reg01|qs [10]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg01|qs [10]),
	.datac(\BancoDeRegistradores|Reg09|qs [10]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~124_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~124 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg12|qs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [10]));

// Location: LCFF_X48_Y35_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [10]));

// Location: LCFF_X47_Y34_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg04|qs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [10]));

// Location: LCCOMB_X48_Y35_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~126 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~126_combout  = (\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|Reg06|qs [10]) # (\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg04|qs [10] & 
// ((!\Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg04|qs [10]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg06|qs [10]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~126_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~126 .lut_mask = 16'hCCE2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [10]));

// Location: LCCOMB_X44_Y35_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~127 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~127_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~126_combout  & (((\BancoDeRegistradores|Reg14|qs [10]) # (!\Contador_RD|Q3|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~126_combout  & 
// (\BancoDeRegistradores|Reg12|qs [10] & ((\Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg12|qs [10]),
	.datab(\BancoDeRegistradores|Reg14|qs [10]),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~126_combout ),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~127_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~127 .lut_mask = 16'hCAF0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [10]));

// Location: LCFF_X45_Y33_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [10]));

// Location: LCFF_X45_Y34_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg00|qs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [10]));

// Location: LCCOMB_X45_Y33_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~128 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~128_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg08|qs [10]))) # (!\Contador_RD|Q3|qS~regout  
// & (\BancoDeRegistradores|Reg00|qs [10]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg00|qs [10]),
	.datac(\BancoDeRegistradores|Reg08|qs [10]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~128_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~128 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [10]));

// Location: LCCOMB_X47_Y35_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~129 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~129_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~128_combout  & (((\BancoDeRegistradores|Reg10|qs [10])) # (!\Contador_RD|Q1|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~128_combout  & 
// (\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg02|qs [10])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~128_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg02|qs [10]),
	.datad(\BancoDeRegistradores|Reg10|qs [10]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~129_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~129 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~130 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~130_combout  = (\Contador_RD|Q2|qS~regout  & (((\Contador_RD|Q0|qS~regout ) # (\BancoDeRegistradores|MUX_rd|muxFinal|d~127_combout )))) # (!\Contador_RD|Q2|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d~129_combout  & (!\Contador_RD|Q0|qS~regout )))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~129_combout ),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~127_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~130_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~130 .lut_mask = 16'hAEA4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [10]));

// Location: LCFF_X48_Y35_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [11]));

// Location: LCFF_X48_Y35_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [11]));

// Location: LCFF_X47_Y35_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg02|qs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [11]));

// Location: LCCOMB_X48_Y35_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~134 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~134_combout  = (\Contador_RD|Q0|qS~regout  & ((\Contador_RD|Q2|qS~regout ) # ((\BancoDeRegistradores|Reg03|qs [11])))) # (!\Contador_RD|Q0|qS~regout  & (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg02|qs 
// [11]))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [11]),
	.datad(\BancoDeRegistradores|Reg02|qs [11]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~134_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~134 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg07|qs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [11]));

// Location: LCCOMB_X48_Y35_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~135 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~135_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~134_combout  & (((\BancoDeRegistradores|Reg07|qs [11])) # (!\Contador_RD|Q2|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~134_combout  & 
// (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg06|qs [11])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~134_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg06|qs [11]),
	.datad(\BancoDeRegistradores|Reg07|qs [11]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~135_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~135 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [11]));

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [11]));

// Location: LCFF_X45_Y33_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [11]));

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~136 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~136_combout  = (\Contador_RD|Q2|qS~regout  & (((\BancoDeRegistradores|Reg12|qs [11]) # (\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg08|qs [11] & 
// ((!\Contador_RD|Q0|qS~regout ))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|Reg08|qs [11]),
	.datac(\BancoDeRegistradores|Reg12|qs [11]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~136_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~136 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [11]));

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~137 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~137_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~136_combout  & ((\BancoDeRegistradores|Reg13|qs [11]) # ((!\Contador_RD|Q0|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~136_combout  & 
// (((\BancoDeRegistradores|Reg09|qs [11] & \Contador_RD|Q0|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg13|qs [11]),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~136_combout ),
	.datac(\BancoDeRegistradores|Reg09|qs [11]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~137_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~137 .lut_mask = 16'hB8CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [11]));

// Location: LCFF_X46_Y33_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg05|qs[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [11]));

// Location: LCFF_X48_Y35_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [12]));

// Location: LCFF_X48_Y33_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg01|qs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [12]));

// Location: LCCOMB_X48_Y35_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~144 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~144_combout  = (\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|Reg03|qs [12]) # (\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg01|qs [12] & 
// ((!\Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg01|qs [12]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [12]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~144_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~144 .lut_mask = 16'hCCE2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [12]));

// Location: LCFF_X46_Y33_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [12]));

// Location: LCCOMB_X46_Y34_N2
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~146 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~146_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg12|qs [12]))) # (!\Contador_RD|Q3|qS~regout  
// & (\BancoDeRegistradores|Reg04|qs [12]))))

	.dataa(\BancoDeRegistradores|Reg04|qs [12]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg12|qs [12]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~146_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~146 .lut_mask = 16'hFC22;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [12]));

// Location: LCFF_X46_Y32_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [12]));

// Location: LCFF_X46_Y33_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [12]));

// Location: LCCOMB_X46_Y32_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~151 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~151_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg13|qs [12]))) # (!\Contador_RD|Q3|qS~regout  
// & (\BancoDeRegistradores|Reg05|qs [12]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg05|qs [12]),
	.datac(\BancoDeRegistradores|Reg13|qs [12]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~151_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~151 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [12]));

// Location: LCCOMB_X47_Y32_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~152 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~152_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~151_combout  & ((\BancoDeRegistradores|Reg15|qs [12]))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~151_combout  & 
// (\BancoDeRegistradores|Reg07|qs [12])))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~151_combout ))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~151_combout ),
	.datac(\BancoDeRegistradores|Reg07|qs [12]),
	.datad(\BancoDeRegistradores|Reg15|qs [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~152_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~152 .lut_mask = 16'hEC64;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneii_lcell_comb \BancoDeRegistradores|Reg14|qs[2]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg14|qs[2]~feeder_combout  = \wr_data_dp~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [2]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg14|qs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg14|qs[2]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg14|qs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneii_lcell_comb \BancoDeRegistradores|Reg00|qs[2]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg00|qs[2]~feeder_combout  = \wr_data_dp~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [2]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg00|qs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg00|qs[2]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg00|qs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneii_lcell_comb \BancoDeRegistradores|Reg01|qs[4]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg01|qs[4]~feeder_combout  = \wr_data_dp~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [4]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg01|qs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg01|qs[4]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg01|qs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneii_lcell_comb \BancoDeRegistradores|Reg00|qs[4]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg00|qs[4]~feeder_combout  = \wr_data_dp~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [4]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg00|qs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg00|qs[4]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg00|qs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneii_lcell_comb \BancoDeRegistradores|Reg00|qs[5]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg00|qs[5]~feeder_combout  = \wr_data_dp~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg00|qs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg00|qs[5]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg00|qs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N12
cycloneii_lcell_comb \BancoDeRegistradores|Reg02|qs[5]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg02|qs[5]~feeder_combout  = \wr_data_dp~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg02|qs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg02|qs[5]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg02|qs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N16
cycloneii_lcell_comb \BancoDeRegistradores|Reg10|qs[6]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg10|qs[6]~feeder_combout  = \wr_data_dp~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [6]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg10|qs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg10|qs[6]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg10|qs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N30
cycloneii_lcell_comb \BancoDeRegistradores|Reg14|qs[8]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg14|qs[8]~feeder_combout  = \wr_data_dp~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [8]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg14|qs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg14|qs[8]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg14|qs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \BancoDeRegistradores|Reg04|qs[8]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg04|qs[8]~feeder_combout  = \wr_data_dp~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [8]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg04|qs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg04|qs[8]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg04|qs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneii_lcell_comb \BancoDeRegistradores|Reg00|qs[9]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg00|qs[9]~feeder_combout  = \wr_data_dp~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [9]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg00|qs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg00|qs[9]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg00|qs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneii_lcell_comb \BancoDeRegistradores|Reg05|qs[9]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg05|qs[9]~feeder_combout  = \wr_data_dp~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [9]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg05|qs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg05|qs[9]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg05|qs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N8
cycloneii_lcell_comb \BancoDeRegistradores|Reg12|qs[10]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg12|qs[10]~feeder_combout  = \wr_data_dp~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [10]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg12|qs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg12|qs[10]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg12|qs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneii_lcell_comb \BancoDeRegistradores|Reg00|qs[10]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg00|qs[10]~feeder_combout  = \wr_data_dp~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [10]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg00|qs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg00|qs[10]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg00|qs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N2
cycloneii_lcell_comb \BancoDeRegistradores|Reg04|qs[10]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg04|qs[10]~feeder_combout  = \wr_data_dp~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [10]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg04|qs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg04|qs[10]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg04|qs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N22
cycloneii_lcell_comb \BancoDeRegistradores|Reg02|qs[11]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg02|qs[11]~feeder_combout  = \wr_data_dp~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [11]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg02|qs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg02|qs[11]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg02|qs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N2
cycloneii_lcell_comb \BancoDeRegistradores|Reg07|qs[11]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg07|qs[11]~feeder_combout  = \wr_data_dp~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [11]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg07|qs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg07|qs[11]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg07|qs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneii_lcell_comb \BancoDeRegistradores|Reg05|qs[11]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg05|qs[11]~feeder_combout  = \wr_data_dp~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [11]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg05|qs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg05|qs[11]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg05|qs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N14
cycloneii_lcell_comb \BancoDeRegistradores|Reg01|qs[12]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg01|qs[12]~feeder_combout  = \wr_data_dp~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg01|qs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg01|qs[12]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg01|qs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ld_rd_dp~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ld_rd_dp~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_rd_dp));
// synopsys translate_off
defparam \ld_rd_dp~I .input_async_reset = "none";
defparam \ld_rd_dp~I .input_power_up = "low";
defparam \ld_rd_dp~I .input_register_mode = "none";
defparam \ld_rd_dp~I .input_sync_reset = "none";
defparam \ld_rd_dp~I .oe_async_reset = "none";
defparam \ld_rd_dp~I .oe_power_up = "low";
defparam \ld_rd_dp~I .oe_register_mode = "none";
defparam \ld_rd_dp~I .oe_sync_reset = "none";
defparam \ld_rd_dp~I .operation_mode = "input";
defparam \ld_rd_dp~I .output_async_reset = "none";
defparam \ld_rd_dp~I .output_power_up = "low";
defparam \ld_rd_dp~I .output_register_mode = "none";
defparam \ld_rd_dp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N12
cycloneii_lcell_comb \Contador_RD|Q0|qS~0 (
// Equation(s):
// \Contador_RD|Q0|qS~0_combout  = \Contador_RD|Q0|qS~regout  $ (\ld_rd_dp~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\ld_rd_dp~combout ),
	.cin(gnd),
	.combout(\Contador_RD|Q0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_RD|Q0|qS~0 .lut_mask = 16'h0FF0;
defparam \Contador_RD|Q0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clr_fifo_dp~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clr_fifo_dp~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clr_fifo_dp));
// synopsys translate_off
defparam \clr_fifo_dp~I .input_async_reset = "none";
defparam \clr_fifo_dp~I .input_power_up = "low";
defparam \clr_fifo_dp~I .input_register_mode = "none";
defparam \clr_fifo_dp~I .input_sync_reset = "none";
defparam \clr_fifo_dp~I .oe_async_reset = "none";
defparam \clr_fifo_dp~I .oe_power_up = "low";
defparam \clr_fifo_dp~I .oe_register_mode = "none";
defparam \clr_fifo_dp~I .oe_sync_reset = "none";
defparam \clr_fifo_dp~I .operation_mode = "input";
defparam \clr_fifo_dp~I .output_async_reset = "none";
defparam \clr_fifo_dp~I .output_power_up = "low";
defparam \clr_fifo_dp~I .output_register_mode = "none";
defparam \clr_fifo_dp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \clr_fifo_dp~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clr_fifo_dp~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clr_fifo_dp~clkctrl_outclk ));
// synopsys translate_off
defparam \clr_fifo_dp~clkctrl .clock_type = "global clock";
defparam \clr_fifo_dp~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X48_Y32_N13
cycloneii_lcell_ff \Contador_RD|Q0|qS (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\Contador_RD|Q0|qS~0_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Contador_RD|Q0|qS~regout ));

// Location: LCCOMB_X48_Y32_N14
cycloneii_lcell_comb \Contador_RD|Q1|qS~0 (
// Equation(s):
// \Contador_RD|Q1|qS~0_combout  = \Contador_RD|Q1|qS~regout  $ (((\ld_rd_dp~combout  & \Contador_RD|Q0|qS~regout )))

	.dataa(vcc),
	.datab(\ld_rd_dp~combout ),
	.datac(\Contador_RD|Q1|qS~regout ),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\Contador_RD|Q1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_RD|Q1|qS~0 .lut_mask = 16'h3CF0;
defparam \Contador_RD|Q1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N15
cycloneii_lcell_ff \Contador_RD|Q1|qS (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\Contador_RD|Q1|qS~0_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Contador_RD|Q1|qS~regout ));

// Location: LCCOMB_X48_Y32_N4
cycloneii_lcell_comb \Contador_RD|Q2|qS~0 (
// Equation(s):
// \Contador_RD|Q2|qS~0_combout  = \Contador_RD|Q2|qS~regout  $ (((\Contador_RD|Q0|qS~regout  & (\ld_rd_dp~combout  & \Contador_RD|Q1|qS~regout ))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\ld_rd_dp~combout ),
	.datac(\Contador_RD|Q2|qS~regout ),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\Contador_RD|Q2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_RD|Q2|qS~0 .lut_mask = 16'h78F0;
defparam \Contador_RD|Q2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N5
cycloneii_lcell_ff \Contador_RD|Q2|qS (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\Contador_RD|Q2|qS~0_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Contador_RD|Q2|qS~regout ));

// Location: LCCOMB_X48_Y32_N28
cycloneii_lcell_comb \Contador_RD|resp_and[2] (
// Equation(s):
// \Contador_RD|resp_and [2] = (\ld_rd_dp~combout  & (\Contador_RD|Q1|qS~regout  & (\Contador_RD|Q2|qS~regout  & \Contador_RD|Q0|qS~regout )))

	.dataa(\ld_rd_dp~combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\Contador_RD|Q2|qS~regout ),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\Contador_RD|resp_and [2]),
	.cout());
// synopsys translate_off
defparam \Contador_RD|resp_and[2] .lut_mask = 16'h8000;
defparam \Contador_RD|resp_and[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneii_lcell_comb \Contador_RD|Q3|qS~0 (
// Equation(s):
// \Contador_RD|Q3|qS~0_combout  = \Contador_RD|Q3|qS~regout  $ (\Contador_RD|resp_and [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Contador_RD|Q3|qS~regout ),
	.datad(\Contador_RD|resp_and [2]),
	.cin(gnd),
	.combout(\Contador_RD|Q3|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_RD|Q3|qS~0 .lut_mask = 16'h0FF0;
defparam \Contador_RD|Q3|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N23
cycloneii_lcell_ff \Contador_RD|Q3|qS (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\Contador_RD|Q3|qS~0_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Contador_RD|Q3|qS~regout ));

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \ld_wr_dp~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\ld_wr_dp~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ld_wr_dp));
// synopsys translate_off
defparam \ld_wr_dp~I .input_async_reset = "none";
defparam \ld_wr_dp~I .input_power_up = "low";
defparam \ld_wr_dp~I .input_register_mode = "none";
defparam \ld_wr_dp~I .input_sync_reset = "none";
defparam \ld_wr_dp~I .oe_async_reset = "none";
defparam \ld_wr_dp~I .oe_power_up = "low";
defparam \ld_wr_dp~I .oe_register_mode = "none";
defparam \ld_wr_dp~I .oe_sync_reset = "none";
defparam \ld_wr_dp~I .operation_mode = "input";
defparam \ld_wr_dp~I .output_async_reset = "none";
defparam \ld_wr_dp~I .output_power_up = "low";
defparam \ld_wr_dp~I .output_register_mode = "none";
defparam \ld_wr_dp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneii_lcell_comb \Contador_WR|Q0|qS~0 (
// Equation(s):
// \Contador_WR|Q0|qS~0_combout  = \ld_wr_dp~combout  $ (\Contador_WR|Q0|qS~regout )

	.dataa(vcc),
	.datab(\ld_wr_dp~combout ),
	.datac(\Contador_WR|Q0|qS~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Contador_WR|Q0|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_WR|Q0|qS~0 .lut_mask = 16'h3C3C;
defparam \Contador_WR|Q0|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N7
cycloneii_lcell_ff \Contador_WR|Q0|qS (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\Contador_WR|Q0|qS~0_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Contador_WR|Q0|qS~regout ));

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \Contador_WR|Q1|qS~0 (
// Equation(s):
// \Contador_WR|Q1|qS~0_combout  = \Contador_WR|Q1|qS~regout  $ (((\ld_wr_dp~combout  & \Contador_WR|Q0|qS~regout )))

	.dataa(\ld_wr_dp~combout ),
	.datab(\Contador_WR|Q1|qS~regout ),
	.datac(vcc),
	.datad(\Contador_WR|Q0|qS~regout ),
	.cin(gnd),
	.combout(\Contador_WR|Q1|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_WR|Q1|qS~0 .lut_mask = 16'h66CC;
defparam \Contador_WR|Q1|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N13
cycloneii_lcell_ff \Contador_WR|Q1|qS (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Contador_WR|Q1|qS~0_combout ),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Contador_WR|Q1|qS~regout ));

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \Contador_WR|Q2|qS~0 (
// Equation(s):
// \Contador_WR|Q2|qS~0_combout  = \Contador_WR|Q2|qS~regout  $ (((\ld_wr_dp~combout  & (\Contador_WR|Q1|qS~regout  & \Contador_WR|Q0|qS~regout ))))

	.dataa(\ld_wr_dp~combout ),
	.datab(\Contador_WR|Q1|qS~regout ),
	.datac(\Contador_WR|Q2|qS~regout ),
	.datad(\Contador_WR|Q0|qS~regout ),
	.cin(gnd),
	.combout(\Contador_WR|Q2|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_WR|Q2|qS~0 .lut_mask = 16'h78F0;
defparam \Contador_WR|Q2|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N11
cycloneii_lcell_ff \Contador_WR|Q2|qS (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\Contador_WR|Q2|qS~0_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Contador_WR|Q2|qS~regout ));

// Location: LCCOMB_X48_Y33_N16
cycloneii_lcell_comb \comparador|Comp4|out_eq~0 (
// Equation(s):
// \comparador|Comp4|out_eq~0_combout  = (\Contador_WR|Q3|qS~regout  & (\Contador_RD|Q3|qS~regout  & (\Contador_RD|Q2|qS~regout  $ (!\Contador_WR|Q2|qS~regout )))) # (!\Contador_WR|Q3|qS~regout  & (!\Contador_RD|Q3|qS~regout  & (\Contador_RD|Q2|qS~regout  $ 
// (!\Contador_WR|Q2|qS~regout ))))

	.dataa(\Contador_WR|Q3|qS~regout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\Contador_RD|Q2|qS~regout ),
	.datad(\Contador_WR|Q2|qS~regout ),
	.cin(gnd),
	.combout(\comparador|Comp4|out_eq~0_combout ),
	.cout());
// synopsys translate_off
defparam \comparador|Comp4|out_eq~0 .lut_mask = 16'h9009;
defparam \comparador|Comp4|out_eq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N18
cycloneii_lcell_comb \comparador|Comp4|out_eq~1 (
// Equation(s):
// \comparador|Comp4|out_eq~1_combout  = (\Contador_WR|Q0|qS~regout  & (\Contador_RD|Q0|qS~regout  & (\Contador_RD|Q1|qS~regout  $ (!\Contador_WR|Q1|qS~regout )))) # (!\Contador_WR|Q0|qS~regout  & (!\Contador_RD|Q0|qS~regout  & (\Contador_RD|Q1|qS~regout  $ 
// (!\Contador_WR|Q1|qS~regout ))))

	.dataa(\Contador_WR|Q0|qS~regout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\Contador_WR|Q1|qS~regout ),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\comparador|Comp4|out_eq~1_combout ),
	.cout());
// synopsys translate_off
defparam \comparador|Comp4|out_eq~1 .lut_mask = 16'h8241;
defparam \comparador|Comp4|out_eq~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneii_lcell_comb \comparador|Comp4|out_eq (
// Equation(s):
// \comparador|Comp4|out_eq~combout  = (\comparador|Comp4|out_eq~0_combout  & \comparador|Comp4|out_eq~1_combout )

	.dataa(\comparador|Comp4|out_eq~0_combout ),
	.datab(\comparador|Comp4|out_eq~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\comparador|Comp4|out_eq~combout ),
	.cout());
// synopsys translate_off
defparam \comparador|Comp4|out_eq .lut_mask = 16'h8888;
defparam \comparador|Comp4|out_eq .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk_fifo_dp~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk_fifo_dp~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk_fifo_dp));
// synopsys translate_off
defparam \clk_fifo_dp~I .input_async_reset = "none";
defparam \clk_fifo_dp~I .input_power_up = "low";
defparam \clk_fifo_dp~I .input_register_mode = "none";
defparam \clk_fifo_dp~I .input_sync_reset = "none";
defparam \clk_fifo_dp~I .oe_async_reset = "none";
defparam \clk_fifo_dp~I .oe_power_up = "low";
defparam \clk_fifo_dp~I .oe_register_mode = "none";
defparam \clk_fifo_dp~I .oe_sync_reset = "none";
defparam \clk_fifo_dp~I .operation_mode = "input";
defparam \clk_fifo_dp~I .output_async_reset = "none";
defparam \clk_fifo_dp~I .output_power_up = "low";
defparam \clk_fifo_dp~I .output_register_mode = "none";
defparam \clk_fifo_dp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk_fifo_dp~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk_fifo_dp~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_fifo_dp~clkctrl_outclk ));
// synopsys translate_off
defparam \clk_fifo_dp~clkctrl .clock_type = "global clock";
defparam \clk_fifo_dp~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneii_lcell_comb \Contador_WR|Q3|qS~0 (
// Equation(s):
// \Contador_WR|Q3|qS~0_combout  = \Contador_WR|Q3|qS~regout  $ (((\Contador_WR|resp_and[0]~0_combout  & (\Contador_WR|Q1|qS~regout  & \Contador_WR|Q2|qS~regout ))))

	.dataa(\Contador_WR|resp_and[0]~0_combout ),
	.datab(\Contador_WR|Q1|qS~regout ),
	.datac(\Contador_WR|Q3|qS~regout ),
	.datad(\Contador_WR|Q2|qS~regout ),
	.cin(gnd),
	.combout(\Contador_WR|Q3|qS~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_WR|Q3|qS~0 .lut_mask = 16'h78F0;
defparam \Contador_WR|Q3|qS~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N5
cycloneii_lcell_ff \Contador_WR|Q3|qS (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\Contador_WR|Q3|qS~0_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\Contador_WR|Q3|qS~regout ));

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[0]));
// synopsys translate_off
defparam \wr_data_dp[0]~I .input_async_reset = "none";
defparam \wr_data_dp[0]~I .input_power_up = "low";
defparam \wr_data_dp[0]~I .input_register_mode = "none";
defparam \wr_data_dp[0]~I .input_sync_reset = "none";
defparam \wr_data_dp[0]~I .oe_async_reset = "none";
defparam \wr_data_dp[0]~I .oe_power_up = "low";
defparam \wr_data_dp[0]~I .oe_register_mode = "none";
defparam \wr_data_dp[0]~I .oe_sync_reset = "none";
defparam \wr_data_dp[0]~I .operation_mode = "input";
defparam \wr_data_dp[0]~I .output_async_reset = "none";
defparam \wr_data_dp[0]~I .output_power_up = "low";
defparam \wr_data_dp[0]~I .output_register_mode = "none";
defparam \wr_data_dp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N0
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[2]~10 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[2]~10_combout  = (\ld_wr_dp~combout  & \Contador_WR|Q1|qS~regout )

	.dataa(vcc),
	.datab(\ld_wr_dp~combout ),
	.datac(vcc),
	.datad(\Contador_WR|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[2]~10 .lut_mask = 16'hCC00;
defparam \BancoDeRegistradores|Dec_wr|d_out[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[6]~14 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[6]~14_combout  = (\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q0|qS~regout  & (!\Contador_WR|Q3|qS~regout  & \BancoDeRegistradores|Dec_wr|d_out[2]~10_combout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q0|qS~regout ),
	.datac(\Contador_WR|Q3|qS~regout ),
	.datad(\BancoDeRegistradores|Dec_wr|d_out[2]~10_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[6]~14 .lut_mask = 16'h0200;
defparam \BancoDeRegistradores|Dec_wr|d_out[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [0]));

// Location: LCCOMB_X46_Y35_N10
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[14]~17 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[14]~17_combout  = (\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q0|qS~regout  & (\Contador_WR|Q3|qS~regout  & \BancoDeRegistradores|Dec_wr|d_out[2]~10_combout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q0|qS~regout ),
	.datac(\Contador_WR|Q3|qS~regout ),
	.datad(\BancoDeRegistradores|Dec_wr|d_out[2]~10_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[14]~17 .lut_mask = 16'h2000;
defparam \BancoDeRegistradores|Dec_wr|d_out[14]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [0]));

// Location: LCCOMB_X45_Y35_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~10 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~10_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~9_combout  & (((\BancoDeRegistradores|Reg14|qs [0])) # (!\Contador_RD|Q1|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~9_combout  & 
// (\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg06|qs [0])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~9_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg06|qs [0]),
	.datad(\BancoDeRegistradores|Reg14|qs [0]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~10 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N4
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[2]~11 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[2]~11_combout  = (!\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q3|qS~regout  & (!\Contador_WR|Q0|qS~regout  & \BancoDeRegistradores|Dec_wr|d_out[2]~10_combout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q3|qS~regout ),
	.datac(\Contador_WR|Q0|qS~regout ),
	.datad(\BancoDeRegistradores|Dec_wr|d_out[2]~10_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[2]~11 .lut_mask = 16'h0100;
defparam \BancoDeRegistradores|Dec_wr|d_out[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [0]));

// Location: LCCOMB_X45_Y34_N0
cycloneii_lcell_comb \BancoDeRegistradores|Reg00|qs[0]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg00|qs[0]~feeder_combout  = \wr_data_dp~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [0]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg00|qs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg00|qs[0]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg00|qs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[0]~8 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[0]~8_combout  = (\ld_wr_dp~combout  & !\Contador_WR|Q1|qS~regout )

	.dataa(\ld_wr_dp~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Contador_WR|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[0]~8 .lut_mask = 16'h00AA;
defparam \BancoDeRegistradores|Dec_wr|d_out[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[0]~12 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[0]~12_combout  = (!\Contador_WR|Q0|qS~regout  & (!\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q3|qS~regout  & \BancoDeRegistradores|Dec_wr|d_out[0]~8_combout )))

	.dataa(\Contador_WR|Q0|qS~regout ),
	.datab(\Contador_WR|Q2|qS~regout ),
	.datac(\Contador_WR|Q3|qS~regout ),
	.datad(\BancoDeRegistradores|Dec_wr|d_out[0]~8_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[0]~12 .lut_mask = 16'h0100;
defparam \BancoDeRegistradores|Dec_wr|d_out[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg00|qs[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [0]));

// Location: LCCOMB_X47_Y35_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~7 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~7_combout  = (\Contador_RD|Q3|qS~regout  & (\Contador_RD|Q1|qS~regout )) # (!\Contador_RD|Q3|qS~regout  & ((\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg02|qs [0])) # (!\Contador_RD|Q1|qS~regout  & 
// ((\BancoDeRegistradores|Reg00|qs [0])))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg02|qs [0]),
	.datad(\BancoDeRegistradores|Reg00|qs [0]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~7_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~7 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[8]~9 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[8]~9_combout  = (\Contador_WR|Q3|qS~regout  & (!\Contador_WR|Q0|qS~regout  & (!\Contador_WR|Q2|qS~regout  & \BancoDeRegistradores|Dec_wr|d_out[0]~8_combout )))

	.dataa(\Contador_WR|Q3|qS~regout ),
	.datab(\Contador_WR|Q0|qS~regout ),
	.datac(\Contador_WR|Q2|qS~regout ),
	.datad(\BancoDeRegistradores|Dec_wr|d_out[0]~8_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[8]~9 .lut_mask = 16'h0200;
defparam \BancoDeRegistradores|Dec_wr|d_out[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [0]));

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~8 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~8_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~7_combout  & ((\BancoDeRegistradores|Reg10|qs [0]) # ((!\Contador_RD|Q3|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~7_combout  & 
// (((\BancoDeRegistradores|Reg08|qs [0] & \Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg10|qs [0]),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~7_combout ),
	.datac(\BancoDeRegistradores|Reg08|qs [0]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~8_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~8 .lut_mask = 16'hB8CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~11 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~11_combout  = (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~10_combout )) # (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~8_combout )))

	.dataa(vcc),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~10_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~8_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~11 .lut_mask = 16'hF3C0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \Contador_WR|resp_and[0]~0 (
// Equation(s):
// \Contador_WR|resp_and[0]~0_combout  = (\ld_wr_dp~combout  & \Contador_WR|Q0|qS~regout )

	.dataa(vcc),
	.datab(\ld_wr_dp~combout ),
	.datac(vcc),
	.datad(\Contador_WR|Q0|qS~regout ),
	.cin(gnd),
	.combout(\Contador_WR|resp_and[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Contador_WR|resp_and[0]~0 .lut_mask = 16'hCC00;
defparam \Contador_WR|resp_and[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[3]~3 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[3]~3_combout  = (!\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q3|qS~regout  & (\Contador_WR|resp_and[0]~0_combout  & \Contador_WR|Q1|qS~regout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q3|qS~regout ),
	.datac(\Contador_WR|resp_and[0]~0_combout ),
	.datad(\Contador_WR|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[3]~3 .lut_mask = 16'h1000;
defparam \BancoDeRegistradores|Dec_wr|d_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [0]));

// Location: LCCOMB_X46_Y34_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~2 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~2_combout  = (\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|Reg03|qs [0]) # (\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg01|qs [0] & ((!\Contador_RD|Q3|qS~regout 
// ))))

	.dataa(\BancoDeRegistradores|Reg01|qs [0]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [0]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~2_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~2 .lut_mask = 16'hCCE2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[11]~5 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[11]~5_combout  = (\Contador_WR|Q1|qS~regout  & (!\Contador_WR|Q2|qS~regout  & (\Contador_WR|Q3|qS~regout  & \Contador_WR|resp_and[0]~0_combout )))

	.dataa(\Contador_WR|Q1|qS~regout ),
	.datab(\Contador_WR|Q2|qS~regout ),
	.datac(\Contador_WR|Q3|qS~regout ),
	.datad(\Contador_WR|resp_and[0]~0_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[11]~5 .lut_mask = 16'h2000;
defparam \BancoDeRegistradores|Dec_wr|d_out[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [0]));

// Location: LCCOMB_X45_Y32_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~3 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~3_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~2_combout  & ((\BancoDeRegistradores|Reg11|qs [0]) # (!\Contador_RD|Q3|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~2_combout  & 
// ((\Contador_RD|Q3|qS~regout )))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~2_combout ),
	.datac(\BancoDeRegistradores|Reg11|qs [0]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~3 .lut_mask = 16'hF3CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[15]~2 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[15]~2_combout  = (\Contador_WR|Q2|qS~regout  & (\Contador_WR|Q3|qS~regout  & (\Contador_WR|resp_and[0]~0_combout  & \Contador_WR|Q1|qS~regout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q3|qS~regout ),
	.datac(\Contador_WR|resp_and[0]~0_combout ),
	.datad(\Contador_WR|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[15]~2 .lut_mask = 16'h8000;
defparam \BancoDeRegistradores|Dec_wr|d_out[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[0] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [0]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [0]));

// Location: LCCOMB_X46_Y32_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~1 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~1_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~0_combout  & ((\BancoDeRegistradores|Reg15|qs [0]) # (!\Contador_RD|Q1|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~0_combout  & 
// ((\Contador_RD|Q1|qS~regout )))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~0_combout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg15|qs [0]),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~1 .lut_mask = 16'hF5AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~6 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~6_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~5_combout  & ((\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~1_combout ))) # (!\Contador_RD|Q2|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~3_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~5_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~3_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~1_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~6 .lut_mask = 16'hA820;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~12 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~12_combout  = (\ld_rd_dp~combout  & ((\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~6_combout ))) # (!\Contador_RD|Q0|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~11_combout ))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\ld_rd_dp~combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~11_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~6_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~12 .lut_mask = 16'hC840;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[1]));
// synopsys translate_off
defparam \wr_data_dp[1]~I .input_async_reset = "none";
defparam \wr_data_dp[1]~I .input_power_up = "low";
defparam \wr_data_dp[1]~I .input_register_mode = "none";
defparam \wr_data_dp[1]~I .input_sync_reset = "none";
defparam \wr_data_dp[1]~I .oe_async_reset = "none";
defparam \wr_data_dp[1]~I .oe_power_up = "low";
defparam \wr_data_dp[1]~I .oe_register_mode = "none";
defparam \wr_data_dp[1]~I .oe_sync_reset = "none";
defparam \wr_data_dp[1]~I .operation_mode = "input";
defparam \wr_data_dp[1]~I .output_async_reset = "none";
defparam \wr_data_dp[1]~I .output_power_up = "low";
defparam \wr_data_dp[1]~I .output_register_mode = "none";
defparam \wr_data_dp[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N2
cycloneii_lcell_comb \BancoDeRegistradores|Reg08|qs[1]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg08|qs[1]~feeder_combout  = \wr_data_dp~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [1]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg08|qs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg08|qs[1]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg08|qs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg08|qs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [1]));

// Location: LCCOMB_X47_Y33_N0
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[9]~6 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[9]~6_combout  = (!\Contador_WR|Q2|qS~regout  & (\Contador_WR|Q3|qS~regout  & (\Contador_WR|resp_and[0]~0_combout  & !\Contador_WR|Q1|qS~regout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q3|qS~regout ),
	.datac(\Contador_WR|resp_and[0]~0_combout ),
	.datad(\Contador_WR|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[9]~6 .lut_mask = 16'h0040;
defparam \BancoDeRegistradores|Dec_wr|d_out[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [1]));

// Location: LCCOMB_X45_Y33_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~13 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~13_combout  = (\Contador_RD|Q2|qS~regout  & (((\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & ((\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|Reg09|qs [1]))) # (!\Contador_RD|Q0|qS~regout  & 
// (\BancoDeRegistradores|Reg08|qs [1]))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|Reg08|qs [1]),
	.datac(\BancoDeRegistradores|Reg09|qs [1]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~13_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~13 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N18
cycloneii_lcell_comb \BancoDeRegistradores|Reg02|qs[1]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg02|qs[1]~feeder_combout  = \wr_data_dp~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [1]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg02|qs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg02|qs[1]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg02|qs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg02|qs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [1]));

// Location: LCFF_X45_Y35_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [1]));

// Location: LCCOMB_X45_Y35_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~14 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~14_combout  = (\Contador_RD|Q0|qS~regout  & (((\Contador_RD|Q2|qS~regout )))) # (!\Contador_RD|Q0|qS~regout  & ((\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg06|qs [1]))) # (!\Contador_RD|Q2|qS~regout  & 
// (\BancoDeRegistradores|Reg02|qs [1]))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\BancoDeRegistradores|Reg02|qs [1]),
	.datac(\BancoDeRegistradores|Reg06|qs [1]),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~14_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~14 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[12]~15 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[12]~15_combout  = (!\Contador_WR|Q0|qS~regout  & (\Contador_WR|Q2|qS~regout  & (\Contador_WR|Q3|qS~regout  & \BancoDeRegistradores|Dec_wr|d_out[0]~8_combout )))

	.dataa(\Contador_WR|Q0|qS~regout ),
	.datab(\Contador_WR|Q2|qS~regout ),
	.datac(\Contador_WR|Q3|qS~regout ),
	.datad(\BancoDeRegistradores|Dec_wr|d_out[0]~8_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[12]~15 .lut_mask = 16'h4000;
defparam \BancoDeRegistradores|Dec_wr|d_out[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [1]));

// Location: LCCOMB_X46_Y34_N12
cycloneii_lcell_comb \BancoDeRegistradores|Reg03|qs[1]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg03|qs[1]~feeder_combout  = \wr_data_dp~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [1]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg03|qs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg03|qs[1]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg03|qs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg03|qs[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [1]));

// Location: LCCOMB_X46_Y34_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~15 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~15_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|Reg03|qs [1]))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg12|qs [1]))

	.dataa(vcc),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg12|qs [1]),
	.datad(\BancoDeRegistradores|Reg03|qs [1]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~15 .lut_mask = 16'hFC30;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~16 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~16_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~15_combout ) # ((\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~14_combout ))) # (!\Contador_RD|Q1|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d~13_combout )))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~13_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~14_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~15_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~16 .lut_mask = 16'hFFE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~17 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~17_combout  = (\ld_rd_dp~combout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~16_combout ) # (\Contador_RD|Q3|qS~regout  $ (!\Contador_RD|Q1|qS~regout ))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\ld_rd_dp~combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~16_combout ),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~17 .lut_mask = 16'hC8C4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [1]));

// Location: LCFF_X45_Y32_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [1]));

// Location: LCCOMB_X46_Y35_N22
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[10]~13 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[10]~13_combout  = (!\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q0|qS~regout  & (\Contador_WR|Q3|qS~regout  & \BancoDeRegistradores|Dec_wr|d_out[2]~10_combout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q0|qS~regout ),
	.datac(\Contador_WR|Q3|qS~regout ),
	.datad(\BancoDeRegistradores|Dec_wr|d_out[2]~10_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[10]~13 .lut_mask = 16'h1000;
defparam \BancoDeRegistradores|Dec_wr|d_out[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [1]));

// Location: LCCOMB_X45_Y32_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~18 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~18_combout  = (\Contador_RD|Q0|qS~regout  & ((\Contador_RD|Q2|qS~regout ) # ((\BancoDeRegistradores|Reg11|qs [1])))) # (!\Contador_RD|Q0|qS~regout  & (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg10|qs 
// [1]))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg11|qs [1]),
	.datad(\BancoDeRegistradores|Reg10|qs [1]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~18_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~18 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N6
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~19 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~19_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~18_combout  & (\BancoDeRegistradores|Reg15|qs [1])) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~18_combout  & 
// ((\BancoDeRegistradores|Reg14|qs [1]))))) # (!\Contador_RD|Q2|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~18_combout ))))

	.dataa(\BancoDeRegistradores|Reg15|qs [1]),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg14|qs [1]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~18_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~19 .lut_mask = 16'hBBC0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~21 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~21_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~19_combout ))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~20_combout ))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~20_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~19_combout ),
	.datac(vcc),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~21 .lut_mask = 16'hCCAA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[7]~7 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[7]~7_combout  = (\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q3|qS~regout  & (\Contador_WR|resp_and[0]~0_combout  & \Contador_WR|Q1|qS~regout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q3|qS~regout ),
	.datac(\Contador_WR|resp_and[0]~0_combout ),
	.datad(\Contador_WR|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[7]~7 .lut_mask = 16'h2000;
defparam \BancoDeRegistradores|Dec_wr|d_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[1] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [1]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [1]));

// Location: LCCOMB_X47_Y32_N2
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~24 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~24_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~14_combout  & ((\BancoDeRegistradores|Reg07|qs [1]) # (!\Contador_RD|Q0|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~14_combout  & 
// (\Contador_RD|Q0|qS~regout ))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~14_combout ),
	.datab(\Contador_RD|Q0|qS~regout ),
	.datac(\BancoDeRegistradores|Reg07|qs [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~24 .lut_mask = 16'hE6E6;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~25 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~25_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~24_combout ))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~23_combout ))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~23_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~24_combout ),
	.datac(vcc),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~25 .lut_mask = 16'hCCAA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[1] (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d [1] = (\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~17_combout  & ((\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~21_combout )) # (!\Contador_RD|Q3|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~25_combout )))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~17_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~21_combout ),
	.datac(\Contador_RD|Q3|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[1]~25_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d [1]),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1] .lut_mask = 16'h8A80;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[2]));
// synopsys translate_off
defparam \wr_data_dp[2]~I .input_async_reset = "none";
defparam \wr_data_dp[2]~I .input_power_up = "low";
defparam \wr_data_dp[2]~I .input_register_mode = "none";
defparam \wr_data_dp[2]~I .input_sync_reset = "none";
defparam \wr_data_dp[2]~I .oe_async_reset = "none";
defparam \wr_data_dp[2]~I .oe_power_up = "low";
defparam \wr_data_dp[2]~I .oe_register_mode = "none";
defparam \wr_data_dp[2]~I .oe_sync_reset = "none";
defparam \wr_data_dp[2]~I .operation_mode = "input";
defparam \wr_data_dp[2]~I .output_async_reset = "none";
defparam \wr_data_dp[2]~I .output_power_up = "low";
defparam \wr_data_dp[2]~I .output_register_mode = "none";
defparam \wr_data_dp[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[4]~16 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[4]~16_combout  = (!\Contador_WR|Q0|qS~regout  & (\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q3|qS~regout  & \BancoDeRegistradores|Dec_wr|d_out[0]~8_combout )))

	.dataa(\Contador_WR|Q0|qS~regout ),
	.datab(\Contador_WR|Q2|qS~regout ),
	.datac(\Contador_WR|Q3|qS~regout ),
	.datad(\BancoDeRegistradores|Dec_wr|d_out[0]~8_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[4]~16 .lut_mask = 16'h0400;
defparam \BancoDeRegistradores|Dec_wr|d_out[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [2]));

// Location: LCFF_X47_Y34_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [2]));

// Location: LCCOMB_X47_Y34_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~35 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~35_combout  = (\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|Reg06|qs [2]) # (\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg04|qs [2] & 
// ((!\Contador_RD|Q3|qS~regout ))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg04|qs [2]),
	.datac(\BancoDeRegistradores|Reg06|qs [2]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~35_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~35 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [2]));

// Location: LCCOMB_X44_Y33_N14
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~36 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~36_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~35_combout  & ((\BancoDeRegistradores|Reg14|qs [2]) # ((!\Contador_RD|Q3|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~35_combout  & 
// (((\BancoDeRegistradores|Reg12|qs [2] & \Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg14|qs [2]),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~35_combout ),
	.datac(\BancoDeRegistradores|Reg12|qs [2]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~36 .lut_mask = 16'hB8CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [2]));

// Location: LCFF_X47_Y35_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [2]));

// Location: LCCOMB_X47_Y35_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~34 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~34_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~33_combout  & (((\BancoDeRegistradores|Reg10|qs [2])) # (!\Contador_RD|Q1|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~33_combout  & 
// (\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg02|qs [2])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~33_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg02|qs [2]),
	.datad(\BancoDeRegistradores|Reg10|qs [2]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~34_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~34 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~37 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~37_combout  = (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~36_combout )) # (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~34_combout )))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~36_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~34_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~37 .lut_mask = 16'hF5A0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [2]));

// Location: LCFF_X45_Y33_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [2]));

// Location: LCCOMB_X49_Y33_N12
cycloneii_lcell_comb \BancoDeRegistradores|Reg01|qs[2]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg01|qs[2]~feeder_combout  = \wr_data_dp~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [2]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg01|qs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg01|qs[2]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg01|qs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N30
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[1]~4 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[1]~4_combout  = (!\Contador_WR|Q3|qS~regout  & (!\Contador_WR|Q2|qS~regout  & (!\Contador_WR|Q1|qS~regout  & \Contador_WR|resp_and[0]~0_combout )))

	.dataa(\Contador_WR|Q3|qS~regout ),
	.datab(\Contador_WR|Q2|qS~regout ),
	.datac(\Contador_WR|Q1|qS~regout ),
	.datad(\Contador_WR|resp_and[0]~0_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[1]~4 .lut_mask = 16'h0100;
defparam \BancoDeRegistradores|Dec_wr|d_out[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg01|qs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [2]));

// Location: LCCOMB_X45_Y33_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~28 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~28_combout  = (\Contador_RD|Q1|qS~regout  & (\Contador_RD|Q3|qS~regout )) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|Reg09|qs [2])) # (!\Contador_RD|Q3|qS~regout  & 
// ((\BancoDeRegistradores|Reg01|qs [2])))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|Reg09|qs [2]),
	.datad(\BancoDeRegistradores|Reg01|qs [2]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~28_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~28 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~29 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~29_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|Reg11|qs [2]) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~28_combout ))) # (!\Contador_RD|Q1|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~28_combout )))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg11|qs [2]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~28_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~29 .lut_mask = 16'hF5AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [2]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [2]));

// Location: LCCOMB_X43_Y33_N4
cycloneii_lcell_comb \BancoDeRegistradores|Reg13|qs[2]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg13|qs[2]~feeder_combout  = \wr_data_dp~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [2]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg13|qs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg13|qs[2]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg13|qs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[13]~0 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[13]~0_combout  = (\Contador_WR|Q2|qS~regout  & (\Contador_WR|Q3|qS~regout  & (\Contador_WR|resp_and[0]~0_combout  & !\Contador_WR|Q1|qS~regout )))

	.dataa(\Contador_WR|Q2|qS~regout ),
	.datab(\Contador_WR|Q3|qS~regout ),
	.datac(\Contador_WR|resp_and[0]~0_combout ),
	.datad(\Contador_WR|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[13]~0 .lut_mask = 16'h0080;
defparam \BancoDeRegistradores|Dec_wr|d_out[13]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[2] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg13|qs[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [2]));

// Location: LCCOMB_X42_Y33_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~30 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~30_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg13|qs [2]))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg03|qs [2]))

	.dataa(vcc),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [2]),
	.datad(\BancoDeRegistradores|Reg13|qs [2]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~30 .lut_mask = 16'hFC30;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~31 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~31_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~30_combout ) # ((\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~26_combout )) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~28_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~26_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~30_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~28_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~31 .lut_mask = 16'hFBF8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~32 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~32_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~31_combout  & ((\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~27_combout )) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~29_combout )))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~27_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~29_combout ),
	.datac(\Contador_RD|Q2|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~31_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~32 .lut_mask = 16'hAC00;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~38 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~38_combout  = (\ld_rd_dp~combout  & ((\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~32_combout ))) # (!\Contador_RD|Q0|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~37_combout ))))

	.dataa(\ld_rd_dp~combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~37_combout ),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~32_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~38 .lut_mask = 16'hA808;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[3]));
// synopsys translate_off
defparam \wr_data_dp[3]~I .input_async_reset = "none";
defparam \wr_data_dp[3]~I .input_power_up = "low";
defparam \wr_data_dp[3]~I .input_register_mode = "none";
defparam \wr_data_dp[3]~I .input_sync_reset = "none";
defparam \wr_data_dp[3]~I .oe_async_reset = "none";
defparam \wr_data_dp[3]~I .oe_power_up = "low";
defparam \wr_data_dp[3]~I .oe_register_mode = "none";
defparam \wr_data_dp[3]~I .oe_sync_reset = "none";
defparam \wr_data_dp[3]~I .operation_mode = "input";
defparam \wr_data_dp[3]~I .output_async_reset = "none";
defparam \wr_data_dp[3]~I .output_power_up = "low";
defparam \wr_data_dp[3]~I .output_register_mode = "none";
defparam \wr_data_dp[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y34_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [3]));

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \BancoDeRegistradores|Dec_wr|d_out[5]~1 (
// Equation(s):
// \BancoDeRegistradores|Dec_wr|d_out[5]~1_combout  = (\Contador_WR|resp_and[0]~0_combout  & (!\Contador_WR|Q3|qS~regout  & (!\Contador_WR|Q1|qS~regout  & \Contador_WR|Q2|qS~regout )))

	.dataa(\Contador_WR|resp_and[0]~0_combout ),
	.datab(\Contador_WR|Q3|qS~regout ),
	.datac(\Contador_WR|Q1|qS~regout ),
	.datad(\Contador_WR|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Dec_wr|d_out[5]~1 .lut_mask = 16'h0200;
defparam \BancoDeRegistradores|Dec_wr|d_out[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [3]));

// Location: LCCOMB_X47_Y34_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~47 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~47_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~46_combout  & (((\BancoDeRegistradores|Reg05|qs [3])) # (!\Contador_RD|Q2|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~46_combout  & 
// (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg04|qs [3])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~46_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg04|qs [3]),
	.datad(\BancoDeRegistradores|Reg05|qs [3]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~47_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~47 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [3]));

// Location: LCFF_X44_Y33_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [3]));

// Location: LCCOMB_X44_Y33_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~48 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~48_combout  = (\Contador_RD|Q2|qS~regout  & (((\BancoDeRegistradores|Reg12|qs [3]) # (\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg08|qs [3] & 
// ((!\Contador_RD|Q0|qS~regout ))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|Reg08|qs [3]),
	.datac(\BancoDeRegistradores|Reg12|qs [3]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~48_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~48 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [3]));

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~49 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~49_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~48_combout  & ((\BancoDeRegistradores|Reg13|qs [3]) # ((!\Contador_RD|Q0|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~48_combout  & 
// (((\BancoDeRegistradores|Reg09|qs [3] & \Contador_RD|Q0|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg13|qs [3]),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~48_combout ),
	.datac(\BancoDeRegistradores|Reg09|qs [3]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~49 .lut_mask = 16'hB8CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~50 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~50_combout  = (\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~49_combout ))) # (!\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~47_combout ))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~47_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~49_combout ),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~50 .lut_mask = 16'hF0CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [3]));

// Location: LCFF_X45_Y35_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [3]));

// Location: LCCOMB_X45_Y35_N14
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~39 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~39_combout  = (\Contador_RD|Q2|qS~regout  & (((\BancoDeRegistradores|Reg14|qs [3]) # (\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg10|qs [3] & 
// ((!\Contador_RD|Q0|qS~regout ))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|Reg10|qs [3]),
	.datac(\BancoDeRegistradores|Reg14|qs [3]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~39_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~39 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [3]));

// Location: LCFF_X48_Y35_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [3]));

// Location: LCCOMB_X48_Y35_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~43 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~43_combout  = (\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|Reg11|qs [3])) # (!\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg06|qs [3])))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|Reg11|qs [3]),
	.datac(\BancoDeRegistradores|Reg06|qs [3]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~43 .lut_mask = 16'hCCF0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~44 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~44_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~43_combout ) # ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~39_combout ))) # (!\Contador_RD|Q3|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d~41_combout )))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~41_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~39_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~43_combout ),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~44 .lut_mask = 16'hFCFA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[3] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [3]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [3]));

// Location: LCCOMB_X48_Y34_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~42 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~42_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~41_combout  & ((\BancoDeRegistradores|Reg07|qs [3]) # (!\Contador_RD|Q2|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~41_combout  & 
// ((\Contador_RD|Q2|qS~regout )))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~41_combout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg07|qs [3]),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~42 .lut_mask = 16'hF5AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~45 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~45_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~44_combout  & ((\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~40_combout )) # (!\Contador_RD|Q3|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~42_combout )))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~40_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~44_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~42_combout ),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~45 .lut_mask = 16'h88C0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~51 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~51_combout  = (\ld_rd_dp~combout  & ((\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~45_combout ))) # (!\Contador_RD|Q1|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~50_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~50_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~45_combout ),
	.datac(\ld_rd_dp~combout ),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~51 .lut_mask = 16'hC0A0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[4]));
// synopsys translate_off
defparam \wr_data_dp[4]~I .input_async_reset = "none";
defparam \wr_data_dp[4]~I .input_power_up = "low";
defparam \wr_data_dp[4]~I .input_register_mode = "none";
defparam \wr_data_dp[4]~I .input_sync_reset = "none";
defparam \wr_data_dp[4]~I .oe_async_reset = "none";
defparam \wr_data_dp[4]~I .oe_power_up = "low";
defparam \wr_data_dp[4]~I .oe_register_mode = "none";
defparam \wr_data_dp[4]~I .oe_sync_reset = "none";
defparam \wr_data_dp[4]~I .operation_mode = "input";
defparam \wr_data_dp[4]~I .output_async_reset = "none";
defparam \wr_data_dp[4]~I .output_power_up = "low";
defparam \wr_data_dp[4]~I .output_register_mode = "none";
defparam \wr_data_dp[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneii_lcell_comb \BancoDeRegistradores|Reg10|qs[4]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg10|qs[4]~feeder_combout  = \wr_data_dp~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [4]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg10|qs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg10|qs[4]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg10|qs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg10|qs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [4]));

// Location: LCFF_X44_Y35_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [4]));

// Location: LCCOMB_X44_Y35_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~60 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~60_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~59_combout  & ((\BancoDeRegistradores|Reg10|qs [4]) # ((!\Contador_RD|Q3|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~59_combout  & 
// (((\BancoDeRegistradores|Reg08|qs [4] & \Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~59_combout ),
	.datab(\BancoDeRegistradores|Reg10|qs [4]),
	.datac(\BancoDeRegistradores|Reg08|qs [4]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~60_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~60 .lut_mask = 16'hD8AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [4]));

// Location: LCCOMB_X45_Y35_N22
cycloneii_lcell_comb \BancoDeRegistradores|Reg14|qs[4]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg14|qs[4]~feeder_combout  = \wr_data_dp~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [4]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg14|qs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg14|qs[4]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg14|qs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg14|qs[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [4]));

// Location: LCCOMB_X45_Y35_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~62 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~62_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~61_combout  & (((\BancoDeRegistradores|Reg14|qs [4])) # (!\Contador_RD|Q1|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~61_combout  & 
// (\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg06|qs [4])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~61_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg06|qs [4]),
	.datad(\BancoDeRegistradores|Reg14|qs [4]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~62 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~63 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~63_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~62_combout ))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~60_combout ))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~60_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~62_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~63 .lut_mask = 16'hFA50;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [4]));

// Location: LCFF_X46_Y32_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [4]));

// Location: LCCOMB_X46_Y32_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~52 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~52_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg13|qs [4]))) # (!\Contador_RD|Q3|qS~regout  & 
// (\BancoDeRegistradores|Reg05|qs [4]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg05|qs [4]),
	.datac(\BancoDeRegistradores|Reg13|qs [4]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~52_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~52 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [4]));

// Location: LCFF_X47_Y32_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [4]));

// Location: LCCOMB_X47_Y32_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~56 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~56_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg07|qs [4]))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg09|qs [4]))

	.dataa(vcc),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg09|qs [4]),
	.datad(\BancoDeRegistradores|Reg07|qs [4]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~56 .lut_mask = 16'hFC30;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [4]));

// Location: LCCOMB_X46_Y34_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~54 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~54_combout  = (\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|Reg03|qs [4]) # (\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg01|qs [4] & 
// ((!\Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg01|qs [4]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [4]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~54_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~54 .lut_mask = 16'hCCE2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~57 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~57_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~56_combout ) # ((\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~52_combout )) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~54_combout ))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~52_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~56_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~54_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~57 .lut_mask = 16'hFDF8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[4] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [4]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [4]));

// Location: LCCOMB_X45_Y32_N6
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~55 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~55_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~54_combout  & ((\BancoDeRegistradores|Reg11|qs [4]) # (!\Contador_RD|Q3|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~54_combout  & 
// ((\Contador_RD|Q3|qS~regout )))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~54_combout ),
	.datac(\BancoDeRegistradores|Reg11|qs [4]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~55 .lut_mask = 16'hF3CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~58 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~58_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~57_combout  & ((\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~53_combout )) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~55_combout )))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~53_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~57_combout ),
	.datac(\Contador_RD|Q2|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~55_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~58 .lut_mask = 16'h8C80;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~64 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~64_combout  = (\ld_rd_dp~combout  & ((\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~58_combout ))) # (!\Contador_RD|Q0|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~63_combout ))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~63_combout ),
	.datac(\ld_rd_dp~combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~58_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~64_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~64 .lut_mask = 16'hE040;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[4]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[5]));
// synopsys translate_off
defparam \wr_data_dp[5]~I .input_async_reset = "none";
defparam \wr_data_dp[5]~I .input_power_up = "low";
defparam \wr_data_dp[5]~I .input_register_mode = "none";
defparam \wr_data_dp[5]~I .input_sync_reset = "none";
defparam \wr_data_dp[5]~I .oe_async_reset = "none";
defparam \wr_data_dp[5]~I .oe_power_up = "low";
defparam \wr_data_dp[5]~I .oe_register_mode = "none";
defparam \wr_data_dp[5]~I .oe_sync_reset = "none";
defparam \wr_data_dp[5]~I .operation_mode = "input";
defparam \wr_data_dp[5]~I .output_async_reset = "none";
defparam \wr_data_dp[5]~I .output_power_up = "low";
defparam \wr_data_dp[5]~I .output_register_mode = "none";
defparam \wr_data_dp[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneii_lcell_comb \BancoDeRegistradores|Reg07|qs[5]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg07|qs[5]~feeder_combout  = \wr_data_dp~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg07|qs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg07|qs[5]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg07|qs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg07|qs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [5]));

// Location: LCCOMB_X49_Y35_N4
cycloneii_lcell_comb \BancoDeRegistradores|Reg06|qs[5]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg06|qs[5]~feeder_combout  = \wr_data_dp~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg06|qs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg06|qs[5]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg06|qs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg06|qs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [5]));

// Location: LCCOMB_X48_Y35_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~66 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~66_combout  = (\Contador_RD|Q2|qS~regout  & (((\Contador_RD|Q0|qS~regout ) # (\BancoDeRegistradores|Reg06|qs [5])))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg02|qs [5] & (!\Contador_RD|Q0|qS~regout 
// )))

	.dataa(\BancoDeRegistradores|Reg02|qs [5]),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\BancoDeRegistradores|Reg06|qs [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~66_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~66 .lut_mask = 16'hCEC2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~76 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~76_combout  = (\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|Reg07|qs [5]) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~66_combout ))) # (!\Contador_RD|Q0|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~66_combout )))

	.dataa(vcc),
	.datab(\Contador_RD|Q0|qS~regout ),
	.datac(\BancoDeRegistradores|Reg07|qs [5]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~66_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~76_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~76 .lut_mask = 16'hF3CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [5]));

// Location: LCFF_X46_Y33_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [5]));

// Location: LCCOMB_X46_Y33_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~75 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~75_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~74_combout  & (((\BancoDeRegistradores|Reg05|qs [5])) # (!\Contador_RD|Q2|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~74_combout  & 
// (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg04|qs [5])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~74_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg04|qs [5]),
	.datad(\BancoDeRegistradores|Reg05|qs [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~75_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~75 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~77 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~77_combout  = (\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~76_combout )) # (!\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~75_combout )))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~76_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~75_combout ),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~77_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~77 .lut_mask = 16'hCCF0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [5]));

// Location: LCCOMB_X49_Y35_N26
cycloneii_lcell_comb \BancoDeRegistradores|Reg10|qs[5]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg10|qs[5]~feeder_combout  = \wr_data_dp~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg10|qs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg10|qs[5]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg10|qs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y35_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg10|qs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [5]));

// Location: LCCOMB_X45_Y32_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~70 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~70_combout  = (\Contador_RD|Q0|qS~regout  & ((\Contador_RD|Q2|qS~regout ) # ((\BancoDeRegistradores|Reg11|qs [5])))) # (!\Contador_RD|Q0|qS~regout  & (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg10|qs 
// [5]))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg11|qs [5]),
	.datad(\BancoDeRegistradores|Reg10|qs [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~70_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~70 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [5]));

// Location: LCFF_X46_Y32_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [5]));

// Location: LCCOMB_X45_Y35_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~71 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~71_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~70_combout  & ((\BancoDeRegistradores|Reg15|qs [5]))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~70_combout  & 
// (\BancoDeRegistradores|Reg14|qs [5])))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~70_combout ))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~70_combout ),
	.datac(\BancoDeRegistradores|Reg14|qs [5]),
	.datad(\BancoDeRegistradores|Reg15|qs [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~71_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~71 .lut_mask = 16'hEC64;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [5]));

// Location: LCFF_X45_Y33_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [5]));

// Location: LCFF_X45_Y33_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [5]));

// Location: LCCOMB_X45_Y33_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~65 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~65_combout  = (\Contador_RD|Q2|qS~regout  & (((\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & ((\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|Reg09|qs [5]))) # (!\Contador_RD|Q0|qS~regout  & 
// (\BancoDeRegistradores|Reg08|qs [5]))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|Reg08|qs [5]),
	.datac(\BancoDeRegistradores|Reg09|qs [5]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~65_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~65 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~72 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~72_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg13|qs [5]) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~65_combout ))) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~65_combout )))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg13|qs [5]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~65_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~72_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~72 .lut_mask = 16'hF5AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y32_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~73 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~73_combout  = (\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~71_combout )) # (!\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~72_combout )))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~71_combout ),
	.datac(vcc),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~72_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~73_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~73 .lut_mask = 16'hDD88;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [5]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [5]));

// Location: LCCOMB_X46_Y34_N28
cycloneii_lcell_comb \BancoDeRegistradores|Reg03|qs[5]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg03|qs[5]~feeder_combout  = \wr_data_dp~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg03|qs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg03|qs[5]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg03|qs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[5] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg03|qs[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [5]));

// Location: LCCOMB_X46_Y34_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~67 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~67_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|Reg03|qs [5]))) # (!\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg12|qs [5]))

	.dataa(vcc),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg12|qs [5]),
	.datad(\BancoDeRegistradores|Reg03|qs [5]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~67 .lut_mask = 16'hFC30;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~68 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~68_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~67_combout ) # ((\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~66_combout )) # (!\Contador_RD|Q1|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~65_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~66_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~67_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~65_combout ),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~68_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~68 .lut_mask = 16'hEEFC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~69 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~69_combout  = (\ld_rd_dp~combout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~68_combout ) # (\Contador_RD|Q3|qS~regout  $ (!\Contador_RD|Q1|qS~regout ))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\ld_rd_dp~combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~68_combout ),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~69_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~69 .lut_mask = 16'hC8C4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[5] (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d [5] = (\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~69_combout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~73_combout ))) # (!\Contador_RD|Q3|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~77_combout ))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~77_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~73_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[5]~69_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d [5]),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5] .lut_mask = 16'hE400;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[6]));
// synopsys translate_off
defparam \wr_data_dp[6]~I .input_async_reset = "none";
defparam \wr_data_dp[6]~I .input_power_up = "low";
defparam \wr_data_dp[6]~I .input_register_mode = "none";
defparam \wr_data_dp[6]~I .input_sync_reset = "none";
defparam \wr_data_dp[6]~I .oe_async_reset = "none";
defparam \wr_data_dp[6]~I .oe_power_up = "low";
defparam \wr_data_dp[6]~I .oe_register_mode = "none";
defparam \wr_data_dp[6]~I .oe_sync_reset = "none";
defparam \wr_data_dp[6]~I .operation_mode = "input";
defparam \wr_data_dp[6]~I .output_async_reset = "none";
defparam \wr_data_dp[6]~I .output_power_up = "low";
defparam \wr_data_dp[6]~I .output_register_mode = "none";
defparam \wr_data_dp[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y32_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [6]));

// Location: LCCOMB_X49_Y33_N28
cycloneii_lcell_comb \BancoDeRegistradores|Reg01|qs[6]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg01|qs[6]~feeder_combout  = \wr_data_dp~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [6]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg01|qs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg01|qs[6]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg01|qs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg01|qs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [6]));

// Location: LCCOMB_X47_Y32_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~80 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~80_combout  = (\Contador_RD|Q1|qS~regout  & (\Contador_RD|Q3|qS~regout )) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|Reg09|qs [6])) # (!\Contador_RD|Q3|qS~regout  & 
// ((\BancoDeRegistradores|Reg01|qs [6])))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|Reg09|qs [6]),
	.datad(\BancoDeRegistradores|Reg01|qs [6]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~80_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~80 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [6]));

// Location: LCCOMB_X45_Y32_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~81 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~81_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~80_combout  & ((\BancoDeRegistradores|Reg11|qs [6]) # (!\Contador_RD|Q1|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~80_combout  & 
// ((\Contador_RD|Q1|qS~regout )))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~80_combout ),
	.datac(\BancoDeRegistradores|Reg11|qs [6]),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~81_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~81 .lut_mask = 16'hF3CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [6]));

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \BancoDeRegistradores|Reg05|qs[6]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg05|qs[6]~feeder_combout  = \wr_data_dp~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [6]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg05|qs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg05|qs[6]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg05|qs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg05|qs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [6]));

// Location: LCCOMB_X47_Y32_N14
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~78 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~78_combout  = (\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout ) # ((\BancoDeRegistradores|Reg07|qs [6])))) # (!\Contador_RD|Q1|qS~regout  & (!\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg05|qs 
// [6]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|Reg07|qs [6]),
	.datad(\BancoDeRegistradores|Reg05|qs [6]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~78_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~78 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~83 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~83_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~82_combout ) # ((\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~78_combout )) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~80_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~82_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~78_combout ),
	.datac(\Contador_RD|Q2|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~80_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~83_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~83 .lut_mask = 16'hEFEA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~84 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~84_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~83_combout  & ((\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~79_combout )) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~81_combout )))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~79_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~81_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~83_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~84_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~84 .lut_mask = 16'hB800;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y35_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [6]));

// Location: LCFF_X46_Y34_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [6]));

// Location: LCCOMB_X46_Y34_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~88 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~88_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~87_combout  & ((\BancoDeRegistradores|Reg14|qs [6]) # ((!\Contador_RD|Q3|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~87_combout  & 
// (((\BancoDeRegistradores|Reg12|qs [6] & \Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~87_combout ),
	.datab(\BancoDeRegistradores|Reg14|qs [6]),
	.datac(\BancoDeRegistradores|Reg12|qs [6]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~88_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~88 .lut_mask = 16'hD8AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [6]));

// Location: LCCOMB_X49_Y33_N26
cycloneii_lcell_comb \BancoDeRegistradores|Reg00|qs[6]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg00|qs[6]~feeder_combout  = \wr_data_dp~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [6]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg00|qs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg00|qs[6]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg00|qs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y33_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg00|qs[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [6]));

// Location: LCFF_X45_Y33_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[6] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [6]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [6]));

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~85 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~85_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg08|qs [6]))) # (!\Contador_RD|Q3|qS~regout  & 
// (\BancoDeRegistradores|Reg00|qs [6]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\BancoDeRegistradores|Reg00|qs [6]),
	.datac(\BancoDeRegistradores|Reg08|qs [6]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~85_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~85 .lut_mask = 16'hFA44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~86 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~86_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~85_combout  & (\BancoDeRegistradores|Reg10|qs [6])) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~85_combout  & 
// ((\BancoDeRegistradores|Reg02|qs [6]))))) # (!\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~85_combout ))))

	.dataa(\BancoDeRegistradores|Reg10|qs [6]),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg02|qs [6]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~85_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~86_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~86 .lut_mask = 16'hBBC0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~89 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~89_combout  = (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~88_combout )) # (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~86_combout )))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~88_combout ),
	.datac(vcc),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~86_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~89 .lut_mask = 16'hDD88;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~90 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~90_combout  = (\ld_rd_dp~combout  & ((\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~84_combout )) # (!\Contador_RD|Q0|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~89_combout )))))

	.dataa(\ld_rd_dp~combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~84_combout ),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~89_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~90 .lut_mask = 16'h8A80;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[7]));
// synopsys translate_off
defparam \wr_data_dp[7]~I .input_async_reset = "none";
defparam \wr_data_dp[7]~I .input_power_up = "low";
defparam \wr_data_dp[7]~I .input_register_mode = "none";
defparam \wr_data_dp[7]~I .input_sync_reset = "none";
defparam \wr_data_dp[7]~I .oe_async_reset = "none";
defparam \wr_data_dp[7]~I .oe_power_up = "low";
defparam \wr_data_dp[7]~I .oe_register_mode = "none";
defparam \wr_data_dp[7]~I .oe_sync_reset = "none";
defparam \wr_data_dp[7]~I .operation_mode = "input";
defparam \wr_data_dp[7]~I .output_async_reset = "none";
defparam \wr_data_dp[7]~I .output_power_up = "low";
defparam \wr_data_dp[7]~I .output_register_mode = "none";
defparam \wr_data_dp[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X46_Y33_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [7]));

// Location: LCCOMB_X46_Y33_N2
cycloneii_lcell_comb \BancoDeRegistradores|Reg05|qs[7]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg05|qs[7]~feeder_combout  = \wr_data_dp~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg05|qs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg05|qs[7]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg05|qs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg05|qs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [7]));

// Location: LCCOMB_X46_Y33_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~99 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~99_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~98_combout  & (((\BancoDeRegistradores|Reg05|qs [7])) # (!\Contador_RD|Q2|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~98_combout  & 
// (\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg04|qs [7])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~98_combout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg04|qs [7]),
	.datad(\BancoDeRegistradores|Reg05|qs [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~99_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~99 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y34_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg12|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[12]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg12|qs [7]));

// Location: LCFF_X45_Y34_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [7]));

// Location: LCCOMB_X46_Y34_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~100 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~100_combout  = (\Contador_RD|Q2|qS~regout  & ((\Contador_RD|Q0|qS~regout ) # ((\BancoDeRegistradores|Reg12|qs [7])))) # (!\Contador_RD|Q2|qS~regout  & (!\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|Reg08|qs 
// [7]))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\Contador_RD|Q0|qS~regout ),
	.datac(\BancoDeRegistradores|Reg12|qs [7]),
	.datad(\BancoDeRegistradores|Reg08|qs [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~100_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~100 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [7]));

// Location: LCCOMB_X43_Y33_N0
cycloneii_lcell_comb \BancoDeRegistradores|Reg13|qs[7]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg13|qs[7]~feeder_combout  = \wr_data_dp~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg13|qs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg13|qs[7]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg13|qs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg13|qs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [7]));

// Location: LCCOMB_X48_Y34_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~101 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~101_combout  = (\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~100_combout  & ((\BancoDeRegistradores|Reg13|qs [7]))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~100_combout  & 
// (\BancoDeRegistradores|Reg09|qs [7])))) # (!\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~100_combout ))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~100_combout ),
	.datac(\BancoDeRegistradores|Reg09|qs [7]),
	.datad(\BancoDeRegistradores|Reg13|qs [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~101_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~101 .lut_mask = 16'hEC64;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N14
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~102 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~102_combout  = (\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~101_combout ))) # (!\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~99_combout ))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~99_combout ),
	.datac(vcc),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~101_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~102_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~102 .lut_mask = 16'hEE44;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [7]));

// Location: LCFF_X48_Y35_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [7]));

// Location: LCCOMB_X47_Y35_N14
cycloneii_lcell_comb \BancoDeRegistradores|Reg02|qs[7]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg02|qs[7]~feeder_combout  = \wr_data_dp~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg02|qs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg02|qs[7]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg02|qs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y35_N15
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg02|qs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [7]));

// Location: LCCOMB_X48_Y35_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~93 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~93_combout  = (\Contador_RD|Q0|qS~regout  & ((\Contador_RD|Q2|qS~regout ) # ((\BancoDeRegistradores|Reg03|qs [7])))) # (!\Contador_RD|Q0|qS~regout  & (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg02|qs 
// [7]))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg03|qs [7]),
	.datad(\BancoDeRegistradores|Reg02|qs [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~93_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~93 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~94 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~94_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|Reg07|qs [7]) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~93_combout ))) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~93_combout )))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(vcc),
	.datac(\BancoDeRegistradores|Reg07|qs [7]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~93_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~94 .lut_mask = 16'hF5AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N26
cycloneii_lcell_comb \BancoDeRegistradores|Reg11|qs[7]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg11|qs[7]~feeder_combout  = \wr_data_dp~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [7]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg11|qs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg11|qs[7]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg11|qs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg11|qs[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [7]));

// Location: LCFF_X48_Y35_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[7] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [7]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [7]));

// Location: LCCOMB_X48_Y35_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~95 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~95_combout  = (\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|Reg11|qs [7])) # (!\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg06|qs [7])))

	.dataa(vcc),
	.datab(\BancoDeRegistradores|Reg11|qs [7]),
	.datac(\BancoDeRegistradores|Reg06|qs [7]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~95_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~95 .lut_mask = 16'hCCF0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~96 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~96_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~95_combout ) # ((\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~91_combout )) # (!\Contador_RD|Q3|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d~93_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~91_combout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~95_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~93_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~96 .lut_mask = 16'hFBF8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~97 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~97_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~96_combout  & ((\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~92_combout )) # (!\Contador_RD|Q3|qS~regout  & 
// ((\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~94_combout )))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~92_combout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~94_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~96_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~97_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~97 .lut_mask = 16'hB800;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~103 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~103_combout  = (\ld_rd_dp~combout  & ((\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~97_combout ))) # (!\Contador_RD|Q1|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~102_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~102_combout ),
	.datab(\ld_rd_dp~combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~97_combout ),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~103_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~103 .lut_mask = 16'hC088;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[7]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[8]));
// synopsys translate_off
defparam \wr_data_dp[8]~I .input_async_reset = "none";
defparam \wr_data_dp[8]~I .input_power_up = "low";
defparam \wr_data_dp[8]~I .input_register_mode = "none";
defparam \wr_data_dp[8]~I .input_sync_reset = "none";
defparam \wr_data_dp[8]~I .oe_async_reset = "none";
defparam \wr_data_dp[8]~I .oe_power_up = "low";
defparam \wr_data_dp[8]~I .oe_register_mode = "none";
defparam \wr_data_dp[8]~I .oe_sync_reset = "none";
defparam \wr_data_dp[8]~I .operation_mode = "input";
defparam \wr_data_dp[8]~I .output_async_reset = "none";
defparam \wr_data_dp[8]~I .output_power_up = "low";
defparam \wr_data_dp[8]~I .output_register_mode = "none";
defparam \wr_data_dp[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X47_Y35_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [8]));

// Location: LCFF_X45_Y34_N23
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [8]));

// Location: LCCOMB_X47_Y35_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~108 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~108_combout  = (\Contador_RD|Q3|qS~regout  & (\Contador_RD|Q1|qS~regout )) # (!\Contador_RD|Q3|qS~regout  & ((\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg02|qs [8])) # (!\Contador_RD|Q1|qS~regout  & 
// ((\BancoDeRegistradores|Reg00|qs [8])))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg02|qs [8]),
	.datad(\BancoDeRegistradores|Reg00|qs [8]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~108_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~108 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [8]));

// Location: LCCOMB_X46_Y35_N20
cycloneii_lcell_comb \BancoDeRegistradores|Reg10|qs[8]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg10|qs[8]~feeder_combout  = \wr_data_dp~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [8]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg10|qs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg10|qs[8]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg10|qs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg10|qs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [8]));

// Location: LCCOMB_X46_Y35_N6
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~109 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~109_combout  = (\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~108_combout  & ((\BancoDeRegistradores|Reg10|qs [8]))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~108_combout  & 
// (\BancoDeRegistradores|Reg08|qs [8])))) # (!\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~108_combout ))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~108_combout ),
	.datac(\BancoDeRegistradores|Reg08|qs [8]),
	.datad(\BancoDeRegistradores|Reg10|qs [8]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~109_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~109 .lut_mask = 16'hEC64;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~110 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~110_combout  = (\Contador_RD|Q0|qS~regout  & (((\Contador_RD|Q2|qS~regout )))) # (!\Contador_RD|Q0|qS~regout  & ((\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~107_combout )) # 
// (!\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~109_combout )))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~107_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~109_combout ),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~110_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~110 .lut_mask = 16'hFA0C;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [8]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [8]));

// Location: LCCOMB_X45_Y32_N24
cycloneii_lcell_comb \BancoDeRegistradores|Reg11|qs[8]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg11|qs[8]~feeder_combout  = \wr_data_dp~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [8]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg11|qs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg11|qs[8]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg11|qs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N25
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[8] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg11|qs[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [8]));

// Location: LCCOMB_X47_Y32_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~105 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~105_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~104_combout  & (((\BancoDeRegistradores|Reg11|qs [8])) # (!\Contador_RD|Q3|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~104_combout  & 
// (\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|Reg09|qs [8])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~104_combout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|Reg09|qs [8]),
	.datad(\BancoDeRegistradores|Reg11|qs [8]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~105_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~105 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~113 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~113_combout  = (\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~110_combout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~112_combout )) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~110_combout  
// & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~105_combout ))))) # (!\Contador_RD|Q0|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~110_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~112_combout ),
	.datab(\Contador_RD|Q0|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~110_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~105_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~113_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~113 .lut_mask = 16'hBCB0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[8] (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d [8] = (\ld_rd_dp~combout  & \BancoDeRegistradores|MUX_rd|muxFinal|d~113_combout )

	.dataa(vcc),
	.datab(\ld_rd_dp~combout ),
	.datac(vcc),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~113_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d [8]),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[8] .lut_mask = 16'hCC00;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[9]));
// synopsys translate_off
defparam \wr_data_dp[9]~I .input_async_reset = "none";
defparam \wr_data_dp[9]~I .input_power_up = "low";
defparam \wr_data_dp[9]~I .input_register_mode = "none";
defparam \wr_data_dp[9]~I .input_sync_reset = "none";
defparam \wr_data_dp[9]~I .oe_async_reset = "none";
defparam \wr_data_dp[9]~I .oe_power_up = "low";
defparam \wr_data_dp[9]~I .oe_register_mode = "none";
defparam \wr_data_dp[9]~I .oe_sync_reset = "none";
defparam \wr_data_dp[9]~I .operation_mode = "input";
defparam \wr_data_dp[9]~I .output_async_reset = "none";
defparam \wr_data_dp[9]~I .output_power_up = "low";
defparam \wr_data_dp[9]~I .output_register_mode = "none";
defparam \wr_data_dp[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N0
cycloneii_lcell_comb \BancoDeRegistradores|Reg07|qs[9]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg07|qs[9]~feeder_combout  = \wr_data_dp~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [9]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg07|qs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg07|qs[9]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg07|qs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg07|qs[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [9]));

// Location: LCFF_X48_Y35_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [9]));

// Location: LCFF_X48_Y35_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [9]));

// Location: LCFF_X47_Y35_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [9]));

// Location: LCCOMB_X48_Y35_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~116 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~116_combout  = (\Contador_RD|Q0|qS~regout  & (\Contador_RD|Q2|qS~regout )) # (!\Contador_RD|Q0|qS~regout  & ((\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg06|qs [9])) # (!\Contador_RD|Q2|qS~regout  & 
// ((\BancoDeRegistradores|Reg02|qs [9])))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg06|qs [9]),
	.datad(\BancoDeRegistradores|Reg02|qs [9]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~116_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~116 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N2
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~117 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~117_combout  = (\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~116_combout  & (\BancoDeRegistradores|Reg07|qs [9])) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~116_combout  & 
// ((\BancoDeRegistradores|Reg03|qs [9]))))) # (!\Contador_RD|Q0|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~116_combout ))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\BancoDeRegistradores|Reg07|qs [9]),
	.datac(\BancoDeRegistradores|Reg03|qs [9]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~116_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~117_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~117 .lut_mask = 16'hDDA0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~120 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~120_combout  = (\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~117_combout ) # (\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & 
// (\BancoDeRegistradores|MUX_rd|muxFinal|d~119_combout  & ((!\Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~119_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~117_combout ),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~120_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~120 .lut_mask = 16'hCCE2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [9]));

// Location: LCFF_X43_Y33_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[9] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [9]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [9]));

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~122 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~122_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~121_combout  & (((\BancoDeRegistradores|Reg15|qs [9]) # (!\Contador_RD|Q2|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~121_combout  & 
// (\BancoDeRegistradores|Reg14|qs [9] & (\Contador_RD|Q2|qS~regout )))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~121_combout ),
	.datab(\BancoDeRegistradores|Reg14|qs [9]),
	.datac(\Contador_RD|Q2|qS~regout ),
	.datad(\BancoDeRegistradores|Reg15|qs [9]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~122_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~122 .lut_mask = 16'hEA4A;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~123 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~123_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~120_combout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~122_combout ) # (!\Contador_RD|Q3|qS~regout )))) # 
// (!\BancoDeRegistradores|MUX_rd|muxFinal|d~120_combout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~115_combout  & ((\Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~115_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~120_combout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~122_combout ),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~123_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~123 .lut_mask = 16'hE2CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[9] (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d [9] = (\ld_rd_dp~combout  & \BancoDeRegistradores|MUX_rd|muxFinal|d~123_combout )

	.dataa(vcc),
	.datab(\ld_rd_dp~combout ),
	.datac(vcc),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~123_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d [9]),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[9] .lut_mask = 16'hCC00;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[10]));
// synopsys translate_off
defparam \wr_data_dp[10]~I .input_async_reset = "none";
defparam \wr_data_dp[10]~I .input_power_up = "low";
defparam \wr_data_dp[10]~I .input_register_mode = "none";
defparam \wr_data_dp[10]~I .input_sync_reset = "none";
defparam \wr_data_dp[10]~I .oe_async_reset = "none";
defparam \wr_data_dp[10]~I .oe_power_up = "low";
defparam \wr_data_dp[10]~I .oe_register_mode = "none";
defparam \wr_data_dp[10]~I .oe_sync_reset = "none";
defparam \wr_data_dp[10]~I .operation_mode = "input";
defparam \wr_data_dp[10]~I .output_async_reset = "none";
defparam \wr_data_dp[10]~I .output_power_up = "low";
defparam \wr_data_dp[10]~I .output_register_mode = "none";
defparam \wr_data_dp[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cycloneii_lcell_comb \BancoDeRegistradores|Reg11|qs[10]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg11|qs[10]~feeder_combout  = \wr_data_dp~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [10]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg11|qs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg11|qs[10]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg11|qs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N1
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg11|qs[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [10]));

// Location: LCFF_X42_Y33_N7
cycloneii_lcell_ff \BancoDeRegistradores|Reg03|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[3]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg03|qs [10]));

// Location: LCCOMB_X42_Y33_N6
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~125 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~125_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~124_combout  & ((\BancoDeRegistradores|Reg11|qs [10]) # ((!\Contador_RD|Q1|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~124_combout  & 
// (((\BancoDeRegistradores|Reg03|qs [10] & \Contador_RD|Q1|qS~regout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~124_combout ),
	.datab(\BancoDeRegistradores|Reg11|qs [10]),
	.datac(\BancoDeRegistradores|Reg03|qs [10]),
	.datad(\Contador_RD|Q1|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~125_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~125 .lut_mask = 16'hD8AA;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N19
cycloneii_lcell_ff \BancoDeRegistradores|Reg07|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg07|qs [10]));

// Location: LCFF_X47_Y33_N17
cycloneii_lcell_ff \BancoDeRegistradores|Reg05|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[5]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg05|qs [10]));

// Location: LCCOMB_X47_Y32_N18
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~131 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~131_combout  = (\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout ) # ((\BancoDeRegistradores|Reg07|qs [10])))) # (!\Contador_RD|Q1|qS~regout  & (!\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|Reg05|qs 
// [10]))))

	.dataa(\Contador_RD|Q1|qS~regout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|Reg07|qs [10]),
	.datad(\BancoDeRegistradores|Reg05|qs [10]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~131_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~131 .lut_mask = 16'hB9A8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y32_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg13|qs[10] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [10]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg13|qs [10]));

// Location: LCCOMB_X46_Y32_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~132 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~132_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~131_combout  & ((\BancoDeRegistradores|Reg15|qs [10]) # ((!\Contador_RD|Q3|qS~regout )))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~131_combout  & 
// (((\BancoDeRegistradores|Reg13|qs [10] & \Contador_RD|Q3|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg15|qs [10]),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~131_combout ),
	.datac(\BancoDeRegistradores|Reg13|qs [10]),
	.datad(\Contador_RD|Q3|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~132_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~132 .lut_mask = 16'hB8CC;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N0
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~133 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~133_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~130_combout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~132_combout ) # (!\Contador_RD|Q0|qS~regout )))) # 
// (!\BancoDeRegistradores|MUX_rd|muxFinal|d~130_combout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~125_combout  & (\Contador_RD|Q0|qS~regout )))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~130_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~125_combout ),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~132_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~133_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~133 .lut_mask = 16'hEA4A;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y35_N2
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[10] (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d [10] = (\ld_rd_dp~combout  & \BancoDeRegistradores|MUX_rd|muxFinal|d~133_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ld_rd_dp~combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~133_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d [10]),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[10] .lut_mask = 16'hF000;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[11]));
// synopsys translate_off
defparam \wr_data_dp[11]~I .input_async_reset = "none";
defparam \wr_data_dp[11]~I .input_power_up = "low";
defparam \wr_data_dp[11]~I .input_register_mode = "none";
defparam \wr_data_dp[11]~I .input_sync_reset = "none";
defparam \wr_data_dp[11]~I .oe_async_reset = "none";
defparam \wr_data_dp[11]~I .oe_power_up = "low";
defparam \wr_data_dp[11]~I .oe_register_mode = "none";
defparam \wr_data_dp[11]~I .oe_sync_reset = "none";
defparam \wr_data_dp[11]~I .operation_mode = "input";
defparam \wr_data_dp[11]~I .output_async_reset = "none";
defparam \wr_data_dp[11]~I .output_power_up = "low";
defparam \wr_data_dp[11]~I .output_register_mode = "none";
defparam \wr_data_dp[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X43_Y33_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg15|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[15]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg15|qs [11]));

// Location: LCFF_X45_Y32_N21
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [11]));

// Location: LCFF_X46_Y35_N31
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [11]));

// Location: LCFF_X45_Y35_N11
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [11]));

// Location: LCCOMB_X45_Y35_N10
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~141 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~141_combout  = (\Contador_RD|Q2|qS~regout  & (((\BancoDeRegistradores|Reg14|qs [11]) # (\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & (\BancoDeRegistradores|Reg10|qs [11] & 
// ((!\Contador_RD|Q0|qS~regout ))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|Reg10|qs [11]),
	.datac(\BancoDeRegistradores|Reg14|qs [11]),
	.datad(\Contador_RD|Q0|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~141_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~141 .lut_mask = 16'hAAE4;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~142 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~142_combout  = (\Contador_RD|Q0|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~141_combout  & (\BancoDeRegistradores|Reg15|qs [11])) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~141_combout  & 
// ((\BancoDeRegistradores|Reg11|qs [11]))))) # (!\Contador_RD|Q0|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~141_combout ))))

	.dataa(\Contador_RD|Q0|qS~regout ),
	.datab(\BancoDeRegistradores|Reg15|qs [11]),
	.datac(\BancoDeRegistradores|Reg11|qs [11]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~141_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~142_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~142 .lut_mask = 16'hDDA0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y33_N29
cycloneii_lcell_ff \BancoDeRegistradores|Reg04|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg04|qs [11]));

// Location: LCFF_X48_Y33_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg01|qs[11] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [11]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[1]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg01|qs [11]));

// Location: LCCOMB_X48_Y33_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~138 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~138_combout  = (\Contador_RD|Q0|qS~regout  & (((\BancoDeRegistradores|Reg01|qs [11]) # (\Contador_RD|Q2|qS~regout )))) # (!\Contador_RD|Q0|qS~regout  & (\BancoDeRegistradores|Reg00|qs [11] & 
// ((!\Contador_RD|Q2|qS~regout ))))

	.dataa(\BancoDeRegistradores|Reg00|qs [11]),
	.datab(\Contador_RD|Q0|qS~regout ),
	.datac(\BancoDeRegistradores|Reg01|qs [11]),
	.datad(\Contador_RD|Q2|qS~regout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~138_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~138 .lut_mask = 16'hCCE2;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~139 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~139_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~138_combout  & (\BancoDeRegistradores|Reg05|qs [11])) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~138_combout  & 
// ((\BancoDeRegistradores|Reg04|qs [11]))))) # (!\Contador_RD|Q2|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~138_combout ))))

	.dataa(\BancoDeRegistradores|Reg05|qs [11]),
	.datab(\Contador_RD|Q2|qS~regout ),
	.datac(\BancoDeRegistradores|Reg04|qs [11]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~138_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~139_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~139 .lut_mask = 16'hBBC0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y35_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~140 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~140_combout  = (\Contador_RD|Q1|qS~regout  & (((\Contador_RD|Q3|qS~regout )))) # (!\Contador_RD|Q1|qS~regout  & ((\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~137_combout )) # 
// (!\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~139_combout )))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~137_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\Contador_RD|Q3|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~139_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~140_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~140 .lut_mask = 16'hE3E0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~143 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~143_combout  = (\Contador_RD|Q1|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~140_combout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~142_combout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~140_combout 
//  & (\BancoDeRegistradores|MUX_rd|muxFinal|d~135_combout )))) # (!\Contador_RD|Q1|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~140_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~135_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|MUX_rd|muxFinal|d~142_combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~140_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~143_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~143 .lut_mask = 16'hF388;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y35_N14
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[11] (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d [11] = (\BancoDeRegistradores|MUX_rd|muxFinal|d~143_combout  & \ld_rd_dp~combout )

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~143_combout ),
	.datab(vcc),
	.datac(\ld_rd_dp~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d [11]),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[11] .lut_mask = 16'hA0A0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wr_data_dp[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wr_data_dp~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wr_data_dp[12]));
// synopsys translate_off
defparam \wr_data_dp[12]~I .input_async_reset = "none";
defparam \wr_data_dp[12]~I .input_power_up = "low";
defparam \wr_data_dp[12]~I .input_register_mode = "none";
defparam \wr_data_dp[12]~I .input_sync_reset = "none";
defparam \wr_data_dp[12]~I .oe_async_reset = "none";
defparam \wr_data_dp[12]~I .oe_power_up = "low";
defparam \wr_data_dp[12]~I .oe_register_mode = "none";
defparam \wr_data_dp[12]~I .oe_sync_reset = "none";
defparam \wr_data_dp[12]~I .operation_mode = "input";
defparam \wr_data_dp[12]~I .output_async_reset = "none";
defparam \wr_data_dp[12]~I .output_power_up = "low";
defparam \wr_data_dp[12]~I .output_register_mode = "none";
defparam \wr_data_dp[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X45_Y35_N13
cycloneii_lcell_ff \BancoDeRegistradores|Reg06|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[6]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg06|qs [12]));

// Location: LCCOMB_X45_Y35_N2
cycloneii_lcell_comb \BancoDeRegistradores|Reg14|qs[12]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg14|qs[12]~feeder_combout  = \wr_data_dp~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg14|qs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg14|qs[12]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg14|qs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y35_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg14|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg14|qs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[14]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg14|qs [12]));

// Location: LCCOMB_X45_Y35_N12
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~147 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~147_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~146_combout  & (((\BancoDeRegistradores|Reg14|qs [12])) # (!\Contador_RD|Q1|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~146_combout  & 
// (\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg06|qs [12])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~146_combout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg06|qs [12]),
	.datad(\BancoDeRegistradores|Reg14|qs [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~147_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~147 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneii_lcell_comb \BancoDeRegistradores|Reg10|qs[12]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg10|qs[12]~feeder_combout  = \wr_data_dp~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg10|qs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg10|qs[12]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg10|qs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y35_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg10|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg10|qs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[10]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg10|qs [12]));

// Location: LCFF_X46_Y35_N9
cycloneii_lcell_ff \BancoDeRegistradores|Reg08|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[8]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg08|qs [12]));

// Location: LCFF_X47_Y35_N27
cycloneii_lcell_ff \BancoDeRegistradores|Reg02|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg02|qs [12]));

// Location: LCCOMB_X48_Y33_N4
cycloneii_lcell_comb \BancoDeRegistradores|Reg00|qs[12]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg00|qs[12]~feeder_combout  = \wr_data_dp~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg00|qs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg00|qs[12]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg00|qs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg00|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg00|qs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[0]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg00|qs [12]));

// Location: LCCOMB_X47_Y35_N26
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~148 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~148_combout  = (\Contador_RD|Q3|qS~regout  & (\Contador_RD|Q1|qS~regout )) # (!\Contador_RD|Q3|qS~regout  & ((\Contador_RD|Q1|qS~regout  & (\BancoDeRegistradores|Reg02|qs [12])) # (!\Contador_RD|Q1|qS~regout  & 
// ((\BancoDeRegistradores|Reg00|qs [12])))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\Contador_RD|Q1|qS~regout ),
	.datac(\BancoDeRegistradores|Reg02|qs [12]),
	.datad(\BancoDeRegistradores|Reg00|qs [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~148_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~148 .lut_mask = 16'hD9C8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N8
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~149 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~149_combout  = (\Contador_RD|Q3|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~148_combout  & (\BancoDeRegistradores|Reg10|qs [12])) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~148_combout  & 
// ((\BancoDeRegistradores|Reg08|qs [12]))))) # (!\Contador_RD|Q3|qS~regout  & (((\BancoDeRegistradores|MUX_rd|muxFinal|d~148_combout ))))

	.dataa(\Contador_RD|Q3|qS~regout ),
	.datab(\BancoDeRegistradores|Reg10|qs [12]),
	.datac(\BancoDeRegistradores|Reg08|qs [12]),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~148_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~149_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~149 .lut_mask = 16'hDDA0;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~150 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~150_combout  = (\Contador_RD|Q2|qS~regout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~147_combout ) # ((\Contador_RD|Q0|qS~regout )))) # (!\Contador_RD|Q2|qS~regout  & (((!\Contador_RD|Q0|qS~regout  & 
// \BancoDeRegistradores|MUX_rd|muxFinal|d~149_combout ))))

	.dataa(\Contador_RD|Q2|qS~regout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~147_combout ),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~149_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~150_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~150 .lut_mask = 16'hADA8;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y34_N5
cycloneii_lcell_ff \BancoDeRegistradores|Reg09|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wr_data_dp~combout [12]),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[9]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg09|qs [12]));

// Location: LCCOMB_X45_Y32_N2
cycloneii_lcell_comb \BancoDeRegistradores|Reg11|qs[12]~feeder (
// Equation(s):
// \BancoDeRegistradores|Reg11|qs[12]~feeder_combout  = \wr_data_dp~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wr_data_dp~combout [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|Reg11|qs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|Reg11|qs[12]~feeder .lut_mask = 16'hFF00;
defparam \BancoDeRegistradores|Reg11|qs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N3
cycloneii_lcell_ff \BancoDeRegistradores|Reg11|qs[12] (
	.clk(\clk_fifo_dp~clkctrl_outclk ),
	.datain(\BancoDeRegistradores|Reg11|qs[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(\clr_fifo_dp~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\BancoDeRegistradores|Dec_wr|d_out[11]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\BancoDeRegistradores|Reg11|qs [12]));

// Location: LCCOMB_X48_Y34_N4
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~145 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~145_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~144_combout  & (((\BancoDeRegistradores|Reg11|qs [12])) # (!\Contador_RD|Q3|qS~regout ))) # (!\BancoDeRegistradores|MUX_rd|muxFinal|d~144_combout  & 
// (\Contador_RD|Q3|qS~regout  & (\BancoDeRegistradores|Reg09|qs [12])))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~144_combout ),
	.datab(\Contador_RD|Q3|qS~regout ),
	.datac(\BancoDeRegistradores|Reg09|qs [12]),
	.datad(\BancoDeRegistradores|Reg11|qs [12]),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~145_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~145 .lut_mask = 16'hEA62;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N28
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d~153 (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d~153_combout  = (\BancoDeRegistradores|MUX_rd|muxFinal|d~150_combout  & ((\BancoDeRegistradores|MUX_rd|muxFinal|d~152_combout ) # ((!\Contador_RD|Q0|qS~regout )))) # 
// (!\BancoDeRegistradores|MUX_rd|muxFinal|d~150_combout  & (((\Contador_RD|Q0|qS~regout  & \BancoDeRegistradores|MUX_rd|muxFinal|d~145_combout ))))

	.dataa(\BancoDeRegistradores|MUX_rd|muxFinal|d~152_combout ),
	.datab(\BancoDeRegistradores|MUX_rd|muxFinal|d~150_combout ),
	.datac(\Contador_RD|Q0|qS~regout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~145_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d~153_combout ),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~153 .lut_mask = 16'hBC8C;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N6
cycloneii_lcell_comb \BancoDeRegistradores|MUX_rd|muxFinal|d[12] (
// Equation(s):
// \BancoDeRegistradores|MUX_rd|muxFinal|d [12] = (\ld_rd_dp~combout  & \BancoDeRegistradores|MUX_rd|muxFinal|d~153_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ld_rd_dp~combout ),
	.datad(\BancoDeRegistradores|MUX_rd|muxFinal|d~153_combout ),
	.cin(gnd),
	.combout(\BancoDeRegistradores|MUX_rd|muxFinal|d [12]),
	.cout());
// synopsys translate_off
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[12] .lut_mask = 16'hF000;
defparam \BancoDeRegistradores|MUX_rd|muxFinal|d[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \eq_comp~I (
	.datain(\comparador|Comp4|out_eq~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(eq_comp));
// synopsys translate_off
defparam \eq_comp~I .input_async_reset = "none";
defparam \eq_comp~I .input_power_up = "low";
defparam \eq_comp~I .input_register_mode = "none";
defparam \eq_comp~I .input_sync_reset = "none";
defparam \eq_comp~I .oe_async_reset = "none";
defparam \eq_comp~I .oe_power_up = "low";
defparam \eq_comp~I .oe_register_mode = "none";
defparam \eq_comp~I .oe_sync_reset = "none";
defparam \eq_comp~I .operation_mode = "output";
defparam \eq_comp~I .output_async_reset = "none";
defparam \eq_comp~I .output_power_up = "low";
defparam \eq_comp~I .output_register_mode = "none";
defparam \eq_comp~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador_r[0]~I (
	.datain(\Contador_RD|Q0|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador_r[0]));
// synopsys translate_off
defparam \contador_r[0]~I .input_async_reset = "none";
defparam \contador_r[0]~I .input_power_up = "low";
defparam \contador_r[0]~I .input_register_mode = "none";
defparam \contador_r[0]~I .input_sync_reset = "none";
defparam \contador_r[0]~I .oe_async_reset = "none";
defparam \contador_r[0]~I .oe_power_up = "low";
defparam \contador_r[0]~I .oe_register_mode = "none";
defparam \contador_r[0]~I .oe_sync_reset = "none";
defparam \contador_r[0]~I .operation_mode = "output";
defparam \contador_r[0]~I .output_async_reset = "none";
defparam \contador_r[0]~I .output_power_up = "low";
defparam \contador_r[0]~I .output_register_mode = "none";
defparam \contador_r[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador_r[1]~I (
	.datain(\Contador_RD|Q1|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador_r[1]));
// synopsys translate_off
defparam \contador_r[1]~I .input_async_reset = "none";
defparam \contador_r[1]~I .input_power_up = "low";
defparam \contador_r[1]~I .input_register_mode = "none";
defparam \contador_r[1]~I .input_sync_reset = "none";
defparam \contador_r[1]~I .oe_async_reset = "none";
defparam \contador_r[1]~I .oe_power_up = "low";
defparam \contador_r[1]~I .oe_register_mode = "none";
defparam \contador_r[1]~I .oe_sync_reset = "none";
defparam \contador_r[1]~I .operation_mode = "output";
defparam \contador_r[1]~I .output_async_reset = "none";
defparam \contador_r[1]~I .output_power_up = "low";
defparam \contador_r[1]~I .output_register_mode = "none";
defparam \contador_r[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador_r[2]~I (
	.datain(\Contador_RD|Q2|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador_r[2]));
// synopsys translate_off
defparam \contador_r[2]~I .input_async_reset = "none";
defparam \contador_r[2]~I .input_power_up = "low";
defparam \contador_r[2]~I .input_register_mode = "none";
defparam \contador_r[2]~I .input_sync_reset = "none";
defparam \contador_r[2]~I .oe_async_reset = "none";
defparam \contador_r[2]~I .oe_power_up = "low";
defparam \contador_r[2]~I .oe_register_mode = "none";
defparam \contador_r[2]~I .oe_sync_reset = "none";
defparam \contador_r[2]~I .operation_mode = "output";
defparam \contador_r[2]~I .output_async_reset = "none";
defparam \contador_r[2]~I .output_power_up = "low";
defparam \contador_r[2]~I .output_register_mode = "none";
defparam \contador_r[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador_r[3]~I (
	.datain(\Contador_RD|Q3|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador_r[3]));
// synopsys translate_off
defparam \contador_r[3]~I .input_async_reset = "none";
defparam \contador_r[3]~I .input_power_up = "low";
defparam \contador_r[3]~I .input_register_mode = "none";
defparam \contador_r[3]~I .input_sync_reset = "none";
defparam \contador_r[3]~I .oe_async_reset = "none";
defparam \contador_r[3]~I .oe_power_up = "low";
defparam \contador_r[3]~I .oe_register_mode = "none";
defparam \contador_r[3]~I .oe_sync_reset = "none";
defparam \contador_r[3]~I .operation_mode = "output";
defparam \contador_r[3]~I .output_async_reset = "none";
defparam \contador_r[3]~I .output_power_up = "low";
defparam \contador_r[3]~I .output_register_mode = "none";
defparam \contador_r[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador_w[0]~I (
	.datain(\Contador_WR|Q0|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador_w[0]));
// synopsys translate_off
defparam \contador_w[0]~I .input_async_reset = "none";
defparam \contador_w[0]~I .input_power_up = "low";
defparam \contador_w[0]~I .input_register_mode = "none";
defparam \contador_w[0]~I .input_sync_reset = "none";
defparam \contador_w[0]~I .oe_async_reset = "none";
defparam \contador_w[0]~I .oe_power_up = "low";
defparam \contador_w[0]~I .oe_register_mode = "none";
defparam \contador_w[0]~I .oe_sync_reset = "none";
defparam \contador_w[0]~I .operation_mode = "output";
defparam \contador_w[0]~I .output_async_reset = "none";
defparam \contador_w[0]~I .output_power_up = "low";
defparam \contador_w[0]~I .output_register_mode = "none";
defparam \contador_w[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador_w[1]~I (
	.datain(\Contador_WR|Q1|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador_w[1]));
// synopsys translate_off
defparam \contador_w[1]~I .input_async_reset = "none";
defparam \contador_w[1]~I .input_power_up = "low";
defparam \contador_w[1]~I .input_register_mode = "none";
defparam \contador_w[1]~I .input_sync_reset = "none";
defparam \contador_w[1]~I .oe_async_reset = "none";
defparam \contador_w[1]~I .oe_power_up = "low";
defparam \contador_w[1]~I .oe_register_mode = "none";
defparam \contador_w[1]~I .oe_sync_reset = "none";
defparam \contador_w[1]~I .operation_mode = "output";
defparam \contador_w[1]~I .output_async_reset = "none";
defparam \contador_w[1]~I .output_power_up = "low";
defparam \contador_w[1]~I .output_register_mode = "none";
defparam \contador_w[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador_w[2]~I (
	.datain(\Contador_WR|Q2|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador_w[2]));
// synopsys translate_off
defparam \contador_w[2]~I .input_async_reset = "none";
defparam \contador_w[2]~I .input_power_up = "low";
defparam \contador_w[2]~I .input_register_mode = "none";
defparam \contador_w[2]~I .input_sync_reset = "none";
defparam \contador_w[2]~I .oe_async_reset = "none";
defparam \contador_w[2]~I .oe_power_up = "low";
defparam \contador_w[2]~I .oe_register_mode = "none";
defparam \contador_w[2]~I .oe_sync_reset = "none";
defparam \contador_w[2]~I .operation_mode = "output";
defparam \contador_w[2]~I .output_async_reset = "none";
defparam \contador_w[2]~I .output_power_up = "low";
defparam \contador_w[2]~I .output_register_mode = "none";
defparam \contador_w[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \contador_w[3]~I (
	.datain(\Contador_WR|Q3|qS~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(contador_w[3]));
// synopsys translate_off
defparam \contador_w[3]~I .input_async_reset = "none";
defparam \contador_w[3]~I .input_power_up = "low";
defparam \contador_w[3]~I .input_register_mode = "none";
defparam \contador_w[3]~I .input_sync_reset = "none";
defparam \contador_w[3]~I .oe_async_reset = "none";
defparam \contador_w[3]~I .oe_power_up = "low";
defparam \contador_w[3]~I .oe_register_mode = "none";
defparam \contador_w[3]~I .oe_sync_reset = "none";
defparam \contador_w[3]~I .operation_mode = "output";
defparam \contador_w[3]~I .output_async_reset = "none";
defparam \contador_w[3]~I .output_power_up = "low";
defparam \contador_w[3]~I .output_register_mode = "none";
defparam \contador_w[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[0]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d[0]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[0]));
// synopsys translate_off
defparam \rd_data_dp[0]~I .input_async_reset = "none";
defparam \rd_data_dp[0]~I .input_power_up = "low";
defparam \rd_data_dp[0]~I .input_register_mode = "none";
defparam \rd_data_dp[0]~I .input_sync_reset = "none";
defparam \rd_data_dp[0]~I .oe_async_reset = "none";
defparam \rd_data_dp[0]~I .oe_power_up = "low";
defparam \rd_data_dp[0]~I .oe_register_mode = "none";
defparam \rd_data_dp[0]~I .oe_sync_reset = "none";
defparam \rd_data_dp[0]~I .operation_mode = "output";
defparam \rd_data_dp[0]~I .output_async_reset = "none";
defparam \rd_data_dp[0]~I .output_power_up = "low";
defparam \rd_data_dp[0]~I .output_register_mode = "none";
defparam \rd_data_dp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[1]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[1]));
// synopsys translate_off
defparam \rd_data_dp[1]~I .input_async_reset = "none";
defparam \rd_data_dp[1]~I .input_power_up = "low";
defparam \rd_data_dp[1]~I .input_register_mode = "none";
defparam \rd_data_dp[1]~I .input_sync_reset = "none";
defparam \rd_data_dp[1]~I .oe_async_reset = "none";
defparam \rd_data_dp[1]~I .oe_power_up = "low";
defparam \rd_data_dp[1]~I .oe_register_mode = "none";
defparam \rd_data_dp[1]~I .oe_sync_reset = "none";
defparam \rd_data_dp[1]~I .operation_mode = "output";
defparam \rd_data_dp[1]~I .output_async_reset = "none";
defparam \rd_data_dp[1]~I .output_power_up = "low";
defparam \rd_data_dp[1]~I .output_register_mode = "none";
defparam \rd_data_dp[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[2]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d[2]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[2]));
// synopsys translate_off
defparam \rd_data_dp[2]~I .input_async_reset = "none";
defparam \rd_data_dp[2]~I .input_power_up = "low";
defparam \rd_data_dp[2]~I .input_register_mode = "none";
defparam \rd_data_dp[2]~I .input_sync_reset = "none";
defparam \rd_data_dp[2]~I .oe_async_reset = "none";
defparam \rd_data_dp[2]~I .oe_power_up = "low";
defparam \rd_data_dp[2]~I .oe_register_mode = "none";
defparam \rd_data_dp[2]~I .oe_sync_reset = "none";
defparam \rd_data_dp[2]~I .operation_mode = "output";
defparam \rd_data_dp[2]~I .output_async_reset = "none";
defparam \rd_data_dp[2]~I .output_power_up = "low";
defparam \rd_data_dp[2]~I .output_register_mode = "none";
defparam \rd_data_dp[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[3]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d[3]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[3]));
// synopsys translate_off
defparam \rd_data_dp[3]~I .input_async_reset = "none";
defparam \rd_data_dp[3]~I .input_power_up = "low";
defparam \rd_data_dp[3]~I .input_register_mode = "none";
defparam \rd_data_dp[3]~I .input_sync_reset = "none";
defparam \rd_data_dp[3]~I .oe_async_reset = "none";
defparam \rd_data_dp[3]~I .oe_power_up = "low";
defparam \rd_data_dp[3]~I .oe_register_mode = "none";
defparam \rd_data_dp[3]~I .oe_sync_reset = "none";
defparam \rd_data_dp[3]~I .operation_mode = "output";
defparam \rd_data_dp[3]~I .output_async_reset = "none";
defparam \rd_data_dp[3]~I .output_power_up = "low";
defparam \rd_data_dp[3]~I .output_register_mode = "none";
defparam \rd_data_dp[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[4]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d[4]~64_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[4]));
// synopsys translate_off
defparam \rd_data_dp[4]~I .input_async_reset = "none";
defparam \rd_data_dp[4]~I .input_power_up = "low";
defparam \rd_data_dp[4]~I .input_register_mode = "none";
defparam \rd_data_dp[4]~I .input_sync_reset = "none";
defparam \rd_data_dp[4]~I .oe_async_reset = "none";
defparam \rd_data_dp[4]~I .oe_power_up = "low";
defparam \rd_data_dp[4]~I .oe_register_mode = "none";
defparam \rd_data_dp[4]~I .oe_sync_reset = "none";
defparam \rd_data_dp[4]~I .operation_mode = "output";
defparam \rd_data_dp[4]~I .output_async_reset = "none";
defparam \rd_data_dp[4]~I .output_power_up = "low";
defparam \rd_data_dp[4]~I .output_register_mode = "none";
defparam \rd_data_dp[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[5]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[5]));
// synopsys translate_off
defparam \rd_data_dp[5]~I .input_async_reset = "none";
defparam \rd_data_dp[5]~I .input_power_up = "low";
defparam \rd_data_dp[5]~I .input_register_mode = "none";
defparam \rd_data_dp[5]~I .input_sync_reset = "none";
defparam \rd_data_dp[5]~I .oe_async_reset = "none";
defparam \rd_data_dp[5]~I .oe_power_up = "low";
defparam \rd_data_dp[5]~I .oe_register_mode = "none";
defparam \rd_data_dp[5]~I .oe_sync_reset = "none";
defparam \rd_data_dp[5]~I .operation_mode = "output";
defparam \rd_data_dp[5]~I .output_async_reset = "none";
defparam \rd_data_dp[5]~I .output_power_up = "low";
defparam \rd_data_dp[5]~I .output_register_mode = "none";
defparam \rd_data_dp[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[6]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d[6]~90_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[6]));
// synopsys translate_off
defparam \rd_data_dp[6]~I .input_async_reset = "none";
defparam \rd_data_dp[6]~I .input_power_up = "low";
defparam \rd_data_dp[6]~I .input_register_mode = "none";
defparam \rd_data_dp[6]~I .input_sync_reset = "none";
defparam \rd_data_dp[6]~I .oe_async_reset = "none";
defparam \rd_data_dp[6]~I .oe_power_up = "low";
defparam \rd_data_dp[6]~I .oe_register_mode = "none";
defparam \rd_data_dp[6]~I .oe_sync_reset = "none";
defparam \rd_data_dp[6]~I .operation_mode = "output";
defparam \rd_data_dp[6]~I .output_async_reset = "none";
defparam \rd_data_dp[6]~I .output_power_up = "low";
defparam \rd_data_dp[6]~I .output_register_mode = "none";
defparam \rd_data_dp[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[7]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d[7]~103_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[7]));
// synopsys translate_off
defparam \rd_data_dp[7]~I .input_async_reset = "none";
defparam \rd_data_dp[7]~I .input_power_up = "low";
defparam \rd_data_dp[7]~I .input_register_mode = "none";
defparam \rd_data_dp[7]~I .input_sync_reset = "none";
defparam \rd_data_dp[7]~I .oe_async_reset = "none";
defparam \rd_data_dp[7]~I .oe_power_up = "low";
defparam \rd_data_dp[7]~I .oe_register_mode = "none";
defparam \rd_data_dp[7]~I .oe_sync_reset = "none";
defparam \rd_data_dp[7]~I .operation_mode = "output";
defparam \rd_data_dp[7]~I .output_async_reset = "none";
defparam \rd_data_dp[7]~I .output_power_up = "low";
defparam \rd_data_dp[7]~I .output_register_mode = "none";
defparam \rd_data_dp[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[8]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[8]));
// synopsys translate_off
defparam \rd_data_dp[8]~I .input_async_reset = "none";
defparam \rd_data_dp[8]~I .input_power_up = "low";
defparam \rd_data_dp[8]~I .input_register_mode = "none";
defparam \rd_data_dp[8]~I .input_sync_reset = "none";
defparam \rd_data_dp[8]~I .oe_async_reset = "none";
defparam \rd_data_dp[8]~I .oe_power_up = "low";
defparam \rd_data_dp[8]~I .oe_register_mode = "none";
defparam \rd_data_dp[8]~I .oe_sync_reset = "none";
defparam \rd_data_dp[8]~I .operation_mode = "output";
defparam \rd_data_dp[8]~I .output_async_reset = "none";
defparam \rd_data_dp[8]~I .output_power_up = "low";
defparam \rd_data_dp[8]~I .output_register_mode = "none";
defparam \rd_data_dp[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[9]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[9]));
// synopsys translate_off
defparam \rd_data_dp[9]~I .input_async_reset = "none";
defparam \rd_data_dp[9]~I .input_power_up = "low";
defparam \rd_data_dp[9]~I .input_register_mode = "none";
defparam \rd_data_dp[9]~I .input_sync_reset = "none";
defparam \rd_data_dp[9]~I .oe_async_reset = "none";
defparam \rd_data_dp[9]~I .oe_power_up = "low";
defparam \rd_data_dp[9]~I .oe_register_mode = "none";
defparam \rd_data_dp[9]~I .oe_sync_reset = "none";
defparam \rd_data_dp[9]~I .operation_mode = "output";
defparam \rd_data_dp[9]~I .output_async_reset = "none";
defparam \rd_data_dp[9]~I .output_power_up = "low";
defparam \rd_data_dp[9]~I .output_register_mode = "none";
defparam \rd_data_dp[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[10]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[10]));
// synopsys translate_off
defparam \rd_data_dp[10]~I .input_async_reset = "none";
defparam \rd_data_dp[10]~I .input_power_up = "low";
defparam \rd_data_dp[10]~I .input_register_mode = "none";
defparam \rd_data_dp[10]~I .input_sync_reset = "none";
defparam \rd_data_dp[10]~I .oe_async_reset = "none";
defparam \rd_data_dp[10]~I .oe_power_up = "low";
defparam \rd_data_dp[10]~I .oe_register_mode = "none";
defparam \rd_data_dp[10]~I .oe_sync_reset = "none";
defparam \rd_data_dp[10]~I .operation_mode = "output";
defparam \rd_data_dp[10]~I .output_async_reset = "none";
defparam \rd_data_dp[10]~I .output_power_up = "low";
defparam \rd_data_dp[10]~I .output_register_mode = "none";
defparam \rd_data_dp[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[11]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[11]));
// synopsys translate_off
defparam \rd_data_dp[11]~I .input_async_reset = "none";
defparam \rd_data_dp[11]~I .input_power_up = "low";
defparam \rd_data_dp[11]~I .input_register_mode = "none";
defparam \rd_data_dp[11]~I .input_sync_reset = "none";
defparam \rd_data_dp[11]~I .oe_async_reset = "none";
defparam \rd_data_dp[11]~I .oe_power_up = "low";
defparam \rd_data_dp[11]~I .oe_register_mode = "none";
defparam \rd_data_dp[11]~I .oe_sync_reset = "none";
defparam \rd_data_dp[11]~I .operation_mode = "output";
defparam \rd_data_dp[11]~I .output_async_reset = "none";
defparam \rd_data_dp[11]~I .output_power_up = "low";
defparam \rd_data_dp[11]~I .output_register_mode = "none";
defparam \rd_data_dp[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rd_data_dp[12]~I (
	.datain(\BancoDeRegistradores|MUX_rd|muxFinal|d [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rd_data_dp[12]));
// synopsys translate_off
defparam \rd_data_dp[12]~I .input_async_reset = "none";
defparam \rd_data_dp[12]~I .input_power_up = "low";
defparam \rd_data_dp[12]~I .input_register_mode = "none";
defparam \rd_data_dp[12]~I .input_sync_reset = "none";
defparam \rd_data_dp[12]~I .oe_async_reset = "none";
defparam \rd_data_dp[12]~I .oe_power_up = "low";
defparam \rd_data_dp[12]~I .oe_register_mode = "none";
defparam \rd_data_dp[12]~I .oe_sync_reset = "none";
defparam \rd_data_dp[12]~I .operation_mode = "output";
defparam \rd_data_dp[12]~I .output_async_reset = "none";
defparam \rd_data_dp[12]~I .output_power_up = "low";
defparam \rd_data_dp[12]~I .output_register_mode = "none";
defparam \rd_data_dp[12]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
