# JSilicon: RTL-to-GDS Design Flow Tutorial
## ëŒ€í•™ìƒì„ ìœ„í•œ ë””ì§€í„¸ IC ì„¤ê³„ ì‹¤ìŠµ ê°€ì´ë“œ

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Technology: FreePDK45](https://img.shields.io/badge/Technology-FreePDK45-blue.svg)](https://github.com/baichen318/FreePDK45)
[![Tool: Cadence](https://img.shields.io/badge/Tool-Cadence-red.svg)](https://www.cadence.com/)

---

## ğŸ“š ëª©ì°¨

1. [í”„ë¡œì íŠ¸ ì†Œê°œ](#-í”„ë¡œì íŠ¸-ì†Œê°œ)
2. [í•™ìŠµ ëª©í‘œ](#-í•™ìŠµ-ëª©í‘œ)
3. [ì„¤ê³„ ê°œìš”](#-ì„¤ê³„-ê°œìš”)
4. [í™˜ê²½ ì¤€ë¹„](#-í™˜ê²½-ì¤€ë¹„)
5. [RTL-to-GDS í”Œë¡œìš°](#-rtl-to-gds-í”Œë¡œìš°)
6. [ìƒì„¸ ì‹¤ìŠµ ê°€ì´ë“œ](#-ìƒì„¸-ì‹¤ìŠµ-ê°€ì´ë“œ)
7. [ê²°ê³¼ ë¶„ì„](#-ê²°ê³¼-ë¶„ì„)
8. [ë¬¸ì œ í•´ê²°](#-ë¬¸ì œ-í•´ê²°)
9. [ì°¸ê³  ìë£Œ](#-ì°¸ê³ -ìë£Œ)

---

## ğŸ“ í”„ë¡œì íŠ¸ ì†Œê°œ

**JSilicon**ì€ ëŒ€í•™ìƒë“¤ì´ **RTL-to-GDS (Register Transfer Level to Graphic Data System)** ë””ì§€í„¸ IC ì„¤ê³„ í”Œë¡œìš°ë¥¼ ì§ì ‘ ê²½í—˜í•  ìˆ˜ ìˆë„ë¡ ë§Œë“  êµìœ¡ìš© í”„ë¡œì„¸ì„œ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

### ì™œ JSiliconì¸ê°€?

- âœ… **ì‹¤ë¬´ ë„êµ¬ ì‚¬ìš©**: Cadence Genus, Innovus ë“± ì‹¤ì œ ì‚°ì—…ì—ì„œ ì‚¬ìš©í•˜ëŠ” EDA íˆ´ ê²½í—˜
- âœ… **ì™„ì „í•œ í”Œë¡œìš°**: RTL ì‘ì„±ë¶€í„° ìµœì¢… Layoutê¹Œì§€ ì „ì²´ ê³¼ì • í•™ìŠµ
- âœ… **ì˜¤í”ˆì†ŒìŠ¤ PDK**: FreePDK45ë¥¼ ì‚¬ìš©í•˜ì—¬ ëˆ„êµ¬ë‚˜ ì ‘ê·¼ ê°€ëŠ¥
- âœ… **ë‹¨ê³„ë³„ í•™ìŠµ**: ê° ë‹¨ê³„ë§ˆë‹¤ ëª…í™•í•œ ì…ì¶œë ¥ê³¼ ê²€ì¦ ë°©ë²• ì œì‹œ

### ì„¤ê³„ ì‚¬ì–‘

| í•­ëª© | ì‚¬ì–‘ |
|------|------|
| **ì•„í‚¤í…ì²˜** | 8-bit RISC-style í”„ë¡œì„¸ì„œ |
| **í´ë¡ ì£¼íŒŒìˆ˜** | 200 MHz (5ns period) |
| **ê³µì • ê¸°ìˆ ** | FreePDK45 (45nm) |
| **ëª¨ë“ˆ ìˆ˜** | 8ê°œ (ALU, FSM, Instruction, PC, Register File, Switch, UART, Top) |
| **ê²Œì´íŠ¸ ìˆ˜** | ~595 cells (í•©ì„± í›„) |
| **ë©´ì ** | ~2958 umÂ² |

---

## ğŸ¯ í•™ìŠµ ëª©í‘œ

ì´ íŠœí† ë¦¬ì–¼ì„ ì™„ë£Œí•˜ë©´ ë‹¤ìŒì„ ë°°ìš¸ ìˆ˜ ìˆìŠµë‹ˆë‹¤:

### 1. RTL ì„¤ê³„ ì´í•´
- Verilogë¡œ ì‘ì„±ëœ ë””ì§€í„¸ íšŒë¡œ êµ¬ì¡° ë¶„ì„
- ê° ëª¨ë“ˆì˜ ê¸°ëŠ¥ê³¼ ì¸í„°í˜ì´ìŠ¤ ì´í•´
- ê³„ì¸µì  ì„¤ê³„ ë°©ë²•ë¡ 

### 2. ë…¼ë¦¬ í•©ì„± (Logic Synthesis)
- RTLì„ ê²Œì´íŠ¸ ìˆ˜ì¤€ìœ¼ë¡œ ë³€í™˜í•˜ëŠ” ê³¼ì •
- íƒ€ì´ë° ì œì•½ ì¡°ê±´ (SDC) ì‘ì„±
- ë©´ì , ì†ë„, ì „ë ¥ íŠ¸ë ˆì´ë“œì˜¤í”„

### 3. ë°°ì¹˜ ë° ë°°ì„  (Place & Route)
- Floorplanning ê°œë…
- í‘œì¤€ ì…€ ë°°ì¹˜ ìµœì í™”
- í´ë¡ íŠ¸ë¦¬ í•©ì„± (CTS)
- ì „ì—­/ìƒì„¸ ë°°ì„ 

### 4. íƒ€ì´ë° ê²€ì¦
- Setup/Hold íƒ€ì´ë° ë¶„ì„
- Critical Path ë¶„ì„
- Timing Slack í•´ì„

### 5. ë¬¼ë¦¬ì  ê²€ì¦
- Design Rule Check (DRC)
- Layout vs Schematic (LVS)
- ê¸°ìƒ ì„±ë¶„ ì¶”ì¶œ

---

## ğŸ”§ ì„¤ê³„ ê°œìš”

### JSilicon í”„ë¡œì„¸ì„œ ì•„í‚¤í…ì²˜

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              tt_um_Jsilicon (Top)               â”‚
â”‚                                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚   PC    â”‚  â”‚  INST   â”‚  â”‚ REGFILE  â”‚       â”‚
â”‚  â”‚ (8-bit) â”‚â†’ â”‚ Decoder â”‚â†’ â”‚ (8 regs) â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚       â†“            â†“             â†“              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”           â”‚
â”‚  â”‚          FSM (Control)          â”‚           â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚
â”‚       â†“            â†“             â†“              â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚   ALU   â”‚  â”‚ SWITCH  â”‚  â”‚  UART   â”‚        â”‚
â”‚  â”‚ (8-bit) â”‚  â”‚  (I/O)  â”‚  â”‚ (Serial)â”‚        â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                                 â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ì£¼ìš” ëª¨ë“ˆ ì„¤ëª…

| ëª¨ë“ˆ | íŒŒì¼ | ê¸°ëŠ¥ | í¬ê¸° |
|------|------|------|------|
| **PC** | `pc.v` | Program Counter - ë‹¤ìŒ ì‹¤í–‰í•  ëª…ë ¹ì–´ ì£¼ì†Œ ê´€ë¦¬ | ~50 lines |
| **INST** | `inst.v` | Instruction Decoder - ëª…ë ¹ì–´ í•´ì„ ë° ì œì–´ ì‹ í˜¸ ìƒì„± | ~80 lines |
| **REGFILE** | `regfile.v` | Register File - 8ê°œì˜ 8-bit ë²”ìš© ë ˆì§€ìŠ¤í„° | ~60 lines |
| **ALU** | `alu.v` | Arithmetic Logic Unit - ì‚°ìˆ /ë…¼ë¦¬ ì—°ì‚° ìˆ˜í–‰ | ~100 lines |
| **FSM** | `fsm.v` | Finite State Machine - í”„ë¡œì„¸ì„œ ìƒíƒœ ì œì–´ | ~120 lines |
| **SWITCH** | `switch.v` | Switch Interface - ì™¸ë¶€ ì…ë ¥ ì²˜ë¦¬ | ~40 lines |
| **UART** | `uart.v` | UART Controller - ì‹œë¦¬ì–¼ í†µì‹  | ~150 lines |
| **JSILICON** | `jsilicon.v` | Top Module - ëª¨ë“  ëª¨ë“ˆ í†µí•© | ~200 lines |

---

## ğŸ› ï¸ í™˜ê²½ ì¤€ë¹„

### 1. í•„ìˆ˜ ì†Œí”„íŠ¸ì›¨ì–´

#### EDA Tools (êµìœ¡ê¸°ê´€ ë¼ì´ì„ ìŠ¤ í•„ìš”)

| íˆ´ | ìš©ë„ | ìµœì†Œ ë²„ì „ |
|-----|------|-----------|
| **Cadence Genus** | ë…¼ë¦¬ í•©ì„± | 21.1 ì´ìƒ |
| **Cadence Innovus** | ë°°ì¹˜ ë° ë°°ì„  | 21.1 ì´ìƒ |
| **Synopsys VCS** (ì„ íƒ) | RTL ì‹œë®¬ë ˆì´ì…˜ | 2020 ì´ìƒ |
| **Verdi** (ì„ íƒ) | íŒŒí˜• ë¶„ì„ | 2020 ì´ìƒ |

#### PDK (Process Design Kit)

- **FreePDK45**: ì˜¤í”ˆì†ŒìŠ¤ 45nm PDK
  - GitHub: [baichen318/FreePDK45](https://github.com/baichen318/FreePDK45)
  - í¬í•¨: Liberty (.lib), LEF (.lef), Technology files

### 2. ì‹œìŠ¤í…œ ìš”êµ¬ì‚¬í•­

```yaml
OS: Linux (CentOS 7, Ubuntu 18.04+, RHEL 7+)
CPU: 4 cores ì´ìƒ (ê¶Œì¥: 8 cores)
RAM: 16 GB ì´ìƒ (ê¶Œì¥: 32 GB)
Disk: 50 GB ì—¬ìœ  ê³µê°„
```

### 3. ë””ë ‰í† ë¦¬ êµ¬ì¡°

```bash
JSilicon2/
â”œâ”€â”€ src/                    # RTL ì†ŒìŠ¤ íŒŒì¼
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ fsm.v
â”‚   â”œâ”€â”€ inst.v
â”‚   â”œâ”€â”€ pc.v
â”‚   â”œâ”€â”€ regfile.v
â”‚   â”œâ”€â”€ switch.v
â”‚   â”œâ”€â”€ uart.v
â”‚   â””â”€â”€ jsilicon.v
â”œâ”€â”€ sim/                    # ì‹œë®¬ë ˆì´ì…˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”œâ”€â”€ constraints/            # íƒ€ì´ë° ì œì•½ ì¡°ê±´
â”‚   â””â”€â”€ jsilicon.sdc
â”œâ”€â”€ tech/                   # ê¸°ìˆ  íŒŒì¼
â”‚   â”œâ”€â”€ lib/               # Liberty íŒŒì¼
â”‚   â”‚   â””â”€â”€ gscl45nm.lib
â”‚   â””â”€â”€ lef/               # LEF íŒŒì¼
â”‚       â””â”€â”€ gscl45nm.lef
â”œâ”€â”€ scripts/               # ì‹¤í–‰ ìŠ¤í¬ë¦½íŠ¸
â”‚   â”œâ”€â”€ genus/            # í•©ì„± ìŠ¤í¬ë¦½íŠ¸
â”‚   â””â”€â”€ innovus/          # P&R ìŠ¤í¬ë¦½íŠ¸
â”œâ”€â”€ work/                  # ì‘ì—… ë””ë ‰í† ë¦¬
â”‚   â”œâ”€â”€ synthesis/        # í•©ì„± ì‘ì—… ê³µê°„
â”‚   â””â”€â”€ pnr/              # P&R ì‘ì—… ê³µê°„
â”œâ”€â”€ results/               # ì¶œë ¥ ê²°ê³¼
â”‚   â”œâ”€â”€ netlist/          # ë„¤íŠ¸ë¦¬ìŠ¤íŠ¸
â”‚   â”œâ”€â”€ def/              # DEF ë ˆì´ì•„ì›ƒ
â”‚   â””â”€â”€ gds/              # GDS íŒŒì¼
â””â”€â”€ reports/               # ë¶„ì„ ë¦¬í¬íŠ¸
    â”œâ”€â”€ synthesis/        # í•©ì„± ë¦¬í¬íŠ¸
    â””â”€â”€ pnr/              # P&R ë¦¬í¬íŠ¸
```

---

## ğŸš€ RTL-to-GDS í”Œë¡œìš°

### ì „ì²´ í”Œë¡œìš° ë‹¤ì´ì–´ê·¸ë¨

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  RTL Design â”‚  â† Verilog ì½”ë“œ ì‘ì„±
â”‚   (src/)    â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Simulation  â”‚  â† ê¸°ëŠ¥ ê²€ì¦ (VCS/Xcelium)
â”‚  (optional) â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Synthesis  â”‚  â† RTL â†’ Gate-level (Genus)
â”‚   (Genus)   â”‚    - Technology mapping
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Optimization
       â”‚           - Timing check
       â†“
   [Netlist]      â† Gate-level netlist (.v)
   [Reports]      â† Area, Timing, Power
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Floorplan   â”‚  â† Die size, aspect ratio
â”‚  (Innovus)  â”‚    - Power planning
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Pin placement
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Placement  â”‚  â† Standard cell placement
â”‚  (Innovus)  â”‚    - Global placement
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Detailed placement
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚     CTS     â”‚  â† Clock Tree Synthesis
â”‚  (Innovus)  â”‚    - Clock distribution
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Skew optimization
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   Routing   â”‚  â† Global + Detailed routing
â”‚  (Innovus)  â”‚    - Metal layer assignment
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Via insertion
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Optimization â”‚  â† Post-route optimization
â”‚  (Innovus)  â”‚    - Timing fix
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - SI fix
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚Verification â”‚  â† DRC, LVS, Timing
â”‚  (Calibre)  â”‚    - Physical verification
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜    - Extraction
       â”‚
       â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  GDS Output â”‚  â† Final layout
â”‚   (.gds)    â”‚    Ready for fabrication
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ê° ë‹¨ê³„ë³„ ì†Œìš” ì‹œê°„ (ì˜ˆìƒ)

| ë‹¨ê³„ | ì†Œìš” ì‹œê°„ | ë‚œì´ë„ |
|------|-----------|--------|
| í™˜ê²½ ì„¤ì • | 30ë¶„ | â­â­ |
| RTL ë¶„ì„ | 1ì‹œê°„ | â­â­â­ |
| í•©ì„± (Synthesis) | 5-10ë¶„ | â­â­â­â­ |
| ë°°ì¹˜ë°°ì„  (P&R) | 10-15ë¶„ | â­â­â­â­â­ |
| ê²€ì¦ | 10-20ë¶„ | â­â­â­â­ |
| **ì „ì²´** | **2-3ì‹œê°„** | - |

---

## ğŸ“– ìƒì„¸ ì‹¤ìŠµ ê°€ì´ë“œ

### Step 0: í”„ë¡œì íŠ¸ ì„¤ì •

#### 0-1. ì €ì¥ì†Œ í´ë¡ 

```bash
# GitHubì—ì„œ í”„ë¡œì íŠ¸ ë‹¤ìš´ë¡œë“œ
git clone https://github.com/YOUR_USERNAME/JSilicon2.git
cd JSilicon2

# ë˜ëŠ” ZIP ë‹¤ìš´ë¡œë“œ
wget https://github.com/YOUR_USERNAME/JSilicon2/archive/main.zip
unzip main.zip
cd JSilicon2-main
```

#### 0-2. FreePDK45 ì„¤ì¹˜

```bash
# FreePDK45 ë‹¤ìš´ë¡œë“œ
cd ~
git clone https://github.com/baichen318/FreePDK45.git
cd FreePDK45

# ë˜ëŠ” ZIP ë‹¤ìš´ë¡œë“œ
wget https://github.com/baichen318/FreePDK45/archive/main.zip
unzip main.zip
mv FreePDK45-main FreePDK45
```

#### 0-3. ê¸°ìˆ  íŒŒì¼ ë³µì‚¬

```bash
cd ~/JSilicon2

# ë””ë ‰í† ë¦¬ ìƒì„±
mkdir -p tech/lib tech/lef

# Liberty íŒŒì¼ ë³µì‚¬
cp ~/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.lib tech/lib/

# LEF íŒŒì¼ ë³µì‚¬
cp ~/FreePDK45/FreePDK45/osu_soc/lib/files/gscl45nm.lef tech/lef/

# í™•ì¸
ls -lh tech/lib/
ls -lh tech/lef/
```

**ì˜ˆìƒ ì¶œë ¥:**
```
tech/lib/gscl45nm.lib  ~257 KB
tech/lef/gscl45nm.lef  ~64 KB
```

#### 0-4. í™˜ê²½ ë³€ìˆ˜ ì„¤ì •

```bash
# í™˜ê²½ ì„¤ì • íŒŒì¼ ìƒì„±
cat > ~/JSilicon2/setup_env.sh << 'EOF'
#!/bin/bash
# JSilicon2 í™˜ê²½ ì„¤ì •

# Cadence íˆ´ ê²½ë¡œ (ì‹¤ì œ ê²½ë¡œë¡œ ìˆ˜ì • í•„ìš”)
export CADENCE_ROOT=/tools/cadence
export GENUS_HOME=$CADENCE_ROOT/GENUS231
export INNOVUS_HOME=$CADENCE_ROOT/INNOVUS231

# PATH ì¶”ê°€
export PATH=$GENUS_HOME/bin:$INNOVUS_HOME/bin:$PATH

# ë¼ì´ì„ ìŠ¤ ì„œë²„ (ì‹¤ì œ ì„œë²„ë¡œ ìˆ˜ì •)
export CDS_LIC_FILE=5280@license.server.edu

# OA_HOME ì œê±° (Innovus ì˜¤ë¥˜ ë°©ì§€)
unset OA_HOME

# í”„ë¡œì íŠ¸ ë£¨íŠ¸
export JSILICON_ROOT=$HOME/JSilicon2

echo "âœ“ JSilicon2 í™˜ê²½ ì„¤ì • ì™„ë£Œ"
echo "  GENUS: $GENUS_HOME"
echo "  INNOVUS: $INNOVUS_HOME"
echo "  PROJECT: $JSILICON_ROOT"
EOF

# ì‹¤í–‰ ê¶Œí•œ ë¶€ì—¬
chmod +x ~/JSilicon2/setup_env.sh

# í™˜ê²½ ë¡œë“œ
source ~/JSilicon2/setup_env.sh
```

**í™˜ê²½ ë³€ìˆ˜ í™•ì¸:**
```bash
which genus
which innovus
echo $JSILICON_ROOT
```

#### 0-5. ë””ë ‰í† ë¦¬ êµ¬ì¡° ìƒì„±

```bash
cd ~/JSilicon2

# ìë™ ìƒì„± ìŠ¤í¬ë¦½íŠ¸
mkdir -p {work/{synthesis,pnr,sta},results/{netlist,def,gds,timing},reports/{synthesis,pnr,sta},constraints}

# í™•ì¸
tree -L 2
```

---

### Step 1: RTL ì½”ë“œ ë¶„ì„

#### 1-1. RTL íŒŒì¼ í™•ì¸

```bash
cd ~/JSilicon2/src

# íŒŒì¼ ëª©ë¡ ë° í¬ê¸°
ls -lh *.v

# ê° íŒŒì¼ì˜ ëª¨ë“ˆëª… í™•ì¸
for f in *.v; do
    echo "=== $f ==="
    grep "^module" $f
    echo ""
done
```

**ì˜ˆìƒ ì¶œë ¥:**
```
=== alu.v ===
module alu(

=== fsm.v ===
module fsm(

=== inst.v ===
module inst(

=== pc.v ===
module pc(

=== regfile.v ===
module regfile(

=== switch.v ===
module switch(

=== uart.v ===
module uart(

=== jsilicon.v ===
module tt_um_Jsilicon(
```

#### 1-2. Top ëª¨ë“ˆ ë¶„ì„

```bash
# Top ëª¨ë“ˆ ì¸í„°í˜ì´ìŠ¤ í™•ì¸
cat src/jsilicon.v | grep -A 20 "module tt_um_Jsilicon"
```

**ì£¼ìš” í¬íŠ¸:**
- `clk`: í´ë¡ ì…ë ¥
- `rst_n`: ë¦¬ì…‹ ì‹ í˜¸ (active-low)
- `ui_in[7:0]`: ì™¸ë¶€ ì…ë ¥
- `uo_out[7:0]`: ì™¸ë¶€ ì¶œë ¥
- ê¸°íƒ€ ì œì–´ ì‹ í˜¸

#### 1-3. ëª¨ë“ˆ ê³„ì¸µ êµ¬ì¡° í™•ì¸

```bash
# ì¸ìŠ¤í„´ìŠ¤ í™•ì¸
grep -n "^\s*[a-z_]*\s*[a-z_]*_inst\s*(" src/jsilicon.v
```

**ê³„ì¸µ êµ¬ì¡°:**
```
tt_um_Jsilicon (Top)
  â”œâ”€â”€ pc_inst (PC)
  â”œâ”€â”€ inst_inst (Instruction Decoder)
  â”œâ”€â”€ regfile_inst (Register File)
  â”œâ”€â”€ alu_inst (ALU)
  â”œâ”€â”€ fsm_inst (FSM)
  â”œâ”€â”€ switch_inst (Switch)
  â””â”€â”€ uart_inst (UART)
```

#### 1-4. RTL ì½”ë“œ ë¦¬ë·° í¬ì¸íŠ¸

**í™•ì¸ ì‚¬í•­:**
- [ ] ëª¨ë“  ì…ë ¥ í¬íŠ¸ê°€ ì‚¬ìš©ë˜ëŠ”ê°€?
- [ ] ì¶œë ¥ í¬íŠ¸ì— í•­ìƒ ê°’ì´ í• ë‹¹ë˜ëŠ”ê°€?
- [ ] ì¡°í•© ë…¼ë¦¬ì— latchê°€ ìƒì„±ë˜ì§€ ì•ŠëŠ”ê°€?
- [ ] í´ë¡ê³¼ ë¦¬ì…‹ì´ ì˜¬ë°”ë¥´ê²Œ ì—°ê²°ë˜ì—ˆëŠ”ê°€?
- [ ] íƒ€ì´ë° ìœ„ë°˜ ê°€ëŠ¥ì„±ì´ ìˆëŠ” ê¸´ ê²½ë¡œê°€ ìˆëŠ”ê°€?

---

### Step 2: íƒ€ì´ë° ì œì•½ ì¡°ê±´ ì‘ì„±

#### 2-1. SDC íŒŒì¼ ìƒì„±

```bash
cd ~/JSilicon2/constraints

# SDC (Synopsys Design Constraints) íŒŒì¼ ìƒì„±
cat > jsilicon.sdc << 'EOF'
###############################################################################
# JSilicon Timing Constraints
# Target: 200 MHz (5ns period)
###############################################################################

# Create clock
create_clock -name clk -period 5.0 [get_ports clk]

# Clock uncertainty (jitter + skew)
set_clock_uncertainty 0.5 [get_clocks clk]

# Clock transition
set_clock_transition 0.1 [get_clocks clk]

# Input delays (relative to clock)
set_input_delay -clock clk -max 1.5 [all_inputs]
set_input_delay -clock clk -min 0.5 [all_inputs]

# Output delays
set_output_delay -clock clk -max 1.5 [all_outputs]
set_output_delay -clock clk -min 0.5 [all_outputs]

# Remove clock from delay calculation
remove_input_delay clk
remove_output_delay clk

# Set driving cell (standard cell buffer)
set_driving_cell -lib_cell BUFX2 [all_inputs]

# Set load capacitance (approximate wire load)
set_load 0.05 [all_outputs]

# False paths (if any)
# set_false_path -from [get_ports rst_n] -to [all_registers]

# Multi-cycle paths (if any)
# set_multicycle_path 2 -from [get_pins uart_inst/*] -to [get_pins regfile_inst/*]

###############################################################################
# End of constraints
###############################################################################
EOF

# í™•ì¸
cat jsilicon.sdc
```

#### 2-2. SDC íŒŒì¼ ì„¤ëª…

| ì œì•½ ì¡°ê±´ | ê°’ | ì˜ë¯¸ |
|-----------|-----|------|
| `create_clock` | 5.0ns | 200MHz í´ë¡ ìƒì„± |
| `set_clock_uncertainty` | 0.5ns | í´ë¡ ë¶ˆí™•ì‹¤ì„± (ì§€í„°+ìŠ¤í) |
| `set_input_delay` | 1.5ns (max) | ì…ë ¥ ì‹ í˜¸ ë„ì°© ì‹œê°„ |
| `set_output_delay` | 1.5ns (max) | ì¶œë ¥ ì‹ í˜¸ ìš”êµ¬ ì‹œê°„ |

**íƒ€ì´ë° ë§ˆì§„ ê³„ì‚°:**
```
Clock Period:        5.0 ns
- Uncertainty:      -0.5 ns
- Input Delay:      -1.5 ns
- Output Delay:     -1.5 ns
------------------------
Available Time:      1.5 ns (for logic delay)
```

---

### Step 3: ë…¼ë¦¬ í•©ì„± (Synthesis with Genus)

#### 3-1. í•©ì„± ìŠ¤í¬ë¦½íŠ¸ ìƒì„±

```bash
cd ~/JSilicon2/scripts
mkdir -p genus

# Genus í•©ì„± ìŠ¤í¬ë¦½íŠ¸
cat > genus/synthesis.tcl << 'EOF'
###############################################################################
# Genus Synthesis Script for JSilicon
# FreePDK45 Technology
###############################################################################

puts "========================================="
puts "JSilicon Synthesis - FreePDK45"
puts "========================================="
puts ""

# Project paths
set project_root [file normalize ../../]
set tech_lib $project_root/tech/lib/gscl45nm.lib
set tech_lef $project_root/tech/lef/gscl45nm.lef
set src_dir $project_root/src

puts "Project root: $project_root"
puts "Library: $tech_lib"
puts "LEF: $tech_lef"
puts ""

# Read timing library
puts "Reading timing library..."
read_libs $tech_lib

# Read physical library (LEF)
puts "Reading LEF file..."
read_physical -lef $tech_lef

# Read RTL files
puts "Reading RTL files..."
set_db init_hdl_search_path $src_dir

read_hdl -sv {
    alu.v
    fsm.v
    inst.v
    pc.v
    regfile.v
    switch.v
    uart.v
    jsilicon.v
}

# Elaborate design
puts "Elaborating design..."
elaborate tt_um_Jsilicon

# Read constraints
puts "Reading SDC constraints..."
read_sdc $project_root/constraints/jsilicon.sdc

# Set synthesis effort
puts "Setting synthesis options..."
set_db syn_generic_effort medium
set_db syn_map_effort medium
set_db syn_opt_effort medium
set_db syn_global_effort medium

# Generic synthesis
puts "========================================="
puts "Phase 1: Generic Synthesis"
puts "========================================="
syn_generic

# Technology mapping
puts "========================================="
puts "Phase 2: Technology Mapping"
puts "========================================="
syn_map

# Optimization
puts "========================================="
puts "Phase 3: Optimization"
puts "========================================="
syn_opt

# Generate reports
puts "========================================="
puts "Generating Reports"
puts "========================================="

set report_dir $project_root/reports/synthesis
file mkdir $report_dir

redirect $report_dir/area.rpt {report_area}
redirect $report_dir/gates.rpt {report_gates}
redirect $report_dir/power.rpt {report_power}
redirect $report_dir/timing.rpt {report_timing -nworst 10}
redirect $report_dir/qor.rpt {report_qor}

puts "Reports generated in: $report_dir"
puts ""

# Write outputs
puts "========================================="
puts "Writing Output Files"
puts "========================================="

set netlist_dir $project_root/results/netlist
set work_dir $project_root/work/synthesis

file mkdir $netlist_dir
file mkdir $work_dir

write_hdl > $netlist_dir/tt_um_Jsilicon_synth.v
write_sdc > $work_dir/tt_um_Jsilicon_synth.sdc
write_sdf -timescale ns > $project_root/results/timing/tt_um_Jsilicon_synth.sdf
write_db $work_dir/tt_um_Jsilicon_synth.db

puts ""
puts "========================================="
puts "SYNTHESIS COMPLETE!"
puts "========================================="
puts ""
puts "Output Files:"
puts "  Netlist: $netlist_dir/tt_um_Jsilicon_synth.v"
puts "  SDF:     $project_root/results/timing/tt_um_Jsilicon_synth.sdf"
puts ""
puts "Reports:"
puts "  $report_dir/qor.rpt"
puts "  $report_dir/timing.rpt"
puts ""

exit
EOF

chmod +x genus/synthesis.tcl
```

#### 3-2. í•©ì„± ì‹¤í–‰

```bash
cd ~/JSilicon2/work/synthesis

# Genus ì‹¤í–‰
genus -f ../../scripts/genus/synthesis.tcl 2>&1 | tee synthesis.log
```

**ì‹¤í–‰ ê³¼ì •:**
```
1. Library loading        [~20ì´ˆ]
2. RTL reading            [~10ì´ˆ]
3. Elaboration            [~5ì´ˆ]
4. Generic synthesis      [~30ì´ˆ]
5. Technology mapping     [~40ì´ˆ]
6. Optimization           [~30ì´ˆ]
7. Report generation      [~10ì´ˆ]
------------------------
Total: ~2-3ë¶„
```

#### 3-3. í•©ì„± ê²°ê³¼ í™•ì¸

```bash
cd ~/JSilicon2

# ìƒì„±ëœ íŒŒì¼ í™•ì¸
echo "=== Generated Files ==="
ls -lh results/netlist/tt_um_Jsilicon_synth.v
ls -lh work/synthesis/tt_um_Jsilicon_synth.db

# QoR ë¦¬í¬íŠ¸ í™•ì¸
echo ""
echo "=== QoR Summary ==="
cat reports/synthesis/qor.rpt | tail -50
```

**ì£¼ìš” í™•ì¸ í•­ëª©:**

```bash
# 1. íƒ€ì´ë° í™•ì¸
grep -A 10 "Timing" reports/synthesis/qor.rpt

# ì˜ˆìƒ ì¶œë ¥:
# Clock Period: 5000.0 ps
# Critical Path Slack: 216.6 ps  â† ì–‘ìˆ˜ë©´ OK!
# TNS: 0.0                        â† 0ì´ë©´ OK!

# 2. ë©´ì  í™•ì¸
grep -A 5 "Area" reports/synthesis/qor.rpt

# ì˜ˆìƒ ì¶œë ¥:
# Cell Area: 1785.687 umÂ²
# Total Area: 2958.316 umÂ²

# 3. ê²Œì´íŠ¸ ìˆ˜ í™•ì¸
cat reports/synthesis/gates.rpt | head -20

# ì˜ˆìƒ ì¶œë ¥:
# Total Cells: 595
# Sequential: 42 (Flip-flops)
# Combinational: 553
```

#### 3-4. íƒ€ì´ë° ë¶„ì„

```bash
# ìƒìœ„ 10ê°œ Critical Path í™•ì¸
cat reports/synthesis/timing.rpt | head -100
```

**íƒ€ì´ë° ë¦¬í¬íŠ¸ í•´ì„:**

```
Startpoint: regfile_inst/regs_reg[0][0]  â† ì‹œì‘ì  (FF)
Endpoint:   alu_inst/result_reg[7]       â† ëì  (FF)
Path Type: max                            â† Setup ì²´í¬

Clock Period: 5.000 ns
Data Arrival Time: 4.783 ns               â† ì‹¤ì œ ì§€ì—°
Data Required Time: 5.000 ns              â† ìš”êµ¬ ì‹œê°„
-----------------------------------
Slack: 0.217 ns                           â† ì—¬ìœ  ì‹œê°„ (ì–‘ìˆ˜!)

Path:
  regfile_inst/regs_reg[0][0] (FF) 
  â†’ alu_inst/add_logic (ADDER)
  â†’ alu_inst/result_reg[7] (FF)
```

**íƒ€ì´ë° ìœ„ë°˜ ì‹œ ì¡°ì¹˜:**
- Slack < 0 â†’ íƒ€ì´ë° ìœ„ë°˜!
- í•´ê²° ë°©ë²•:
  1. Clock period ì¦ê°€ (ì£¼íŒŒìˆ˜ ë‚®ì¶¤)
  2. Optimization effort ì¦ê°€
  3. RTL ì½”ë“œ ìµœì í™” (íŒŒì´í”„ë¼ì¸ ì¶”ê°€ ë“±)

---

### Step 4: ë°°ì¹˜ ë° ë°°ì„  (Place & Route with Innovus)

#### 4-1. MMMC ì„¤ì • íŒŒì¼ ìƒì„±

```bash
cd ~/JSilicon2/scripts
mkdir -p innovus

# MMMC (Multi-Mode Multi-Corner) ì„¤ì •
cat > innovus/mmmc.tcl << 'EOF'
###############################################################################
# MMMC Setup for JSilicon
###############################################################################

set project_root [file normalize ../../]
set tech_lib $project_root/tech/lib/gscl45nm.lib
set sdc_file $project_root/work/synthesis/tt_um_Jsilicon_synth.sdc

# Library set
create_library_set -name LIB_TYPICAL \
    -timing $tech_lib

# RC corner
create_rc_corner -name RC_TYPICAL \
    -temperature 27

# Delay corner
create_delay_corner -name DELAY_TYPICAL \
    -library_set LIB_TYPICAL \
    -rc_corner RC_TYPICAL

# Constraint mode
create_constraint_mode -name CONSTRAINTS \
    -sdc_files $sdc_file

# Analysis view
create_analysis_view -name VIEW_TYPICAL \
    -constraint_mode CONSTRAINTS \
    -delay_corner DELAY_TYPICAL

# Set analysis view
set_analysis_view -setup VIEW_TYPICAL -hold VIEW_TYPICAL

puts "MMMC setup complete"
EOF
```

#### 4-2. P&R ìŠ¤í¬ë¦½íŠ¸ ìƒì„±

```bash
# Innovus P&R ìŠ¤í¬ë¦½íŠ¸
cat > innovus/pnr_flow.tcl << 'EOF'
###############################################################################
# Innovus P&R Flow for JSilicon
###############################################################################

puts "========================================="
puts "JSilicon P&R Flow - FreePDK45"
puts "========================================="
puts ""

# Project paths
set project_root [file normalize ../../]
set init_mmmc_file $project_root/scripts/innovus/mmmc.tcl
set init_lef_file $project_root/tech/lef/gscl45nm.lef
set init_verilog $project_root/results/netlist/tt_um_Jsilicon_synth.v
set init_top_cell tt_um_Jsilicon

puts "Initializing design..."
init_design

# Floorplan
puts "========================================="
puts "Step 1: Floorplan"
puts "========================================="
floorPlan -r 1.0 0.70 10.0 10.0 10.0 10.0

puts "Floorplan created"
puts "  Die area: [dbGet top.fPlan.box]"
puts ""

# Power planning
puts "========================================="
puts "Step 2: Power Planning"
puts "========================================="
catch {addRing -nets {VDD VSS} -width 2.0 -spacing 1.0 -layer metal1}

# Placement
puts "========================================="
puts "Step 3: Placement"
puts "========================================="
place_design

saveDesign $project_root/work/pnr/jsilicon_placed.enc

# Pre-CTS optimization
optDesign -preCTS

# CTS
puts "========================================="
puts "Step 4: Clock Tree Synthesis"
puts "========================================="
create_ccopt_clock_tree_spec
ccopt_design

saveDesign $project_root/work/pnr/jsilicon_cts.enc

# Post-CTS optimization
optDesign -postCTS

# Routing
puts "========================================="
puts "Step 5: Routing"
puts "========================================="
routeDesign

# Post-route optimization
puts "========================================="
puts "Step 6: Post-Route Optimization"
puts "========================================="
optDesign -postRoute

# Reports
puts "========================================="
puts "Generating Reports"
puts "========================================="

set report_dir $project_root/reports/pnr
file mkdir $report_dir

report_timing -max_paths 10 > $report_dir/timing_final.rpt
report_power > $report_dir/power_final.rpt
report_area > $report_dir/area_final.rpt
summaryReport -outfile $report_dir/summary.rpt

# Write outputs
set result_dir $project_root/results
defOut -floorplan -netlist -routing $result_dir/def/tt_um_Jsilicon.def
saveNetlist $result_dir/netlist/tt_um_Jsilicon_final.v
saveDesign $project_root/work/pnr/jsilicon_final.enc

puts ""
puts "========================================="
puts "P&R COMPLETE!"
puts "========================================="
puts ""

exit
EOF

chmod +x innovus/pnr_flow.tcl
```

#### 4-3. P&R ì‹¤í–‰

```bash
cd ~/JSilicon2/work/pnr

# Innovus ì‹¤í–‰
innovus -init ../../scripts/innovus/pnr_flow.tcl 2>&1 | tee pnr.log
```

**ì‹¤í–‰ ê³¼ì • (ì˜ˆìƒ 10-15ë¶„):**
```
1. Design initialization [~1ë¶„]
2. Floorplanning         [~30ì´ˆ]
3. Placement             [~3ë¶„]
4. CTS                   [~2ë¶„]
5. Routing               [~5ë¶„]
6. Optimization          [~3ë¶„]
7. Report generation     [~30ì´ˆ]
```

#### 4-4. P&R ê²°ê³¼ í™•ì¸

```bash
cd ~/JSilicon2

# ìƒì„±ëœ íŒŒì¼
echo "=== Generated Files ==="
ls -lh results/def/tt_um_Jsilicon.def
ls -lh results/netlist/tt_um_Jsilicon_final.v

# Summary ë¦¬í¬íŠ¸
echo ""
echo "=== P&R Summary ==="
cat reports/pnr/summary.rpt
```

**ì£¼ìš” ë©”íŠ¸ë¦­:**

```bash
# íƒ€ì´ë°
grep -A 10 "Timing Summary" reports/pnr/summary.rpt

# ë©´ì 
grep -A 5 "Design Area" reports/pnr/summary.rpt

# ì „ë ¥
grep -A 10 "Power" reports/pnr/power_final.rpt
```

---

### Step 5: ê²°ê³¼ ë¶„ì„ ë° ê²€ì¦

#### 5-1. íƒ€ì´ë° ê²€ì¦

```bash
cd ~/JSilicon2/reports/pnr

# Setup íƒ€ì´ë° ì²´í¬
echo "=== Setup Timing (ìµœëŒ€ ë™ì‘ ì£¼íŒŒìˆ˜) ==="
grep -A 20 "Setup mode" timing_final.rpt | head -25

# Hold íƒ€ì´ë° ì²´í¬
echo ""
echo "=== Hold Timing (ìµœì†Œ ì§€ì—°) ==="
grep -A 20 "Hold mode" timing_final.rpt | head -25
```

**íƒ€ì´ë° í•´ì„:**
- **WNS (Worst Negative Slack)**: ê°€ì¥ ë‚˜ìœ ê²½ë¡œì˜ slack
  - WNS > 0: íƒ€ì´ë° ë§Œì¡± âœ…
  - WNS < 0: íƒ€ì´ë° ìœ„ë°˜ âŒ
- **TNS (Total Negative Slack)**: ëª¨ë“  ìœ„ë°˜ ê²½ë¡œì˜ slack í•©
  - TNS = 0: ëª¨ë“  ê²½ë¡œ ë§Œì¡± âœ…

#### 5-2. ë©´ì  ë¶„ì„

```bash
# ë©´ì  ìƒì„¸ í™•ì¸
cat reports/pnr/area_final.rpt
```

**ë©´ì  ë¶„ë¥˜:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Total Chip Area: ~3000 umÂ²      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Standard Cells:   ~1800 umÂ² 60% â”‚
â”‚ Routing:          ~1200 umÂ² 40% â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ Sequential:       ~400 umÂ²  13% â”‚
â”‚ Combinational:    ~1400 umÂ² 47% â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

#### 5-3. ì „ë ¥ ë¶„ì„

```bash
# ì „ë ¥ ì†Œëª¨ í™•ì¸
cat reports/pnr/power_final.rpt | head -30
```

**ì „ë ¥ ë¶„ë¥˜:**
```
Total Power: ~100 mW
â”œâ”€ Dynamic Power:  ~70 mW  (70%)
â”‚  â”œâ”€ Switching:   ~50 mW
â”‚  â””â”€ Internal:    ~20 mW
â””â”€ Leakage Power:  ~30 mW  (30%)
```

#### 5-4. ë ˆì´ì•„ì›ƒ ì‹œê°í™”

```bash
# Innovus GUIì—ì„œ ì—´ê¸°
cd ~/JSilicon2/work/pnr
innovus

# Innovus í”„ë¡¬í”„íŠ¸ì—ì„œ:
# > restoreDesign jsilicon_final.enc
# > fit
# > gui_show -all
```

**GUI í™•ì¸ ì‚¬í•­:**
- [ ] ì…€ë“¤ì´ ê· ì¼í•˜ê²Œ ë°°ì¹˜ë˜ì—ˆëŠ”ê°€?
- [ ] í´ë¡ íŠ¸ë¦¬ê°€ ëŒ€ì¹­ì ìœ¼ë¡œ êµ¬ì„±ë˜ì—ˆëŠ”ê°€?
- [ ] ë°°ì„  í˜¼ì¡ë„ê°€ ê³¼ë„í•˜ì§€ ì•Šì€ê°€?
- [ ] DRC ìœ„ë°˜ì´ ì—†ëŠ”ê°€?

---

## ğŸ“Š ê²°ê³¼ ë¶„ì„

### ì¢…í•© ì„±ëŠ¥ ì§€í‘œ

#### JSilicon ìµœì¢… ê²°ê³¼

| í•­ëª© | ëª©í‘œ | ì‹¤ì œ ê²°ê³¼ | ë‹¬ì„± ì—¬ë¶€ |
|------|------|-----------|-----------|
| **í´ë¡ ì£¼íŒŒìˆ˜** | 200 MHz | 200 MHz | âœ… |
| **íƒ€ì´ë° (WNS)** | > 0 | +216 ps | âœ… |
| **ê²Œì´íŠ¸ ìˆ˜** | < 1000 | 595 | âœ… |
| **ë©´ì ** | < 5000 umÂ² | 2958 umÂ² | âœ… |
| **ì „ë ¥** | < 150 mW | ~100 mW | âœ… |

### ìƒì„¸ ë©”íŠ¸ë¦­

#### 1. íƒ€ì´ë° ë©”íŠ¸ë¦­

```
Clock Period:              5.000 ns (200 MHz)
Setup WNS:                 0.217 ns âœ“
Setup TNS:                 0.000 ns âœ“
Hold WNS:                  0.050 ns âœ“
Hold TNS:                  0.000 ns âœ“
Max Fanout:                42 (clk)
Critical Path Stages:      ~15 gates
```

#### 2. ë©´ì  ë©”íŠ¸ë¦­

```
Total Die Area:            2958.316 umÂ²
Standard Cell Area:        1785.687 umÂ²
Utilization:               60.4%
Number of Cells:           595
  - Sequential:            42 (7.1%)
  - Combinational:         553 (92.9%)
Number of Nets:            ~700
Average Fanout:            1.8
```

#### 3. ì „ë ¥ ë©”íŠ¸ë¦­ (@ 200MHz, 1.1V, 27Â°C)

```
Total Power:               ~100 mW
  - Dynamic Power:         ~70 mW (70%)
    * Switching:           ~50 mW
    * Internal:            ~20 mW
  - Leakage Power:         ~30 mW (30%)

Power Breakdown by Module:
  - ALU:                   ~25 mW (25%)
  - Register File:         ~20 mW (20%)
  - FSM:                   ~15 mW (15%)
  - Others:                ~40 mW (40%)
```

#### 4. ë¬¼ë¦¬ì  íŠ¹ì„±

```
Die Dimensions:            ~54 x 54 um
Aspect Ratio:              1.0
Number of Metal Layers:    10
Routing Congestion:        Low (<50%)
Clock Tree:
  - Clock Sinks:           42
  - Clock Skew:            <100 ps
  - Clock Latency:         ~500 ps
```

### ë¹„êµ ë¶„ì„

#### ê³µì • ê¸°ìˆ  ë¹„êµ

| ê³µì • | JSilicon (45nm) | ì˜ˆìƒ (28nm) | ì˜ˆìƒ (7nm) |
|------|-----------------|-------------|------------|
| ë©´ì  | 2958 umÂ² | ~1600 umÂ² | ~400 umÂ² |
| ì „ë ¥ | 100 mW | ~50 mW | ~15 mW |
| ì£¼íŒŒìˆ˜ | 200 MHz | ~500 MHz | ~2 GHz |

#### ìµœì í™” ì—¬ì§€

| í•­ëª© | í˜„ì¬ | ìµœì í™” í›„ ì˜ˆìƒ | ë°©ë²• |
|------|------|---------------|------|
| ë©´ì  | 2958 umÂ² | ~2500 umÂ² | Clock gating, ë…¼ë¦¬ ê°„ì†Œí™” |
| ì „ë ¥ | 100 mW | ~70 mW | ë™ì  ì „ì••/ì£¼íŒŒìˆ˜ ì¡°ì • |
| ì£¼íŒŒìˆ˜ | 200 MHz | ~250 MHz | Pipeline ì¶”ê°€ |

---

## ğŸ”§ ë¬¸ì œ í•´ê²°

### ìì£¼ ë°œìƒí•˜ëŠ” ì˜¤ë¥˜

#### 1. í•©ì„± ì˜¤ë¥˜

**ì˜¤ë¥˜:** `Could not find module 'tt_um_Jsilicon'`

**ì›ì¸:** RTL íŒŒì¼ ì½ê¸° ì‹¤íŒ¨ ë˜ëŠ” ëª¨ë“ˆëª… ë¶ˆì¼ì¹˜

**í•´ê²°:**
```bash
# RTL íŒŒì¼ í™•ì¸
ls -lh src/*.v

# ëª¨ë“ˆëª… í™•ì¸
grep "^module" src/jsilicon.v

# ìŠ¤í¬ë¦½íŠ¸ì—ì„œ ì˜¬ë°”ë¥¸ ì´ë¦„ ì‚¬ìš©
# elaborate tt_um_Jsilicon  (ëŒ€ì†Œë¬¸ì ì •í™•íˆ!)
```

#### 2. íƒ€ì´ë° ìœ„ë°˜

**ì˜¤ë¥˜:** `WNS: -0.5 ns (Timing violated)`

**ì›ì¸:** Critical path ì§€ì—°ì´ í´ë¡ ì£¼ê¸°ë¥¼ ì´ˆê³¼

**í•´ê²° ë°©ë²•:**

1. **í´ë¡ ì£¼ê¸° ì¦ê°€** (ê°€ì¥ ê°„ë‹¨)
```tcl
# jsilicon.sdc ìˆ˜ì •
create_clock -name clk -period 6.0 [get_ports clk]  # 5.0 â†’ 6.0
```

2. **í•©ì„± ìµœì í™” ê°•í™”**
```tcl
# synthesis.tcl ìˆ˜ì •
set_db syn_generic_effort high
set_db syn_map_effort high
set_db syn_opt_effort high
```

3. **RTL ìµœì í™”**
- ì¡°í•© ë…¼ë¦¬ ê²½ë¡œ ë‹¨ì¶•
- Pipeline stage ì¶”ê°€
- ë³‘ë ¬ ì²˜ë¦¬ êµ¬ì¡°ë¡œ ë³€ê²½

#### 3. LEF/Liberty íŒŒì¼ ì˜¤ë¥˜

**ì˜¤ë¥˜:** `Cannot find library file 'gscl45nm.lib'`

**ì›ì¸:** íŒŒì¼ ê²½ë¡œ ë¬¸ì œ

**í•´ê²°:**
```bash
# íŒŒì¼ ì¡´ì¬ í™•ì¸
ls -lh ~/JSilicon2/tech/lib/gscl45nm.lib
ls -lh ~/JSilicon2/tech/lef/gscl45nm.lef

# ì ˆëŒ€ ê²½ë¡œ ì‚¬ìš©
set tech_lib [file normalize ~/JSilicon2/tech/lib/gscl45nm.lib]
```

#### 4. Innovus OA ì˜¤ë¥˜

**ì˜¤ë¥˜:** `OpenAccess (OA) shared library installation is older`

**ì›ì¸:** OA_HOME í™˜ê²½ ë³€ìˆ˜ ì¶©ëŒ

**í•´ê²°:**
```bash
# OA_HOME ì œê±°
unset OA_HOME

# .bashrcì— ì¶”ê°€
echo "unset OA_HOME" >> ~/.bashrc
source ~/.bashrc
```

#### 5. ë¼ì´ì„ ìŠ¤ ì˜¤ë¥˜

**ì˜¤ë¥˜:** `License checkout failed`

**ì›ì¸:** ë¼ì´ì„ ìŠ¤ ì„œë²„ ì—°ê²° ì‹¤íŒ¨

**í•´ê²°:**
```bash
# ë¼ì´ì„ ìŠ¤ ì„œë²„ í™•ì¸
echo $CDS_LIC_FILE

# Ping í…ŒìŠ¤íŠ¸
ping license.server.edu

# ë¼ì´ì„ ìŠ¤ ìƒíƒœ í™•ì¸
lmstat -a
```

### ë””ë²„ê¹… íŒ

#### ë¡œê·¸ íŒŒì¼ í™•ì¸

```bash
# Genus ë¡œê·¸
tail -100 work/synthesis/genus.log

# Innovus ë¡œê·¸
tail -100 work/pnr/innovus.log

# ì˜¤ë¥˜ ë©”ì‹œì§€ ê²€ìƒ‰
grep -i "error" work/synthesis/genus.log
grep -i "warning" work/synthesis/genus.log
```

#### ë‹¨ê³„ë³„ ì²´í¬í¬ì¸íŠ¸

```bash
# í•©ì„± í›„ í™•ì¸
ls -lh results/netlist/tt_um_Jsilicon_synth.v
cat reports/synthesis/qor.rpt | tail -30

# P&R í›„ í™•ì¸
ls -lh results/def/tt_um_Jsilicon.def
cat reports/pnr/summary.rpt
```

---

## ğŸ“š ì°¸ê³  ìë£Œ

### í•™ìŠµ ìë£Œ

#### ì˜¨ë¼ì¸ ê°•ì˜
- [Cadence Tutorial](https://www.cadence.com/en_US/home/training.html)
- [VLSI Design Flow - NPTEL](https://nptel.ac.in/courses/106/106/106106210/)
- [Digital IC Design - Coursera](https://www.coursera.org/)

#### êµì¬
1. **"Digital Integrated Circuits"** - Jan M. Rabaey
   - ë””ì§€í„¸ IC ì„¤ê³„ ê¸°ì´ˆ
2. **"CMOS VLSI Design"** - Neil Weste, David Harris
   - VLSI ì„¤ê³„ ì „ë°˜
3. **"Static Timing Analysis for Nanometer Designs"** - J. Bhasker
   - íƒ€ì´ë° ë¶„ì„ ìƒì„¸

#### ë…¼ë¬¸ ë° ë¬¸ì„œ
- [FreePDK45 Documentation](https://github.com/baichen318/FreePDK45)
- [Cadence Genus User Guide](https://support.cadence.com/)
- [Innovus User Guide](https://support.cadence.com/)

### ê´€ë ¨ í”„ë¡œì íŠ¸

#### ì˜¤í”ˆì†ŒìŠ¤ í”„ë¡œì„¸ì„œ
- [PicoRV32](https://github.com/YosysHQ/picorv32) - RISC-V í”„ë¡œì„¸ì„œ
- [BOOM](https://github.com/riscv-boom/riscv-boom) - Out-of-Order RISC-V
- [OpenSPARC](https://www.oracle.com/servers/technologies/opensparc-overview.html)

#### ì˜¤í”ˆì†ŒìŠ¤ PDK
- [SkyWater 130nm](https://github.com/google/skywater-pdk)
- [ASAP7](http://asap.asu.edu/asap/)
- [FreePDK45](https://github.com/baichen318/FreePDK45)

### ìœ ìš©í•œ ë„êµ¬

#### EDA Tools (ì˜¤í”ˆì†ŒìŠ¤)
- [Yosys](https://github.com/YosysHQ/yosys) - Synthesis
- [OpenROAD](https://github.com/The-OpenROAD-Project/OpenROAD) - P&R
- [Magic](http://opencircuitdesign.com/magic/) - Layout
- [ngspice](http://ngspice.sourceforge.net/) - SPICE ì‹œë®¬ë ˆì´ì…˜

#### ê²€ì¦ ë„êµ¬
- [Verilator](https://www.veripool.org/verilator/) - RTL ì‹œë®¬ë ˆì´í„°
- [GTKWave](http://gtkwave.sourceforge.net/) - íŒŒí˜• ë·°ì–´
- [Icarus Verilog](http://iverilog.icarus.com/) - Verilog ì‹œë®¬ë ˆì´í„°

---

## ğŸ“ í•™ìŠµ í‰ê°€

### ì²´í¬ë¦¬ìŠ¤íŠ¸

ì™„ë£Œí•œ í•­ëª©ì— ì²´í¬í•˜ì„¸ìš”:

#### ê¸°ì´ˆ ì´í•´
- [ ] RTL ì½”ë“œë¥¼ ì½ê³  ì´í•´í•  ìˆ˜ ìˆë‹¤
- [ ] ê° ëª¨ë“ˆì˜ ê¸°ëŠ¥ì„ ì„¤ëª…í•  ìˆ˜ ìˆë‹¤
- [ ] íƒ€ì´ë° ì œì•½ ì¡°ê±´ì˜ ì˜ë¯¸ë¥¼ ì•ˆë‹¤

#### í•©ì„± (Synthesis)
- [ ] Genusë¡œ í•©ì„±ì„ ì„±ê³µì ìœ¼ë¡œ ì‹¤í–‰í–ˆë‹¤
- [ ] QoR ë¦¬í¬íŠ¸ë¥¼ ì½ê³  í•´ì„í•  ìˆ˜ ìˆë‹¤
- [ ] íƒ€ì´ë° ìœ„ë°˜ì„ ìˆ˜ì •í•  ìˆ˜ ìˆë‹¤
- [ ] ë©´ì -ì†ë„ íŠ¸ë ˆì´ë“œì˜¤í”„ë¥¼ ì´í•´í•œë‹¤

#### ë°°ì¹˜ë°°ì„  (P&R)
- [ ] Innovusë¡œ P&Rì„ ì„±ê³µì ìœ¼ë¡œ ì‹¤í–‰í–ˆë‹¤
- [ ] Floorplanì„ ì´í•´í•˜ê³  ì¡°ì •í•  ìˆ˜ ìˆë‹¤
- [ ] ë ˆì´ì•„ì›ƒì„ ì‹œê°ì ìœ¼ë¡œ í™•ì¸í–ˆë‹¤
- [ ] DRC/LVS ê°œë…ì„ ì´í•´í•œë‹¤

#### ê²€ì¦
- [ ] Setup/Hold íƒ€ì´ë°ì„ í™•ì¸í•  ìˆ˜ ìˆë‹¤
- [ ] Critical pathë¥¼ ë¶„ì„í•  ìˆ˜ ìˆë‹¤
- [ ] ì „ë ¥ ì†Œëª¨ë¥¼ ê³„ì‚°í•˜ê³  ë¶„ì„í•  ìˆ˜ ìˆë‹¤

### ì‹¬í™” ê³¼ì œ

#### Level 1: íŒŒë¼ë¯¸í„° ë³€ê²½
1. í´ë¡ ì£¼íŒŒìˆ˜ë¥¼ 100MHz â†’ 300MHzë¡œ ë³€ê²½í•˜ê³  ê²°ê³¼ ë¹„êµ
2. Utilizationì„ 50% â†’ 80%ë¡œ ë³€ê²½í•˜ê³  ë©´ì  ë³€í™” ê´€ì°°
3. ë‹¤ë¥¸ synthesis effort ì„¤ì •ìœ¼ë¡œ QoR ë¹„êµ

#### Level 2: ì„¤ê³„ ìˆ˜ì •
1. ALUì— ê³±ì…ˆê¸° ì¶”ê°€
2. Register fileì„ 8ê°œ â†’ 16ê°œë¡œ í™•ì¥
3. Pipeline stage ì¶”ê°€í•˜ì—¬ ì£¼íŒŒìˆ˜ í–¥ìƒ

#### Level 3: ìµœì í™”
1. Clock gatingìœ¼ë¡œ ì „ë ¥ ì†Œëª¨ 20% ê°ì†Œ
2. Multi-cycle path í™œìš©ìœ¼ë¡œ íƒ€ì´ë° ê°œì„ 
3. Custom floorplanìœ¼ë¡œ ë©´ì  10% ê°ì†Œ

---

## ğŸ¤ ê¸°ì—¬ ë°©ë²•

### ë²„ê·¸ ë¦¬í¬íŠ¸
- GitHub Issuesì— ìƒì„¸í•œ ì˜¤ë¥˜ ë©”ì‹œì§€ì™€ ì¬í˜„ ë°©ë²• ê¸°ì¬

### ê°œì„  ì œì•ˆ
- Pull Requestë¡œ ì½”ë“œ ê°œì„ ì•ˆ ì œì¶œ
- ë¬¸ì„œ ì˜¤íƒ€/ì˜¤ë¥˜ ìˆ˜ì •

### ì§ˆë¬¸
- GitHub Discussions í™œìš©
- í•™ìŠµ ê²½í—˜ ê³µìœ 

---

## ğŸ“„ ë¼ì´ì„ ìŠ¤

ì´ í”„ë¡œì íŠ¸ëŠ” **MIT License** í•˜ì— ë°°í¬ë©ë‹ˆë‹¤.

```
MIT License

Copyright (c) 2025 JSilicon Project

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
```

---

## ğŸ™ ê°ì‚¬ì˜ ë§

- **FreePDK45**: baichen318ë‹˜ì˜ ì˜¤í”ˆì†ŒìŠ¤ PDK
- **Cadence**: êµìœ¡ìš© íˆ´ ì œê³µ
- **ì˜¤í”ˆì†ŒìŠ¤ ì»¤ë®¤ë‹ˆí‹°**: ì§€ì†ì ì¸ ì§€ì›ê³¼ í”¼ë“œë°±

---

## ğŸ“ ì—°ë½ì²˜

- **GitHub**: [https://github.com/YOUR_USERNAME/JSilicon2](https://github.com/YOUR_USERNAME/JSilicon2)
- **Email**: your.email@university.edu
- **Homepage**: [https://your-website.com](https://your-website.com)

---

**Happy Learning! ğŸš€**

*Last Updated: 2025-11-13*
