ARM GAS  /tmp/ccJAn5hv.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_eth.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c"
  20              		.section	.text.HAL_ETH_RxAllocateCallback,"ax",%progbits
  21              		.align	1
  22              		.weak	HAL_ETH_RxAllocateCallback
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_ETH_RxAllocateCallback:
  28              	.LVL0:
  29              	.LFB148:
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @file    stm32f4xx_hal_eth.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief   ETH HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          functionalities of the Ethernet (ETH) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Initialization and deinitialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + IO operation functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral Control functions
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *           + Peripheral State and Errors functions
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @attention
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * Copyright (c) 2016 STMicroelectronics.
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * All rights reserved.
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * This software is licensed under terms that can be found in the LICENSE file
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * in the root directory of this software component.
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @verbatim
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                     ##### How to use this driver #####
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      [..]
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      The ETH HAL driver can be used as follows:
ARM GAS  /tmp/ccJAn5hv.s 			page 2


  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Declare a ETH_HandleTypeDef handle structure, for example:
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          ETH_HandleTypeDef  heth;
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Fill parameters of Init structure in heth handle
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Call HAL_ETH_Init() API to initialize the Ethernet peripheral (MAC, DMA, ...)
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#)Initialize the ETH low level resources through the HAL_ETH_MspInit() API:
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Enable the Ethernet interface clock using
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1MAC_CLK_ENABLE()
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1TX_CLK_ENABLE()
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                 (+++)  __HAL_RCC_ETH1RX_CLK_ENABLE()
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Initialize the related GPIO clocks
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet pinout
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Configure Ethernet NVIC interrupt (in Interrupt mode)
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Ethernet data reception is asynchronous, so call the following API
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           to start the listening mode:
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_Start():
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                This API starts the MAC and DMA transmission and reception process,
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                without enabling end of transfer interrupts, in this mode user
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                has to poll for data reception by calling HAL_ETH_ReadData()
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_Start_IT():
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                This API starts the MAC and DMA transmission and reception process,
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                end of transfer interrupts are enabled in this mode,
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                HAL_ETH_RxCpltCallback() will be executed when an Ethernet packet is received
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) When data is received user can call the following API to get received data:
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_ReadData(): Read a received packet
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) For transmission path, two APIs are available:
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_Transmit(): Transmit an ETH frame in blocking mode
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_Transmit_IT(): Transmit an ETH frame in interrupt mode,
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****               HAL_ETH_TxCpltCallback() will be executed when end of transfer occur
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Communication with an external PHY device:
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_ReadPHYRegister(): Read a register from an external PHY
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          (##) HAL_ETH_WritePHYRegister(): Write data to an external RHY register
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet MAC after ETH peripheral initialization
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_GetMACConfig(): Get MAC actual configuration into ETH_MACConfigTypeDef
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_SetMACConfig(): Set MAC configuration based on ETH_MACConfigTypeDef
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet DMA after ETH peripheral initialization
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_GetDMAConfig(): Get DMA actual configuration into ETH_DMAConfigTypeDef
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_SetDMAConfig(): Set DMA configuration based on ETH_DMAConfigTypeDef
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (#) Configure the Ethernet PTP after ETH peripheral initialization
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) Define HAL_ETH_USE_PTP to use PTP APIs.
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetConfig(): Get PTP actual configuration into ETH_PTP_ConfigTypeDef
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_SetConfig(): Set PTP configuration based on ETH_PTP_ConfigTypeDef
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetTime(): Get Seconds and Nanoseconds for the Ethernet PTP registers
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_SetTime(): Set Seconds and Nanoseconds for the Ethernet PTP registers
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_AddTimeOffset(): Add Seconds and Nanoseconds offset for the Ethernet PTP
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_InsertTxTimestamp(): Insert Timestamp in transmission
ARM GAS  /tmp/ccJAn5hv.s 			page 3


  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetTxTimestamp(): Get transmission timestamp
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           (##) HAL_ETH_PTP_GetRxTimestamp(): Get reception timestamp
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       -@- The ARP offload feature is not supported in this driver.
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       -@- The PTP offload feature is not supported in this driver.
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *** Callback registration ***
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   =============================================
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   The compilation define  USE_HAL_ETH_REGISTER_CALLBACKS when set to 1
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   allows the user to configure dynamically the driver callbacks.
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Use Function HAL_ETH_RegisterCallback() to register an interrupt callback.
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Function HAL_ETH_RegisterCallback() allows to register following callbacks:
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) ErrorCallback    : Error Callback.
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) PMTCallback      : Power Management Callback
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) EEECallback      : EEE Callback.
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) WakeUpCallback   : Wake UP Callback
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   This function takes as parameters the HAL peripheral handle, the Callback ID
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   and a pointer to the user callback function.
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxAllocateCallback use dedicated register callbacks:
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterRxAllocateCallback().
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxLinkCallback use dedicated register callbacks:
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterRxLinkCallback().
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxFreeCallback use dedicated register callbacks:
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterTxFreeCallback().
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxPtpCallback use dedicated register callbacks:
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_RegisterTxPtpCallback().
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Use function HAL_ETH_UnRegisterCallback() to reset a callback to the default
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   weak function.
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_UnRegisterCallback takes as parameters the HAL peripheral handle,
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   and the Callback ID.
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   This function allows to reset following callbacks:
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) TxCpltCallback   : Tx Complete Callback.
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) RxCpltCallback   : Rx Complete Callback.
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) ErrorCallback    : Error Callback.
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) PMTCallback      : Power Management Callback
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) EEECallback      : EEE Callback.
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) WakeUpCallback   : Wake UP Callback
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspInitCallback  : MspInit Callback.
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (+) MspDeInitCallback: MspDeInit Callback.
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxAllocateCallback use dedicated unregister callbacks:
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterRxAllocateCallback().
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks RxLinkCallback use dedicated unregister callbacks:
ARM GAS  /tmp/ccJAn5hv.s 			page 4


 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterRxLinkCallback().
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxFreeCallback use dedicated unregister callbacks:
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterTxFreeCallback().
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   For specific callbacks TxPtpCallback use dedicated unregister callbacks:
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   respectively HAL_ETH_UnRegisterTxPtpCallback().
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   By default, after the HAL_ETH_Init and when the state is HAL_ETH_STATE_RESET
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   all callbacks are set to the corresponding weak functions:
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   examples HAL_ETH_TxCpltCallback(), HAL_ETH_RxCpltCallback().
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Exception done for MspInit and MspDeInit functions that are
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   reset to the legacy weak function in the HAL_ETH_Init/ HAL_ETH_DeInit only when
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   these callbacks are null (not registered beforehand).
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if not, MspInit or MspDeInit are not null, the HAL_ETH_Init/ HAL_ETH_DeInit
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   keep and use the user MspInit/MspDeInit callbacks (registered beforehand)
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Callbacks can be registered/unregistered in HAL_ETH_STATE_READY state only.
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   Exception done MspInit/MspDeInit that can be registered/unregistered
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   in HAL_ETH_STATE_READY or HAL_ETH_STATE_RESET state,
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   In that case first register the MspInit/MspDeInit user callbacks
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   using HAL_ETH_RegisterCallback() before calling HAL_ETH_DeInit
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   or HAL_ETH_Init function.
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   When The compilation define USE_HAL_ETH_REGISTER_CALLBACKS is set to 0 or
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   not defined, the callback registration feature is not available and all callbacks
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   are set to the corresponding weak functions.
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   @endverbatim
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ******************************************************************************
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Includes ------------------------------------------------------------------*/
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #include "stm32f4xx_hal.h"
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup STM32F4xx_HAL_Driver
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_MODULE_ENABLED
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if defined(ETH)
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH ETH
 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief ETH HAL module driver
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private typedef -----------------------------------------------------------*/
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private define ------------------------------------------------------------*/
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup ETH_Private_Constants ETH Private Constants
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACCR_MASK          0xFFFB7F7CU
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACECR_MASK         0x3F077FFFU
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACFFR_MASK         0x800007FFU
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACWTR_MASK         0x0000010FU
ARM GAS  /tmp/ccJAn5hv.s 			page 5


 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACTFCR_MASK        0xFFFF00F2U
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACRFCR_MASK        0x00000003U
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MTLTQOMR_MASK       0x00000072U
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MTLRQOMR_MASK       0x0000007BU
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMAMR_MASK          0x00007802U
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMASBMR_MASK        0x0000D001U
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACCR_MASK         0x00013FFFU
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACTCR_MASK        0x003F1010U
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMACRCR_MASK        0x803F0000U
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACPMTCSR_MASK      (ETH_MACPMTCSR_PD | ETH_MACPMTCSR_WFE | \
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                  ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU)
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Timeout values */
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_SWRESET_TIMEOUT     500U
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MDIO_BUS_TIMEOUT    1000U
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMARXDESC_ERRORS_MASK ((uint32_t)(ETH_DMARXDESC_DBE | ETH_DMARXDESC_RE | \
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_OE  | ETH_DMARXDESC_RWT |\
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_LC | ETH_DMARXDESC_CE |\
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                               ETH_DMARXDESC_DE | ETH_DMARXDESC_IPV4HCE))
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_US_TICK         1000000U
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACTSCR_MASK        0x0087FF2FU
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_PTPTSHR_VALUE       0xFFFFFFFFU
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_PTPTSLR_VALUE       0xBB9ACA00U
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Ethernet MACMIIAR register Mask */
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACMIIAR_CR_MASK    0xFFFFFFE3U
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Delay to wait when writing to some Ethernet registers */
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_REG_WRITE_DELAY     0x00000001U
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MACCR register Mask */
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACCR_CLEAR_MASK    0xFF20810FU
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MACFCR register Mask */
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MACFCR_CLEAR_MASK   0x0000FF41U
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET DMAOMR register Mask */
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_DMAOMR_CLEAR_MASK   0xF8DE3F23U
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET MAC address offsets */
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_ADDR_HBASE      (uint32_t)(ETH_MAC_BASE + 0x40U)  /* ETHERNET MAC address high offs
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define ETH_MAC_ADDR_LBASE      (uint32_t)(ETH_MAC_BASE + 0x44U)  /* ETHERNET MAC address low offse
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* ETHERNET DMA Rx descriptors Frame length Shift */
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define  ETH_DMARXDESC_FRAMELENGTHSHIFT            16U
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private macros ------------------------------------------------------------*/
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Macros ETH Private Macros
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
ARM GAS  /tmp/ccJAn5hv.s 			page 6


 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Helper macros for TX descriptor handling */
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define INCR_TX_DESC_INDEX(inx, offset) do {\
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) += (offset);\
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              if ((inx) >= (uint32_t)ETH_TX_DESC_CNT){\
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) = ((inx) - (uint32_t)ETH_TX_DESC_CNT);}\
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                            } while (0)
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Helper macros for RX descriptor handling */
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #define INCR_RX_DESC_INDEX(inx, offset) do {\
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) += (offset);\
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              if ((inx) >= (uint32_t)ETH_RX_DESC_CNT){\
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              (inx) = ((inx) - (uint32_t)ETH_RX_DESC_CNT);}\
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                            } while (0)
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Private function prototypes -----------------------------------------------*/
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Private_Functions   ETH Private Functions
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf);
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf);
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth);
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth);
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth);
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, 
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth);
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth);
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr);
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_InitCallbacksToDefault(ETH_HandleTypeDef *heth);
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /* Exported functions ---------------------------------------------------------*/
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions ETH Exported Functions
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group1 Initialization and deinitialization functions
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief    Initialization and Configuration functions
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** ===============================================================================
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ##### Initialization and Configuration functions #####
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  ===============================================================================
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     [..]  This subsection provides a set of functions allowing to initialize and
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           deinitialize the ETH peripheral:
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) User must Implement HAL_ETH_MspInit() function in which he configures
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           all related peripherals resources (CLOCK, GPIO and NVIC ).
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Call the function HAL_ETH_Init() to configure the selected device with
ARM GAS  /tmp/ccJAn5hv.s 			page 7


 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           the selected configuration:
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) MAC address
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) Media interface (MII or RMII)
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) Rx DMA Descriptors Tab
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) Tx DMA Descriptors Tab
 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         (++) Length of Rx Buffers
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (+) Call the function HAL_ETH_DeInit() to restore the default configuration
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           of the selected ETH peripheral.
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initialize the Ethernet peripheral registers.
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth == NULL)
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_RESET)
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_InitCallbacksToDefault(heth);
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (heth->MspInitCallback == NULL)
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->MspInitCallback = HAL_ETH_MspInit;
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware */
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MspInitCallback(heth);
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Init the low level hardware : GPIO, CLOCK, NVIC. */
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_MspInit(heth);
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Select MII or RMII Mode*/
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (void)SYSCFG->PMC;
ARM GAS  /tmp/ccJAn5hv.s 			page 8


 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ethernet Software reset */
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* After reset all the registers holds their respective reset values */
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait for software reset */
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Error Code */
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->gState = HAL_ETH_STATE_ERROR;
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ MAC, MTL and DMA default Configuration ----------------*/
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACDMAConfig(heth);
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ DMA Tx Descriptors Configuration ----------------------*/
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMATxDescListInit(heth);
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------ DMA Rx Descriptors Configuration ----------------------*/
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMARxDescListInit(heth);
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*--------------------- ETHERNET MAC Address Configuration ------------------*/
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->ErrorCode = HAL_ETH_ERROR_NONE;
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  DeInitializes the ETH peripheral.
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_DeInit(ETH_HandleTypeDef *heth)
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_BUSY;
 425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->MspDeInitCallback == NULL)
ARM GAS  /tmp/ccJAn5hv.s 			page 9


 429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* DeInit the low level hardware */
 433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->MspDeInitCallback(heth);
 434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
 435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* De-Init the low level hardware : GPIO, CLOCK, NVIC. */
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_MspDeInit(heth);
 438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
 440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set ETH HAL state to Disabled */
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_RESET;
 443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the ETH MSP.
 450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspInit(ETH_HandleTypeDef *heth)
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspInit could be implemented in the user file
 460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  DeInitializes ETH MSP.
 465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
 468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_MspDeInit(ETH_HandleTypeDef *heth)
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_MspDeInit could be implemented in the user file
 475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register a User ETH Callback
 481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         To be used instead of the weak predefined callback
 482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param heth eth handle
 483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param CallbackID ID of the callback to be registered
 484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *        This parameter can be one of the following values:
 485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
ARM GAS  /tmp/ccJAn5hv.s 			page 10


 486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_ERROR_CB_ID       Error Callback ID
 488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_PMT_CB_ID         Power Management Callback ID
 489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_WAKEUP_CB_ID      Wake UP Callback ID
 490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param pCallback pointer to the Callback function
 493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval status
 494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Callb
 496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                            pETH_CallbackTypeDef pCallback)
 497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pCallback == NULL)
 501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxCpltCallback = pCallback;
 513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxCpltCallback = pCallback;
 517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_ERROR_CB_ID :
 520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCallback = pCallback;
 521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_PMT_CB_ID :
 524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->PMTCallback = pCallback;
 525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_WAKEUP_CB_ID :
 529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->WakeUpCallback = pCallback;
 530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       default :
 541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
ARM GAS  /tmp/ccJAn5hv.s 			page 11


 543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if (heth->gState == HAL_ETH_STATE_RESET)
 549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = pCallback;
 554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = pCallback;
 558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       default :
 561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return error status */
 573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     status =  HAL_ERROR;
 574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return status;
 577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister an ETH Callback
 581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         ETH callback is redirected to the weak predefined callback
 582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param heth eth handle
 583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param CallbackID ID of the callback to be unregistered
 584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *        This parameter can be one of the following values:
 585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_TX_COMPLETE_CB_ID Tx Complete Callback ID
 586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_RX_COMPLETE_CB_ID Rx Complete Callback ID
 587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_ERROR_CB_ID       Error Callback ID
 588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_PMT_CB_ID         Power Management Callback ID
 589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_WAKEUP_CB_ID      Wake UP Callback ID
 590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPINIT_CB_ID     MspInit callback ID
 591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          @arg @ref HAL_ETH_MSPDEINIT_CB_ID   MspDeInit callback ID
 592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval status
 593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterCallback(ETH_HandleTypeDef *heth, HAL_ETH_CallbackIDTypeDef Cal
 595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_StatusTypeDef status = HAL_OK;
 597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/ccJAn5hv.s 			page 12


 600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_TX_COMPLETE_CB_ID :
 603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->TxCpltCallback = HAL_ETH_TxCpltCallback;
 604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_RX_COMPLETE_CB_ID :
 607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxCpltCallback = HAL_ETH_RxCpltCallback;
 608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_ERROR_CB_ID :
 611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCallback = HAL_ETH_ErrorCallback;
 612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_PMT_CB_ID :
 615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->PMTCallback = HAL_ETH_PMTCallback;
 616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_WAKEUP_CB_ID :
 620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->WakeUpCallback = HAL_ETH_WakeUpCallback;
 621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       default :
 632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if (heth->gState == HAL_ETH_STATE_RESET)
 640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     switch (CallbackID)
 642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPINIT_CB_ID :
 644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspInitCallback = HAL_ETH_MspInit;
 645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       case HAL_ETH_MSPDEINIT_CB_ID :
 648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->MspDeInitCallback = HAL_ETH_MspDeInit;
 649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
 650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       default :
 652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the error code */
 653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return error status */
 655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         status =  HAL_ERROR;
 656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         break;
ARM GAS  /tmp/ccJAn5hv.s 			page 13


 657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Update the error code */
 662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_INVALID_CALLBACK;
 663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return error status */
 664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     status =  HAL_ERROR;
 665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return status;
 668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
 673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group2 IO operation functions
 676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief ETH Transmit and Receive functions
 677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
 678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim
 679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
 680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                       ##### IO operation functions #####
 681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
 682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]
 683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     This subsection provides a set of functions allowing to manage the ETH
 684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     data transfer.
 685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
 687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
 688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception and transmission
 692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set number of descriptors to build */
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Build all descriptors */
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
 709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC transmission */
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
ARM GAS  /tmp/ccJAn5hv.s 			page 14


 714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC reception */
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA transmission */
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA reception */
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_STARTED;
 738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enables Ethernet MAC and DMA reception/transmission in Interrupt mode
 749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
 758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* save IT mode to ETH Handle */
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.ItMode = 1U;
 763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable MMC Interrupts */
 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable Rx MMC Interrupts */
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ETH_MMCRIMR_RFCEM);
 769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable Tx MMC Interrupts */
ARM GAS  /tmp/ccJAn5hv.s 			page 15


 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ETH_MMCTIMR_TGFSCM);
 773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set number of descriptors to build */
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Build all descriptors */
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
 779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC transmission */
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the MAC reception */
 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA transmission */
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable the DMA reception */
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable ETH DMA interrupts:
 808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     - Tx complete interrupt
 809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     - Rx complete interrupt
 810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     - Fatal bus interrupt
 811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     */
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_STARTED;
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission
 826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/ccJAn5hv.s 			page 16


 828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the ETH peripheral state to BUSY */
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA transmission */
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA reception */
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC reception */
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC transmission */
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_READY;
 867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Stop Ethernet MAC and DMA reception/transmission in Interrupt mode
 879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
ARM GAS  /tmp/ccJAn5hv.s 			page 17


 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descindex;
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the ETH peripheral state to BUSY */
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_BUSY;
 893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMAIER_NISE | ETH_DMAIER_RIE | ETH_DMAIER_TIE  |
 895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA transmission */
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the DMA reception */
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC reception */
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Flush Transmit FIFO */
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_FlushTransmitFIFO(heth);
 915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable the MAC transmission */
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
 920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACCR;
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear IOC bit to all Rx descriptors */
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.ItMode = 0U;
 933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->gState = HAL_ETH_STATE_READY;
 935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
 940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
ARM GAS  /tmp/ccJAn5hv.s 			page 18


 942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
 946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sends an Ethernet Packet in polling mode.
 947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
 948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
 949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Hold the configuration of packet to be transmitted
 950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Timeout: timeout value
 951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
 952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
 953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, uint32_t
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
 965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Config DMA Tx descriptor by Tx Packet info */
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set the ETH error code */
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure completion of descriptor preparation before transmission start */
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __DSB();
 976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Incr current tx desc index */
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Start transmission */
 983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDes
 985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tickstart = HAL_GetTick();
 987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait for data to be transmitted or timeout occurred */
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         return HAL_ERROR;
 997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 19


 999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check for the Timeout */
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (Timeout != HAL_MAX_DELAY)
1001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
1003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
1005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
1008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         }
1009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Sends an Ethernet Packet in interrupt mode.
1023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Hold the configuration of packet to be transmitted
1026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig)
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
1031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_STARTED)
1037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Save the packet pointer to release.  */
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
1040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Config DMA Tx descriptor by Tx Packet info */
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
1043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
1046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure completion of descriptor preparation before transmission start */
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __DSB();
1050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Incr current tx desc index */
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
1053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Start transmission */
1055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
ARM GAS  /tmp/ccJAn5hv.s 			page 20


1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
1057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear TBUS ETHERNET DMA flag */
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->DMASR = ETH_DMASR_TBUS;
1060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       (heth->Instance)->DMATPDR = 0U;
1062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Read a received packet.
1075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pAppBuff: Pointer to an application buffer to receive the packet.
1078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccnt = 0U;
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufflength;
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t rxdataready = 0U;
1088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pAppBuff == NULL)
1090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState != HAL_ETH_STATE_STARTED)
1096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   descidx = heth->RxDescList.RxDescIdx;
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
1103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check if descriptor is not owned by DMA */
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntma
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
1107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
1109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp high */
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
1112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
ARM GAS  /tmp/ccJAn5hv.s 			page 21


1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
1114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxS
1116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check first descriptor */
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
1119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDescCnt = 0;
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
1122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Check if last descriptor */
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       bufflength = heth->Init.RxBuffLen;
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
1127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4U
1130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Save Last descriptor index */
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
1133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Packet ready */
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         rxdataready = 1;
1136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Link data */
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
1140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Link callback*/
1142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
1143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                            (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
1144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Link callback */
1146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
1147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                              (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
1148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDescCnt++;
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
1151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear buffer pointer */
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc->BackupAddr0 = 0;
1154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Increment current rx descriptor index */
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     INCR_RX_DESC_INDEX(descidx, 1U);
1158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
1161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->RxDescList.RxBuildDescCnt += desccnt;
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
1165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Update Descriptors */
1167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_UpdateDescriptor(heth);
1168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 22


1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->RxDescList.RxDescIdx = descidx;
1171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxdataready == 1U)
1173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return received packet */
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     *pAppBuff = heth->RxDescList.pRxStart;
1176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.pRxStart = NULL;
1178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet not ready */
1183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ERROR;
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function gives back Rx Desc of the last received Packet
1188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         to the DMA, so ETH DMA will be able to use these descriptors
1189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         to receive next Packets.
1190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tailidx;
1197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
1198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccount;
1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t *buff = NULL;
1201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
1202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   descidx = heth->RxDescList.RxBuildDescIdx;
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
1206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((desccount > 0U) && (allocStatus != 0U))
1208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check if a buffer's attached the descriptor */
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
1211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get a new buffer. */
1213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Allocate callback*/
1215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->rxAllocateCallback(&buff);
1216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Allocate callback */
1218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_RxAllocateCallback(&buff);
1219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (buff == NULL)
1221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         allocStatus = 0U;
1223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
ARM GAS  /tmp/ccJAn5hv.s 			page 23


1227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
1228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (allocStatus != 0U)
1232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (heth->RxDescList.ItMode == 0U)
1234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC1, ETH_DMARXDESC_DIC | ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
1236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC1, ETH_RX_BUF_SIZE | ETH_DMARXDESC_RCH);
1240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
1243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Increment current rx descriptor index */
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       INCR_RX_DESC_INDEX(descidx, 1U);
1246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
1249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->RxDescList.RxBuildDescCnt != desccount)
1253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the tail pointer index */
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tailidx = (descidx + 1U) % ETH_RX_DESC_CNT;
1256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* DMB instruction to avoid race condition */
1258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __DMB();
1259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the Tail pointer address */
1261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
1262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescIdx = descidx;
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
1265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register the Rx alloc callback.
1270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  rxAllocateCallback: pointer to function to alloc buffer
1273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterRxAllocateCallback(ETH_HandleTypeDef *heth,
1276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                      pETH_rxAllocateCallbackTypeDef rxAllocateCallb
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxAllocateCallback == NULL)
1279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 24


1284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->rxAllocateCallback = rxAllocateCallback;
1286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Rx alloc callback.
1292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterRxAllocateCallback(ETH_HandleTypeDef *heth)
1297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->rxAllocateCallback = HAL_ETH_RxAllocateCallback;
1300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Allocate callback.
1306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to allocated buffer
1307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxAllocateCallback(uint8_t **buff)
1310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
  30              		.loc 1 1310 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
1311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
  35              		.loc 1 1312 3 view .LVU1
1313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxAllocateCallback could be implemented in the user file
1315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
  36              		.loc 1 1316 1 is_stmt 0 view .LVU2
  37 0000 7047     		bx	lr
  38              		.cfi_endproc
  39              	.LFE148:
  41              		.section	.text.ETH_UpdateDescriptor,"ax",%progbits
  42              		.align	1
  43              		.syntax unified
  44              		.thumb
  45              		.thumb_func
  47              	ETH_UpdateDescriptor:
  48              	.LVL1:
  49              	.LFB145:
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tailidx;
  50              		.loc 1 1195 1 is_stmt 1 view -0
  51              		.cfi_startproc
  52              		@ args = 0, pretend = 0, frame = 8
  53              		@ frame_needed = 0, uses_anonymous_args = 0
1195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tailidx;
ARM GAS  /tmp/ccJAn5hv.s 			page 25


  54              		.loc 1 1195 1 is_stmt 0 view .LVU4
  55 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  56              	.LCFI0:
  57              		.cfi_def_cfa_offset 24
  58              		.cfi_offset 4, -24
  59              		.cfi_offset 5, -20
  60              		.cfi_offset 6, -16
  61              		.cfi_offset 7, -12
  62              		.cfi_offset 8, -8
  63              		.cfi_offset 14, -4
  64 0004 82B0     		sub	sp, sp, #8
  65              	.LCFI1:
  66              		.cfi_def_cfa_offset 32
  67 0006 0746     		mov	r7, r0
1196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
  68              		.loc 1 1196 3 is_stmt 1 view .LVU5
1197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccount;
  69              		.loc 1 1197 3 view .LVU6
1198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
  70              		.loc 1 1198 3 view .LVU7
1199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t *buff = NULL;
  71              		.loc 1 1199 3 view .LVU8
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
  72              		.loc 1 1200 3 view .LVU9
1200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t allocStatus = 1U;
  73              		.loc 1 1200 12 is_stmt 0 view .LVU10
  74 0008 0023     		movs	r3, #0
  75 000a 0193     		str	r3, [sp, #4]
1201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  76              		.loc 1 1201 3 is_stmt 1 view .LVU11
  77              	.LVL2:
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
  78              		.loc 1 1203 3 view .LVU12
1203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
  79              		.loc 1 1203 11 is_stmt 0 view .LVU13
  80 000c D0F86880 		ldr	r8, [r0, #104]
  81              	.LVL3:
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
  82              		.loc 1 1204 3 is_stmt 1 view .LVU14
1204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccount = heth->RxDescList.RxBuildDescCnt;
  83              		.loc 1 1204 60 is_stmt 0 view .LVU15
  84 0010 08F11203 		add	r3, r8, #18
  85 0014 50F82340 		ldr	r4, [r0, r3, lsl #2]
  86              	.LVL4:
1205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  87              		.loc 1 1205 3 is_stmt 1 view .LVU16
1205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  88              		.loc 1 1205 13 is_stmt 0 view .LVU17
  89 0018 C56E     		ldr	r5, [r0, #108]
  90              	.LVL5:
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
  91              		.loc 1 1207 3 is_stmt 1 view .LVU18
1201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
  92              		.loc 1 1201 11 is_stmt 0 view .LVU19
  93 001a 0126     		movs	r6, #1
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
  94              		.loc 1 1207 9 view .LVU20
ARM GAS  /tmp/ccJAn5hv.s 			page 26


  95 001c 13E0     		b	.L3
  96              	.LVL6:
  97              	.L14:
1218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  98              		.loc 1 1218 7 is_stmt 1 view .LVU21
  99 001e 01A8     		add	r0, sp, #4
 100 0020 FFF7FEFF 		bl	HAL_ETH_RxAllocateCallback
 101              	.LVL7:
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 102              		.loc 1 1220 7 view .LVU22
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 103              		.loc 1 1220 16 is_stmt 0 view .LVU23
 104 0024 019B     		ldr	r3, [sp, #4]
1220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 105              		.loc 1 1220 10 view .LVU24
 106 0026 13B1     		cbz	r3, .L12
1226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 107              		.loc 1 1226 9 is_stmt 1 view .LVU25
 108 0028 2362     		str	r3, [r4, #32]
1227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 109              		.loc 1 1227 9 view .LVU26
 110 002a A360     		str	r3, [r4, #8]
 111 002c 10E0     		b	.L4
 112              	.L12:
1222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 113              		.loc 1 1222 21 is_stmt 0 view .LVU27
 114 002e 0026     		movs	r6, #0
 115              	.LVL8:
1222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 116              		.loc 1 1222 21 view .LVU28
 117 0030 0EE0     		b	.L4
 118              	.LVL9:
 119              	.L6:
1239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 120              		.loc 1 1239 9 is_stmt 1 view .LVU29
 121 0032 44F2F453 		movw	r3, #17908
 122 0036 6360     		str	r3, [r4, #4]
 123 0038 11E0     		b	.L7
 124              	.LVL10:
 125              	.L8:
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 126              		.loc 1 1245 7 discriminator 3 view .LVU30
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
 127              		.loc 1 1247 7 discriminator 3 view .LVU31
1247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       desccount--;
 128              		.loc 1 1247 64 is_stmt 0 discriminator 3 view .LVU32
 129 003a 03F11202 		add	r2, r3, #18
 130 003e 57F82240 		ldr	r4, [r7, r2, lsl #2]
 131              	.LVL11:
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 132              		.loc 1 1248 7 is_stmt 1 discriminator 3 view .LVU33
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 133              		.loc 1 1248 16 is_stmt 0 discriminator 3 view .LVU34
 134 0042 013D     		subs	r5, r5, #1
 135              	.LVL12:
1248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 136              		.loc 1 1248 16 discriminator 3 view .LVU35
ARM GAS  /tmp/ccJAn5hv.s 			page 27


 137 0044 9846     		mov	r8, r3
 138              	.LVL13:
 139              	.L3:
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 140              		.loc 1 1207 27 is_stmt 1 view .LVU36
 141 0046 ADB1     		cbz	r5, .L9
1207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 142              		.loc 1 1207 27 is_stmt 0 discriminator 1 view .LVU37
 143 0048 A6B1     		cbz	r6, .L9
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 144              		.loc 1 1210 5 is_stmt 1 view .LVU38
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 145              		.loc 1 1210 9 is_stmt 0 view .LVU39
 146 004a 236A     		ldr	r3, [r4, #32]
1210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 147              		.loc 1 1210 8 view .LVU40
 148 004c 002B     		cmp	r3, #0
 149 004e E6D0     		beq	.L14
 150              	.LVL14:
 151              	.L4:
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 152              		.loc 1 1231 5 is_stmt 1 view .LVU41
1231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 153              		.loc 1 1231 8 is_stmt 0 view .LVU42
 154 0050 002E     		cmp	r6, #0
 155 0052 F8D0     		beq	.L3
1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 156              		.loc 1 1233 7 is_stmt 1 view .LVU43
1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 157              		.loc 1 1233 27 is_stmt 0 view .LVU44
 158 0054 BB6D     		ldr	r3, [r7, #88]
1233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 159              		.loc 1 1233 10 view .LVU45
 160 0056 002B     		cmp	r3, #0
 161 0058 EBD1     		bne	.L6
1235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 162              		.loc 1 1235 9 is_stmt 1 view .LVU46
 163 005a 124B     		ldr	r3, .L15
 164 005c 6360     		str	r3, [r4, #4]
 165              	.L7:
1242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 166              		.loc 1 1242 7 view .LVU47
 167 005e 2368     		ldr	r3, [r4]
 168 0060 43F00043 		orr	r3, r3, #-2147483648
 169 0064 2360     		str	r3, [r4]
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 170              		.loc 1 1245 7 view .LVU48
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 171              		.loc 1 1245 7 view .LVU49
 172 0066 08F10103 		add	r3, r8, #1
 173              	.LVL15:
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 174              		.loc 1 1245 7 view .LVU50
 175 006a 032B     		cmp	r3, #3
 176 006c E5D9     		bls	.L8
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 177              		.loc 1 1245 7 discriminator 1 view .LVU51
ARM GAS  /tmp/ccJAn5hv.s 			page 28


 178 006e A8F10303 		sub	r3, r8, #3
 179              	.LVL16:
1245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get current descriptor address */
 180              		.loc 1 1245 7 is_stmt 0 discriminator 1 view .LVU52
 181 0072 E2E7     		b	.L8
 182              	.LVL17:
 183              	.L9:
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 184              		.loc 1 1252 3 is_stmt 1 view .LVU53
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 185              		.loc 1 1252 23 is_stmt 0 view .LVU54
 186 0074 FB6E     		ldr	r3, [r7, #108]
1252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 187              		.loc 1 1252 6 view .LVU55
 188 0076 AB42     		cmp	r3, r5
 189 0078 11D0     		beq	.L2
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 190              		.loc 1 1255 5 is_stmt 1 view .LVU56
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 191              		.loc 1 1255 24 is_stmt 0 view .LVU57
 192 007a 08F10103 		add	r3, r8, #1
1255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 193              		.loc 1 1255 13 view .LVU58
 194 007e 03F00303 		and	r3, r3, #3
 195              	.LVL18:
1258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 196              		.loc 1 1258 5 is_stmt 1 view .LVU59
 197              	.LBB18:
 198              	.LBI18:
 199              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 29


  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
ARM GAS  /tmp/ccJAn5hv.s 			page 30


  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
ARM GAS  /tmp/ccJAn5hv.s 			page 31


 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 32


 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
ARM GAS  /tmp/ccJAn5hv.s 			page 33


 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 200              		.loc 2 280 27 view .LVU60
 201              	.LBB19:
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 202              		.loc 2 282 3 view .LVU61
 203              		.syntax unified
 204              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 205 0082 BFF35F8F 		dmb 0xF
 206              	@ 0 "" 2
 207              		.thumb
 208              		.syntax unified
 209              	.LBE19:
 210              	.LBE18:
1261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 211              		.loc 1 1261 5 view .LVU62
 212 0086 3A69     		ldr	r2, [r7, #16]
 213 0088 03EB8303 		add	r3, r3, r3, lsl #2
 214              	.LVL19:
1261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 215              		.loc 1 1261 5 is_stmt 0 view .LVU63
 216 008c 02EBC302 		add	r2, r2, r3, lsl #3
 217 0090 3B68     		ldr	r3, [r7]
 218 0092 03F58053 		add	r3, r3, #4096
 219 0096 9A60     		str	r2, [r3, #8]
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
 220              		.loc 1 1263 5 is_stmt 1 view .LVU64
1263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->RxDescList.RxBuildDescCnt = desccount;
 221              		.loc 1 1263 37 is_stmt 0 view .LVU65
 222 0098 C7F86880 		str	r8, [r7, #104]
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 223              		.loc 1 1264 5 is_stmt 1 view .LVU66
1264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccJAn5hv.s 			page 34


 224              		.loc 1 1264 37 is_stmt 0 view .LVU67
 225 009c FD66     		str	r5, [r7, #108]
 226              	.LVL20:
 227              	.L2:
1266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 228              		.loc 1 1266 1 view .LVU68
 229 009e 02B0     		add	sp, sp, #8
 230              	.LCFI2:
 231              		.cfi_def_cfa_offset 24
 232              		@ sp needed
 233 00a0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 234              	.LVL21:
 235              	.L16:
1266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 236              		.loc 1 1266 1 view .LVU69
 237              		.align	2
 238              	.L15:
 239 00a4 F4450080 		.word	-2147465740
 240              		.cfi_endproc
 241              	.LFE145:
 243              		.section	.text.HAL_ETH_RxLinkCallback,"ax",%progbits
 244              		.align	1
 245              		.weak	HAL_ETH_RxLinkCallback
 246              		.syntax unified
 247              		.thumb
 248              		.thumb_func
 250              	HAL_ETH_RxLinkCallback:
 251              	.LVL22:
 252              	.LFB149:
1317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Link callback.
1320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pStart: pointer to packet start
1321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pEnd: pointer to packet end
1322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to received data
1323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Length: received data length
1324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
1327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 253              		.loc 1 1327 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ args = 0, pretend = 0, frame = 0
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257              		@ link register save eliminated.
1328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(pStart);
 258              		.loc 1 1329 3 view .LVU71
1330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(pEnd);
 259              		.loc 1 1330 3 view .LVU72
1331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
 260              		.loc 1 1331 3 view .LVU73
1332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(Length);
 261              		.loc 1 1332 3 view .LVU74
1333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxLinkCallback could be implemented in the user file
1335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
ARM GAS  /tmp/ccJAn5hv.s 			page 35


1336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 262              		.loc 1 1336 1 is_stmt 0 view .LVU75
 263 0000 7047     		bx	lr
 264              		.cfi_endproc
 265              	.LFE149:
 267              		.section	.text.HAL_ETH_TxFreeCallback,"ax",%progbits
 268              		.align	1
 269              		.weak	HAL_ETH_TxFreeCallback
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 274              	HAL_ETH_TxFreeCallback:
 275              	.LVL23:
 276              	.LFB155:
1337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Rx link data function.
1340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  rxLinkCallback: pointer to function to link data
1343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterRxLinkCallback(ETH_HandleTypeDef *heth, pETH_rxLinkCallbackTypeDe
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxLinkCallback == NULL)
1348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to link data */
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->rxLinkCallback = rxLinkCallback;
1355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Rx link callback.
1361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterRxLinkCallback(ETH_HandleTypeDef *heth)
1366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->rxLinkCallback = HAL_ETH_RxLinkCallback;
1369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the error state of the last received packet.
1375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pErrorCode: pointer to uint32_t to hold the error code
1378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
ARM GAS  /tmp/ccJAn5hv.s 			page 36


1380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetRxDataErrorCode(ETH_HandleTypeDef *heth, uint32_t *pErrorCode)
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get error bits. */
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *pErrorCode = READ_BIT(heth->RxDescList.pRxLastRxDesc, ETH_DMARXDESC_ERRORS_MASK);
1384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Tx free function.
1390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  txFreeCallback: pointer to function to release the packet
1393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterTxFreeCallback(ETH_HandleTypeDef *heth, pETH_txFreeCallbackTypeDe
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (txFreeCallback == NULL)
1398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to free transmmitted packet */
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->txFreeCallback = txFreeCallback;
1405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Tx free callback.
1411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterTxFreeCallback(ETH_HandleTypeDef *heth)
1416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->txFreeCallback = HAL_ETH_TxFreeCallback;
1419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Free callback.
1425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to buffer to free
1426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxFreeCallback(uint32_t *buff)
1429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 277              		.loc 1 1429 1 is_stmt 1 view -0
 278              		.cfi_startproc
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
1430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
ARM GAS  /tmp/ccJAn5hv.s 			page 37


 282              		.loc 1 1431 3 view .LVU77
1432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxFreeCallback could be implemented in the user file
1434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 283              		.loc 1 1435 1 is_stmt 0 view .LVU78
 284 0000 7047     		bx	lr
 285              		.cfi_endproc
 286              	.LFE155:
 288              		.section	.text.ETH_MACAddressConfig,"ax",%progbits
 289              		.align	1
 290              		.syntax unified
 291              		.thumb
 292              		.thumb_func
 294              	ETH_MACAddressConfig:
 295              	.LVL24:
 296              	.LFB187:
1436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Release transmitted Tx packets.
1439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
1449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
1450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
1452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
1453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Loop through buffers in use.  */
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((numOfBuf != 0U) && (pktTxStatus != 0U))
1456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     pktInUse = 1U;
1458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     numOfBuf--;
1459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (dmatxdesclist->PacketAddress[idx] == NULL)
1461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* No packet in use, skip to next.  */
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
1464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
1465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (pktInUse != 0U)
1468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Determine if the packet has been transmitted.  */
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if ((heth->Init.TxDesc[idx].DESC0 & ETH_DMATXDESC_OWN) == 0U)
1471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get timestamp low */
1474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         timestamp->TimeStampLow = heth->Init.TxDesc[idx].DESC6;
1475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get timestamp high */
ARM GAS  /tmp/ccJAn5hv.s 			page 38


1476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         timestamp->TimeStampHigh = heth->Init.TxDesc[idx].DESC7;
1477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* HAL_ETH_USE_PTP */
1478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /*Call registered callbacks*/
1481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Handle Ptp  */
1483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->txPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
1484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Release the packet.  */
1486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->txFreeCallback(dmatxdesclist->PacketAddress[idx]);
1487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Call callbacks */
1489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Handle Ptp  */
1491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
1492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Release the packet.  */
1494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
1495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Clear the entry in the in-use array.  */
1498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->PacketAddress[idx] = NULL;
1499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Update the transmit relesae index and number of buffers in use.  */
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         idx = (idx + 1U) & (ETH_TX_DESC_CNT - 1U);
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
1504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get out of the loop!  */
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         pktTxStatus = 0U;
1509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
1516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the Ethernet PTP configuration.
1518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  ptpconfig: pointer to a ETH_PTP_ConfigTypeDef structure that contains
1521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for PTP
1522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_SetConfig(ETH_HandleTypeDef *heth, ETH_PTP_ConfigTypeDef *ptpconfig)
1525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpTSCR;
1527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TimeTypeDef time;
1528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig == NULL)
1530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccJAn5hv.s 			page 39


1533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpTSCR = ptpconfig->Timestamp |
1535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampUpdate << ETH_PTPTSCR_TSFCU_Pos) |
1536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampAll << ETH_PTPTSCR_TSSARFE_Pos) |
1537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampRolloverMode << ETH_PTPTSCR_TSSSR_Pos) |
1538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampV2 << ETH_PTPTSCR_TSPTPPSV2E_Pos) |
1539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampEthernet << ETH_PTPTSCR_TSSPTPOEFE_Pos) |
1540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampIPv6 << ETH_PTPTSCR_TSSIPV6FE_Pos) |
1541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampIPv4 << ETH_PTPTSCR_TSSIPV4FE_Pos) |
1542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampEvent << ETH_PTPTSCR_TSSEME_Pos) |
1543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampMaster << ETH_PTPTSCR_TSSMRME_Pos) |
1544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampFilter << ETH_PTPTSCR_TSPFFMAE_Pos) |
1545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ((uint32_t)ptpconfig->TimestampClockType << ETH_PTPTSCR_TSCNT_Pos);
1546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to MACTSCR */
1548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->PTPTSCR, ETH_MACTSCR_MASK, tmpTSCR);
1549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Timestamp */
1551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSE);
1552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->PTPSSIR, ptpconfig->TimestampSubsecondInc);
1553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->PTPTSAR, ptpconfig->TimestampAddend);
1554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Timestamp */
1556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig->TimestampAddendUpdate == ENABLE)
1557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSARU);
1559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     while ((heth->Instance->PTPTSCR & ETH_PTPTSCR_TSARU) != 0) {}
1560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable Update mode */
1563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig->TimestampUpdateMode == ENABLE)
1564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSFCU);
1566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Initialize Time */
1569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   time.Seconds = 0;
1570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   time.NanoSeconds = 0;
1571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_ETH_PTP_SetTime(heth, &time);
1572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ptp Init */
1574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSTI);
1575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set PTP Configuration done */
1577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->IsPtpConfigured = HAL_ETH_PTP_CONFIGURATED;
1578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the Ethernet PTP configuration.
1585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  ptpconfig: pointer to a ETH_PTP_ConfigTypeDef structure that contains
1588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for PTP
1589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
ARM GAS  /tmp/ccJAn5hv.s 			page 40


1590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetConfig(ETH_HandleTypeDef *heth, ETH_PTP_ConfigTypeDef *ptpconfig)
1592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ptpconfig == NULL)
1594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->Timestamp = READ_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSE);
1598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampUpdate = ((READ_BIT(heth->Instance->PTPTSCR,
1599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSFCU) >> ETH_PTPTSCR_TSFCU_Pos) > 0U) ? ENAB
1600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampAll = ((READ_BIT(heth->Instance->PTPTSCR,
1601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ETH_PTPTSCR_TSSARFE) >> ETH_PTPTSCR_TSSARFE_Pos) > 0U) ? ENA
1602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampRolloverMode = ((READ_BIT(heth->Instance->PTPTSCR,
1603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 ETH_PTPTSCR_TSSSR) >> ETH_PTPTSCR_TSSSR_Pos) > 0U)
1604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                      ? ENABLE : DISABLE;
1605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampV2 = ((READ_BIT(heth->Instance->PTPTSCR,
1606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ETH_PTPTSCR_TSPTPPSV2E) >> ETH_PTPTSCR_TSPTPPSV2E_Pos) > 0U) 
1607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampEthernet = ((READ_BIT(heth->Instance->PTPTSCR,
1608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             ETH_PTPTSCR_TSSPTPOEFE) >> ETH_PTPTSCR_TSSPTPOEFE_Pos) 
1609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                  ? ENABLE : DISABLE;
1610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampIPv6 = ((READ_BIT(heth->Instance->PTPTSCR,
1611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_PTPTSCR_TSSIPV6FE) >> ETH_PTPTSCR_TSSIPV6FE_Pos) > 0U) 
1612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampIPv4 = ((READ_BIT(heth->Instance->PTPTSCR,
1613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_PTPTSCR_TSSIPV4FE) >> ETH_PTPTSCR_TSSIPV4FE_Pos) > 0U) 
1614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampEvent = ((READ_BIT(heth->Instance->PTPTSCR,
1615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                          ETH_PTPTSCR_TSSEME) >> ETH_PTPTSCR_TSSEME_Pos) > 0U) ? ENA
1616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampMaster = ((READ_BIT(heth->Instance->PTPTSCR,
1617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSSMRME) >> ETH_PTPTSCR_TSSMRME_Pos) > 0U) ? 
1618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampFilter = ((READ_BIT(heth->Instance->PTPTSCR,
1619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           ETH_PTPTSCR_TSPFFMAE) >> ETH_PTPTSCR_TSPFFMAE_Pos) > 0U) 
1620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ptpconfig->TimestampClockType = ((READ_BIT(heth->Instance->PTPTSCR,
1621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                              ETH_PTPTSCR_TSCNT) >> ETH_PTPTSCR_TSCNT_Pos) > 0U) ? E
1622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
1624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set Seconds and Nanoseconds for the Ethernet PTP registers.
1629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_TimeTypeDef structure that contains
1632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         time to set
1633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_SetTime(ETH_HandleTypeDef *heth, ETH_TimeTypeDef *time)
1636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Seconds */
1640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->Instance->PTPTSHUR = time->Seconds;
1641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set NanoSeconds */
1643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->Instance->PTPTSLUR = time->NanoSeconds;
1644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
ARM GAS  /tmp/ccJAn5hv.s 			page 41


1647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get Seconds and Nanoseconds for the Ethernet PTP registers.
1657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_TimeTypeDef structure that contains
1660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         time to get
1661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetTime(ETH_HandleTypeDef *heth, ETH_TimeTypeDef *time)
1664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get Seconds */
1668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     time->Seconds = heth->Instance->PTPTSHR;
1669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get NanoSeconds */
1671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     time->NanoSeconds = heth->Instance->PTPTSLR;
1672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Update time for the Ethernet PTP registers.
1685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  timeupdate: pointer to a ETH_TIMEUPDATETypeDef structure that contains
1688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the time update information
1689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_AddTimeOffset(ETH_HandleTypeDef *heth, ETH_PtpUpdateTypeDef ptpoffset
1692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                             ETH_TimeTypeDef *timeoffset)
1693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ptpoffsettype ==  HAL_ETH_PTP_NEGATIVE_UPDATE)
1697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Seconds update */
1699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSHUR = ETH_PTPTSHR_VALUE - timeoffset->Seconds + 1U;
1700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(heth->Instance->PTPTSCR, ETH_PTPTSCR_TSSSR) == ETH_PTPTSCR_TSSSR)
1702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Set nanoSeconds update */
ARM GAS  /tmp/ccJAn5hv.s 			page 42


1704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->Instance->PTPTSLUR = ETH_PTPTSLR_VALUE - timeoffset->NanoSeconds;
1705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->Instance->PTPTSLUR = ETH_PTPTSHR_VALUE - timeoffset->NanoSeconds + 1U;
1709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
1712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Seconds update */
1714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSHUR = timeoffset->Seconds;
1715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set nanoSeconds update */
1716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->Instance->PTPTSLUR = timeoffset->NanoSeconds;
1717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Insert Timestamp in transmission.
1731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  txtimestampconf: Enable or Disable timestamp in transmission
1734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_InsertTxTimestamp(ETH_HandleTypeDef *heth)
1737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx = dmatxdesclist->CurTxDesc;
1740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
1741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable Time Stamp transmission */
1745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TTSE);
1746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get transmission timestamp.
1759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/ccJAn5hv.s 			page 43


1761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TIMESTAMPTypeDef structure that contains
1762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         transmission timestamp
1763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetTxTimestamp(ETH_HandleTypeDef *heth, ETH_TimeStampTypeDef *timesta
1766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
1768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
1769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[idx];
1770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp low */
1774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampLow = dmatxdesc->DESC0;
1775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp high */
1776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampHigh = dmatxdesc->DESC1;
1777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get receive timestamp.
1790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  timestamp: pointer to ETH_TIMESTAMPTypeDef structure that contains
1793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         receive timestamp
1794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_PTP_GetRxTimestamp(ETH_HandleTypeDef *heth, ETH_TimeStampTypeDef *timesta
1797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->IsPtpConfigured == HAL_ETH_PTP_CONFIGURATED)
1799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp low */
1801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampLow = heth->RxDescList.TimeStamp.TimeStampLow;
1802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get timestamp high */
1803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     timestamp->TimeStampHigh = heth->RxDescList.TimeStamp.TimeStampHigh;
1804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
1807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
1809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Return function status */
1811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Register the Tx Ptp callback.
1817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/ccJAn5hv.s 			page 44


1818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  txPtpCallback: Function to handle Ptp transmission
1820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_RegisterTxPtpCallback(ETH_HandleTypeDef *heth, pETH_txPtpCallbackTypeDef 
1823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (txPtpCallback == NULL)
1825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* No buffer to save */
1827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
1828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Function to handle Tx Ptp */
1830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->txPtpCallback = txPtpCallback;
1831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Unregister the Tx Ptp callback.
1837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_UnRegisterTxPtpCallback(ETH_HandleTypeDef *heth)
1842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
1844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->txPtpCallback = HAL_ETH_TxPtpCallback;
1845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
1847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Ptp callback.
1851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  buff: pointer to application buffer
1852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxPtpCallback(uint32_t *buff, ETH_TimeStampTypeDef *timestamp)
1855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(buff);
1858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxPtpCallback could be implemented in the user file
1860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* HAL_ETH_USE_PTP */
1863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  This function handles ETH interrupt request.
1866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
1869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
1871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
1872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet received */
1873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_RS))
1874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/ccJAn5hv.s 			page 45


1875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_RIE))
1876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear the Eth DMA Rx IT pending bits */
1878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
1879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Receive complete callback*/
1882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxCpltCallback(heth);
1883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Receive complete callback */
1885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_RxCpltCallback(heth);
1886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet transmitted */
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_TS))
1892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_TIE))
1894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear the Eth DMA Tx IT pending bits */
1896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
1897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /*Call registered Transmit complete callback*/
1900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->TxCpltCallback(heth);
1901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Transfer complete callback */
1903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_TxCpltCallback(heth);
1904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* ETH DMA Error */
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_AIS))
1910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (__HAL_ETH_DMA_GET_IT_SOURCE(heth, ETH_DMAIER_AISE))
1912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCode |= HAL_ETH_ERROR_DMA;
1914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* if fatal bus error occurred */
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (__HAL_ETH_DMA_GET_IT(heth, ETH_DMASR_FBES))
1916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get DMA error code  */
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_
1919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Disable all interrupts */
1921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
1922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Set HAL state to ERROR */
1924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->gState = HAL_ETH_STATE_ERROR;
1925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       else
1927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
1928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get DMA error status  */
1929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
1930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                               ETH_DMASR_RBUS | ETH_DMASR_AIS));
1931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 46


1932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Clear the interrupt summary flag */
1933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
1934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ETH_DMASR_RBUS | ETH_DMASR_AIS));
1935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
1936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Call registered Error callback*/
1938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->ErrorCallback(heth);
1939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Ethernet DMA Error callback */
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       HAL_ETH_ErrorCallback(heth);
1942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
1945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* ETH PMT IT */
1949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_MAC_GET_IT(heth, ETH_MAC_PMT_IT))
1950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get MAC Wake-up source and clear the status register pending bit */
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_M
1953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Call registered PMT callback*/
1956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->PMTCallback(heth);
1957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ethernet PMT callback */
1959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_PMTCallback(heth);
1960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
1961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->MACWakeUpEvent = (uint32_t)(0x0U);
1963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* check ETH WAKEUP exti flag */
1967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (__HAL_ETH_WAKEUP_EXTI_GET_FLAG(ETH_WAKEUP_EXTI_LINE) != (uint32_t)RESET)
1968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
1969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear ETH WAKEUP Exti pending bit */
1970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
1971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
1972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Call registered WakeUp callback*/
1973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     heth->WakeUpCallback(heth);
1974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #else
1975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* ETH WAKEUP callback */
1976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_ETH_WakeUpCallback(heth);
1977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
1978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
1979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Tx Transfer completed callbacks.
1983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
1985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
1986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
1988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
ARM GAS  /tmp/ccJAn5hv.s 			page 47


1989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
1990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
1991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_TxCpltCallback could be implemented in the user file
1993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
1995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
1996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
1997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Rx Transfer completed callbacks.
1998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
1999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
2003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_RxCpltCallback could be implemented in the user file
2008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Ethernet transfer error callbacks
2013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
2018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_ErrorCallback could be implemented in the user file
2023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Ethernet Power Management module IT callback
2028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
2033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   the HAL_ETH_PMTCallback could be implemented in the user file
2038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  ETH WAKEUP interrupt callback
2044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/ccJAn5hv.s 			page 48


2046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** __weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
2049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
2052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
2053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             the HAL_ETH_WakeUpCallback could be implemented in the user file
2054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    */
2055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Read a PHY register
2059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYAddr: PHY port address, must be a value from 0 to 31
2062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYReg: PHY register address, must be a value from 0 to 31
2063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param pRegValue: parameter to hold read value
2064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYRe
2067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                           uint32_t *pRegValue)
2068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
2071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
2074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
2076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
2077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII address register value */
2079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device add
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
2082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
2083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
2085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
2086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
2089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
2091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
2092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
2094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
2095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
2096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
2097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
2098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
2100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get MACMIIDR value */
ARM GAS  /tmp/ccJAn5hv.s 			page 49


2103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
2104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Writes to a PHY register.
2111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYAddr: PHY port address, must be a value from 0 to 31
2114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  PHYReg: PHY register address, must be a value from 0 to 31
2115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  RegValue: the value to write
2116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_
2119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                            uint32_t RegValue)
2120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
2123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = heth->Instance->MACMIIAR;
2126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Keep only the CSR Clock Range CR[2:0] bits value */
2128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
2129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prepare the MII register address value */
2131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device addre
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
2134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
2135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Give the value to the MII data register */
2137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIDR = (uint16_t)RegValue;
2138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write the result value into the MII Address register */
2140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACMIIAR = tmpreg1;
2141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get tick */
2143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tickstart = HAL_GetTick();
2144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Check for the Busy flag */
2146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
2147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Check for the Timeout */
2149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
2150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
2151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
2152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
2153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = heth->Instance->MACMIIAR;
2155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 50


2160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
2162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group3 Peripheral Control functions
2165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   ETH control functions
2166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
2167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim
2168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                       ##### Peripheral Control functions #####
2170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   [..]
2172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     This subsection provides a set of functions allowing to control the ETH
2173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     peripheral.
2174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
2176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
2177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the configuration of the MAC and MTL subsystems.
2180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
2183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the MAC.
2184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL Status
2185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetMACConfig(ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
2187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
2189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get MAC parameters */
2194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : D
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
2198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : D
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
2208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? 
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
2216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
ARM GAS  /tmp/ccJAn5hv.s 			page 51


2217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the configuration of the DMA.
2223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
2226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH DMA.
2227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL Status
2228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetDMAConfig(ETH_HandleTypeDef *heth, ETH_DMAConfigTypeDef *dmaconf)
2230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
2232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DMAArbitration = READ_BIT(heth->Instance->DMABMR,
2237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_R
2238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->AddressAlignedBeats = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_AAB) >> 25U) > 0U) ?
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
2244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DropTCPIPChecksumErrorFrame = ((READ_BIT(heth->Instance->DMAOMR,
2246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
2253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
2254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
2256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the MAC configuration.
2262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
2265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the MAC.
2266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
2269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
2271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
ARM GAS  /tmp/ccJAn5hv.s 			page 52


2274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
2276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_SetMACConfig(heth, macconf);
2278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
2280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
2282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH DMA configuration.
2289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  dmaconf: pointer to a ETH_DMAConfigTypeDef structure that will hold
2292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH DMA.
2293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
2296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
2298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (heth->gState == HAL_ETH_STATE_READY)
2303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     ETH_SetDMAConfig(heth, dmaconf);
2305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
2307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
2309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures the Clock range of ETH MDIO interface.
2316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
2321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
2323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg;
2324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACMIIAR value */
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg = (heth->Instance)->MACMIIAR;
2327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
2328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg &= ETH_MACMIIAR_CR_MASK;
2329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get hclk frequency value */
ARM GAS  /tmp/ccJAn5hv.s 			page 53


2331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   hclk = HAL_RCC_GetHCLKFreq();
2332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set CR bits depending on hclk value */
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((hclk >= 20000000U) && (hclk < 35000000U))
2335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 20-35 MHz */
2337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
2338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if ((hclk >= 35000000U) && (hclk < 60000000U))
2340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 35-60 MHz */
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
2343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if ((hclk >= 60000000U) && (hclk < 100000000U))
2345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 60-100 MHz */
2347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
2348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else if ((hclk >= 100000000U) && (hclk < 150000000U))
2350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 100-150 MHz */
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
2353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else /* ((hclk >= 150000000)&&(hclk <= 183000000))*/
2355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* CSR Clock Range between 150-183 MHz */
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
2358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
2362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH MAC (L2) Filters configuration.
2366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that contains
2369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH MAC filters.
2370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetMACFilterConfig(ETH_HandleTypeDef *heth, const ETH_MACFilterConfigType
2373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
2375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
2378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   filterconfig = ((uint32_t)pFilterConfig->PromiscuousMode |
2383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
2384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
2385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
2386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == DISABLE) ? 1U : 0U) << 5) |
ARM GAS  /tmp/ccJAn5hv.s 			page 54


2388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
2389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
2390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
2391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
2392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   pFilterConfig->ControlPacketsFilter);
2393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACFFR, ETH_MACFFR_MASK, filterconfig);
2395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFFR;
2399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
2401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Get the ETH MAC (L2) Filters configuration.
2407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilterConfig: pointer to a ETH_MACFilterConfigTypeDef structure that will hold
2410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration of the ETH MAC filters.
2411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_GetMACFilterConfig(ETH_HandleTypeDef *heth, ETH_MACFilterConfigTypeDef *p
2414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
2416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PromiscuousMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PM)) > 0U) ? ENABL
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
2424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) 
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
2429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) 
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
2432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? 
2434:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2438:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2439:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the source MAC Address to be matched.
2440:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2441:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  AddrNbr: The MAC address to configure
2443:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter must be a value of the following:
2444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS1
ARM GAS  /tmp/ccJAn5hv.s 			page 55


2445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS2
2446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *            ETH_MAC_ADDRESS3
2447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pMACAddr: Pointer to MAC address buffer data (6 bytes)
2448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2450:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetSourceMACAddrMatch(const ETH_HandleTypeDef *heth, uint32_t AddrNbr,
2451:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                 const uint8_t *pMACAddr)
2452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
2454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrhr;
2455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pMACAddr == NULL)
2457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2459:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr high reg offset */
2462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macaddrhr = ((uint32_t) &(heth->Instance->MACA0HR) + AddrNbr);
2463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
2464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macaddrlr = ((uint32_t) &(heth->Instance->MACA0LR) + AddrNbr);
2465:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2466:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 32 to 47 */
2467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrhr) = (((uint32_t)(pMACAddr[5]) << 8) | (uint32_t)pMACAddr[4]);
2468:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrlr) = (((uint32_t)(pMACAddr[3]) << 24) | ((uint32_t)(pMACAddr[2]) << 16
2470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
2471:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable address and set source address bit */
2473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)macaddrhr) |= (ETH_MACA1HR_AE | ETH_MACA1HR_SA);
2474:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2477:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2478:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2479:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the ETH Hash Table Value.
2480:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2481:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2482:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pHashTable: pointer to a table of two 32 bit values, that contains
2483:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the 64 bits of the hash table.
2484:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2485:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2486:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetHashTable(ETH_HandleTypeDef *heth, uint32_t *pHashTable)
2487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pHashTable == NULL)
2490:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2492:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2493:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACHTHR = pHashTable[0];
2495:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2496:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2497:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACHTHR;
2499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
2501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 56


2502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->Instance->MACHTLR = pHashTable[1];
2503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2504:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2505:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACHTLR;
2507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTLR = tmpreg1;
2509:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2514:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the VLAN Identifier for Rx packets
2515:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2516:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2517:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  ComparisonBits: 12 or 16 bit comparison mode
2518:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             must be a value of @ref ETH_VLAN_Tag_Comparison
2519:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  VLANIdentifier: VLAN Identifier value
2520:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2521:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2522:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_SetRxVLANIdentifier(ETH_HandleTypeDef *heth, uint32_t ComparisonBits, uint32_t VLANIde
2523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTI, VLANIdentifier);
2526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
2527:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTC);
2529:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2530:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
2531:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTC);
2533:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2534:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2535:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2536:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACVLANTR;
2538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
2540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2541:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2542:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2543:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Enters the Power down mode.
2544:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2545:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2546:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pPowerDownConfig: a pointer to ETH_PowerDownConfigTypeDef structure
2547:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         that contains the Power Down configuration
2548:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2549:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2550:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_EnterPowerDownMode(ETH_HandleTypeDef *heth, const ETH_PowerDownConfigTypeDef *pPowerDo
2551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t powerdownconfig;
2553:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   powerdownconfig = (((uint32_t)pPowerDownConfig->MagicPacket << ETH_MACPMTCSR_MPE_Pos) |
2555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
2556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
2557:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ETH_MACPMTCSR_PD);
2558:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 57


2559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_MASK, powerdownconfig);
2560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2561:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2562:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2563:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Exits from the Power down mode.
2564:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2565:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2566:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2567:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2568:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** void HAL_ETH_ExitPowerDownMode(ETH_HandleTypeDef *heth)
2569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2571:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2572:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* clear wake up sources */
2573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   CLEAR_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_WFE | ETH_MACPMTCSR_MPE | ETH_MACPMTCSR_GU);
2574:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2575:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2576:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACPMTCSR;
2578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
2580:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_PD) != 0U)
2582:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2583:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Exit power down mode */
2584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_PD);
2585:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2586:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Wait until the write operation will be taken into account :
2587:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     at least four TX_CLK/RX_CLK clock cycles */
2588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     tmpreg1 = (heth->Instance)->MACPMTCSR;
2589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
2590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACPMTCSR = tmpreg1;
2591:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2592:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2593:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Disable PMT interrupt */
2594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_PMTIM);
2595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2596:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2597:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2598:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Set the WakeUp filter.
2599:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2600:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2601:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pFilter: pointer to filter registers values
2602:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Count: number of filter registers, must be from 1 to 8.
2603:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None.
2604:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2605:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_StatusTypeDef HAL_ETH_SetWakeUpFilter(ETH_HandleTypeDef *heth, uint32_t *pFilter, uint32_t Coun
2606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
2608:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pFilter == NULL)
2610:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
2612:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2613:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2614:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Reset Filter Pointer */
2615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(heth->Instance->MACPMTCSR, ETH_MACPMTCSR_WFFRPR);
ARM GAS  /tmp/ccJAn5hv.s 			page 58


2616:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2617:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wake up packet filter config */
2618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for (regindex = 0; regindex < Count; regindex++)
2619:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2620:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Write filter regs */
2621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->Instance->MACRWUFFR, pFilter[regindex]);
2622:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2623:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_OK;
2625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2626:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2627:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2628:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
2629:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2630:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2631:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @defgroup ETH_Exported_Functions_Group4 Peripheral State and Errors functions
2632:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *  @brief   ETH State and Errors functions
2633:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *
2634:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @verbatim
2635:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2636:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                  ##### Peripheral State and Errors functions #####
2637:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ==============================================================================
2638:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****  [..]
2639:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    This subsection provides a set of functions allowing to return the State of
2640:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    ETH communication process, return Peripheral Errors occurred during communication
2641:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****    process
2642:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2643:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2644:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** @endverbatim
2645:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
2646:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2647:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2648:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2649:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH state.
2650:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2651:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2652:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL state
2653:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2654:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** HAL_ETH_StateTypeDef HAL_ETH_GetState(const ETH_HandleTypeDef *heth)
2655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->gState;
2657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2658:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2659:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2660:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH error code
2661:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2662:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2663:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH Error Code
2664:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2665:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
2666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->ErrorCode;
2668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2669:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2670:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2671:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH DMA error code
2672:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
ARM GAS  /tmp/ccJAn5hv.s 			page 59


2673:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2674:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH DMA Error Code
2675:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2676:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
2677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->DMAErrorCode;
2679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2680:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2681:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2682:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH MAC error code
2683:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2684:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2685:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH MAC Error Code
2686:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2687:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetMACError(const ETH_HandleTypeDef *heth)
2688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACErrorCode;
2690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2691:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2692:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2693:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Returns the ETH MAC WakeUp event source
2694:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2695:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2696:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval ETH MAC WakeUp event source
2697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** uint32_t HAL_ETH_GetMACWakeUpSource(const ETH_HandleTypeDef *heth)
2699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACWakeUpEvent;
2701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2703:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2704:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
2705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2706:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2707:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @}
2709:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2710:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /** @addtogroup ETH_Private_Functions   ETH Private Functions
2712:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @{
2713:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2714:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Clears the ETHERNET transmit FIFO.
2717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2718:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2719:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2721:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
2722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
2724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the Flush Transmit FIFO bit */
2726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
2727:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2728:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
ARM GAS  /tmp/ccJAn5hv.s 			page 60


2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg = (heth->Instance)->DMAOMR;
2731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
2733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2734:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
2736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2738:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*------------------------ ETHERNET MACCR Configuration --------------------*/
2740:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACCR value */
2741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2742:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
2743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACCR_CLEAR_MASK;
2744:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
2747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
2748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
2751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
2752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
2755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
2756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
2757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->DeferralCheck << 4U));
2758:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACCR */
2760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = (uint32_t)tmpreg1;
2761:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2763:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACCR;
2765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
2767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2768:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET MACFCR Configuration --------------------*/
2769:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2770:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET MACFCR value */
2771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
2772:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
2773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
2774:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
2780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
2781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2782:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET MACFCR */
2783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
2784:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account :
2786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
ARM GAS  /tmp/ccJAn5hv.s 			page 61


2787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->MACFCR;
2788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
2790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2791:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2792:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
2793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
2795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
2797:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get the ETHERNET DMAOMR value */
2798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
2800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
2801:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) <<
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
2805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
2806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
2807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
2808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
2809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
2810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->SecondFrameOperate << 2U));
2811:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Write to ETHERNET DMAOMR */
2813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
2814:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   at least four TX_CLK/RX_CLK clock cycles */
2817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMAOMR;
2818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
2820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2821:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*----------------------- ETHERNET DMABMR Configuration --------------------*/
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
2823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
2824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
2825:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
2826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->TxDMABurstLength |
2827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
2828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
2829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
2830:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
2831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Wait until the write operation will be taken into account:
2833:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****      at least four TX_CLK/RX_CLK clock cycles */
2834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = (heth->Instance)->DMABMR;
2835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
2836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
2837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2838:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2839:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures Ethernet MAC and DMA with default parameters.
2841:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
2842:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/ccJAn5hv.s 			page 62


2844:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2845:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
2847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
2848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
2849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAConfigTypeDef dmaDefaultConf;
2850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*--------------- ETHERNET MAC registers default Configuration --------------*/
2852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Watchdog = ENABLE;
2853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
2854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
2855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
2856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
2857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
2858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
2859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
2860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
2861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
2862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
2863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
2864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
2865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
2866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
2867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
2868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
2871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2872:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* MAC default configuration */
2873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_SetMACConfig(heth, &macDefaultConf);
2874:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /*--------------- ETHERNET DMA registers default Configuration --------------*/
2876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
2877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
2878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
2879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
2880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
2881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
2882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
2883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
2884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
2885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
2886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
2887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
2888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
2889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
2890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
2891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
2892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* DMA default configuration */
2894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_SetDMAConfig(heth, &dmaDefaultConf);
2895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
2896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2897:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Configures the selected MAC address.
2899:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth pointer to a ETH_HandleTypeDef structure that contains
2900:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
ARM GAS  /tmp/ccJAn5hv.s 			page 63


2901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  MacAddr The MAC address to configure
2902:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *          This parameter can be one of the following values:
2903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address0: MAC Address0
2904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address1: MAC Address1
2905:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address2: MAC Address2
2906:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *             @arg ETH_MAC_Address3: MAC Address3
2907:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  Addr Pointer to MAC address buffer data (6 bytes)
2908:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval HAL status
2909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
2911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 297              		.loc 1 2911 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		@ link register save eliminated.
2912:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 302              		.loc 1 2912 3 view .LVU80
2913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
2915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   UNUSED(heth);
 303              		.loc 1 2915 3 view .LVU81
2916:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address high register */
2918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 304              		.loc 1 2918 3 view .LVU82
 305              		.loc 1 2918 28 is_stmt 0 view .LVU83
 306 0000 5079     		ldrb	r0, [r2, #5]	@ zero_extendqisi2
 307              	.LVL25:
 308              		.loc 1 2918 56 view .LVU84
 309 0002 1379     		ldrb	r3, [r2, #4]	@ zero_extendqisi2
 310              		.loc 1 2918 11 view .LVU85
 311 0004 43EA0023 		orr	r3, r3, r0, lsl #8
 312              	.LVL26:
2919:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address high register */
2920:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 313              		.loc 1 2920 3 is_stmt 1 view .LVU86
 314              		.loc 1 2920 23 is_stmt 0 view .LVU87
 315 0008 0748     		ldr	r0, .L20
 316              		.loc 1 2920 66 view .LVU88
 317 000a 0B50     		str	r3, [r1, r0]
2921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Calculate the selected MAC address low register */
2922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) 
 318              		.loc 1 2922 3 is_stmt 1 view .LVU89
 319              		.loc 1 2922 28 is_stmt 0 view .LVU90
 320 000c D078     		ldrb	r0, [r2, #3]	@ zero_extendqisi2
 321              		.loc 1 2922 58 view .LVU91
 322 000e 9378     		ldrb	r3, [r2, #2]	@ zero_extendqisi2
 323              	.LVL27:
 324              		.loc 1 2922 63 view .LVU92
 325 0010 1B04     		lsls	r3, r3, #16
 326              		.loc 1 2922 41 view .LVU93
 327 0012 43EA0063 		orr	r3, r3, r0, lsl #24
 328              		.loc 1 2922 88 view .LVU94
 329 0016 5078     		ldrb	r0, [r2, #1]	@ zero_extendqisi2
 330              		.loc 1 2922 71 view .LVU95
 331 0018 43EA0023 		orr	r3, r3, r0, lsl #8
ARM GAS  /tmp/ccJAn5hv.s 			page 64


 332              		.loc 1 2922 106 view .LVU96
 333 001c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 334              	.LVL28:
 335              		.loc 1 2922 11 view .LVU97
 336 001e 1343     		orrs	r3, r3, r2
 337              	.LVL29:
2923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Load the selected MAC address low register */
2925:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 338              		.loc 1 2925 3 is_stmt 1 view .LVU98
 339              		.loc 1 2925 23 is_stmt 0 view .LVU99
 340 0020 024A     		ldr	r2, .L20+4
 341              		.loc 1 2925 66 view .LVU100
 342 0022 8B50     		str	r3, [r1, r2]
2926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 343              		.loc 1 2926 1 view .LVU101
 344 0024 7047     		bx	lr
 345              	.L21:
 346 0026 00BF     		.align	2
 347              	.L20:
 348 0028 40800240 		.word	1073905728
 349 002c 44800240 		.word	1073905732
 350              		.cfi_endproc
 351              	.LFE187:
 353              		.section	.text.ETH_DMATxDescListInit,"ax",%progbits
 354              		.align	1
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	ETH_DMATxDescListInit:
 360              	.LVL30:
 361              	.LFB188:
2927:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Tx descriptors.
2930:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
2931:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2935:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
2936:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 362              		.loc 1 2936 1 is_stmt 1 view -0
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366              		@ link register save eliminated.
 367              		.loc 1 2936 1 is_stmt 0 view .LVU103
 368 0000 30B4     		push	{r4, r5}
 369              	.LCFI3:
 370              		.cfi_def_cfa_offset 8
 371              		.cfi_offset 4, -8
 372              		.cfi_offset 5, -4
2937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 373              		.loc 1 2937 3 is_stmt 1 view .LVU104
2938:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i;
 374              		.loc 1 2938 3 view .LVU105
ARM GAS  /tmp/ccJAn5hv.s 			page 65


2939:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2940:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Fill each DMATxDesc descriptor with the right values */
2941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 375              		.loc 1 2941 3 view .LVU106
 376              	.LVL31:
 377              		.loc 1 2941 10 is_stmt 0 view .LVU107
 378 0002 0022     		movs	r2, #0
 379              		.loc 1 2941 3 view .LVU108
 380 0004 08E0     		b	.L23
 381              	.LVL32:
 382              	.L24:
2942:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = heth->Init.TxDesc + i;
2944:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC0, 0x0U);
2946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC1, 0x0U);
2947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, 0x0U);
2948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC3, 0x0U);
2949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
2951:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Second Address Chained bit */
2953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
2954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
2956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
2957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
2958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
2959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
2960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
2961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 383              		.loc 1 2961 7 is_stmt 1 view .LVU109
 384 0006 C468     		ldr	r4, [r0, #12]
 385 0008 DC60     		str	r4, [r3, #12]
 386              	.L25:
2962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
2963:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set the DMA Tx descriptors checksum insertion */
2965:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 387              		.loc 1 2965 5 discriminator 2 view .LVU110
 388 000a 51F80C30 		ldr	r3, [r1, ip]
 389              	.LVL33:
 390              		.loc 1 2965 5 is_stmt 0 discriminator 2 view .LVU111
 391 000e 43F44003 		orr	r3, r3, #12582912
 392 0012 41F80C30 		str	r3, [r1, ip]
2941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 393              		.loc 1 2941 47 is_stmt 1 discriminator 2 view .LVU112
 394 0016 0132     		adds	r2, r2, #1
 395              	.LVL34:
 396              	.L23:
2941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 397              		.loc 1 2941 17 discriminator 1 view .LVU113
 398 0018 032A     		cmp	r2, #3
 399 001a 1FD8     		bhi	.L28
2943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 400              		.loc 1 2943 5 view .LVU114
2943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 66


 401              		.loc 1 2943 27 is_stmt 0 view .LVU115
 402 001c C168     		ldr	r1, [r0, #12]
2943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 403              		.loc 1 2943 35 view .LVU116
 404 001e 02EB8203 		add	r3, r2, r2, lsl #2
 405 0022 4FEAC30C 		lsl	ip, r3, #3
2943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 406              		.loc 1 2943 15 view .LVU117
 407 0026 01EBC303 		add	r3, r1, r3, lsl #3
 408              	.LVL35:
2945:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC1, 0x0U);
 409              		.loc 1 2945 5 is_stmt 1 view .LVU118
 410 002a 0024     		movs	r4, #0
 411 002c 41F80C40 		str	r4, [r1, ip]
2946:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, 0x0U);
 412              		.loc 1 2946 5 view .LVU119
 413 0030 5C60     		str	r4, [r3, #4]
2947:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC3, 0x0U);
 414              		.loc 1 2947 5 view .LVU120
 415 0032 9C60     		str	r4, [r3, #8]
2948:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 416              		.loc 1 2948 5 view .LVU121
 417 0034 DC60     		str	r4, [r3, #12]
2950:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 418              		.loc 1 2950 5 view .LVU122
 419 0036 941D     		adds	r4, r2, #6
 420 0038 40F82430 		str	r3, [r0, r4, lsl #2]
2953:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 421              		.loc 1 2953 5 view .LVU123
 422 003c 51F80C40 		ldr	r4, [r1, ip]
 423 0040 44F48014 		orr	r4, r4, #1048576
 424 0044 41F80C40 		str	r4, [r1, ip]
2955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 425              		.loc 1 2955 5 view .LVU124
2955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 426              		.loc 1 2955 8 is_stmt 0 view .LVU125
 427 0048 022A     		cmp	r2, #2
 428 004a DCD8     		bhi	.L24
2957:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 429              		.loc 1 2957 7 is_stmt 1 view .LVU126
 430 004c 541C     		adds	r4, r2, #1
 431 004e 04EB8404 		add	r4, r4, r4, lsl #2
 432 0052 C568     		ldr	r5, [r0, #12]
 433 0054 05EBC404 		add	r4, r5, r4, lsl #3
 434 0058 DC60     		str	r4, [r3, #12]
 435 005a D6E7     		b	.L25
 436              	.LVL36:
 437              	.L28:
2966:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
2967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2968:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->TxDescList.CurTxDesc = 0;
 438              		.loc 1 2968 3 view .LVU127
 439              		.loc 1 2968 30 is_stmt 0 view .LVU128
 440 005c 0023     		movs	r3, #0
 441 005e 8362     		str	r3, [r0, #40]
2969:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Transmit Descriptor List Address */
ARM GAS  /tmp/ccJAn5hv.s 			page 67


2971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 442              		.loc 1 2971 3 is_stmt 1 view .LVU129
 443 0060 C268     		ldr	r2, [r0, #12]
 444              	.LVL37:
 445              		.loc 1 2971 3 is_stmt 0 view .LVU130
 446 0062 0368     		ldr	r3, [r0]
 447 0064 03F58053 		add	r3, r3, #4096
 448 0068 1A61     		str	r2, [r3, #16]
2972:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 449              		.loc 1 2972 1 view .LVU131
 450 006a 30BC     		pop	{r4, r5}
 451              	.LCFI4:
 452              		.cfi_restore 5
 453              		.cfi_restore 4
 454              		.cfi_def_cfa_offset 0
 455 006c 7047     		bx	lr
 456              		.cfi_endproc
 457              	.LFE188:
 459              		.section	.text.ETH_DMARxDescListInit,"ax",%progbits
 460              		.align	1
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 465              	ETH_DMARxDescListInit:
 466              	.LVL38:
 467              	.LFB189:
2973:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2974:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
2975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Initializes the DMA Rx descriptors in chain mode.
2976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Init() API.
2977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
2978:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
2979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval None
2980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
2981:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
2982:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 468              		.loc 1 2982 1 is_stmt 1 view -0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 0
 471              		@ frame_needed = 0, uses_anonymous_args = 0
 472              		.loc 1 2982 1 is_stmt 0 view .LVU133
 473 0000 00B5     		push	{lr}
 474              	.LCFI5:
 475              		.cfi_def_cfa_offset 4
 476              		.cfi_offset 14, -4
2983:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 477              		.loc 1 2983 3 is_stmt 1 view .LVU134
2984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t i;
 478              		.loc 1 2984 3 view .LVU135
2985:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 479              		.loc 1 2986 3 view .LVU136
 480              	.LVL39:
 481              		.loc 1 2986 10 is_stmt 0 view .LVU137
 482 0002 4FF0000E 		mov	lr, #0
 483              		.loc 1 2986 3 view .LVU138
 484 0006 03E0     		b	.L30
ARM GAS  /tmp/ccJAn5hv.s 			page 68


 485              	.LVL40:
 486              	.L31:
2987:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
2988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc =  heth->Init.RxDesc + i;
2989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC0, 0x0U);
2991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC1, 0x0U);
2992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC2, 0x0U);
2993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC3, 0x0U);
2994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
2995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
2996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
2997:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit of the Rx descriptor Status */
2998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
2999:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Buffer1 size and Second Address Chained bit */
3001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
3002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Enable Ethernet DMA Rx Descriptor interrupt */
3004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
3005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Rx descritors addresses */
3007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
3008:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
3010:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
3012:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
3014:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3015:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 487              		.loc 1 3015 7 is_stmt 1 view .LVU139
 488 0008 0269     		ldr	r2, [r0, #16]
 489 000a DA60     		str	r2, [r3, #12]
 490              	.L32:
2986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 491              		.loc 1 2986 47 discriminator 2 view .LVU140
 492 000c 0EF1010E 		add	lr, lr, #1
 493              	.LVL41:
 494              	.L30:
2986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 495              		.loc 1 2986 17 discriminator 1 view .LVU141
 496 0010 BEF1030F 		cmp	lr, #3
 497 0014 29D8     		bhi	.L35
2988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 498              		.loc 1 2988 5 view .LVU142
2988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 499              		.loc 1 2988 28 is_stmt 0 view .LVU143
 500 0016 0169     		ldr	r1, [r0, #16]
2988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 501              		.loc 1 2988 36 view .LVU144
 502 0018 0EEB8E03 		add	r3, lr, lr, lsl #2
 503 001c 4FEAC30C 		lsl	ip, r3, #3
2988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 504              		.loc 1 2988 15 view .LVU145
 505 0020 01EBC303 		add	r3, r1, r3, lsl #3
 506              	.LVL42:
ARM GAS  /tmp/ccJAn5hv.s 			page 69


2990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC1, 0x0U);
 507              		.loc 1 2990 5 is_stmt 1 view .LVU146
 508 0024 0022     		movs	r2, #0
 509 0026 41F80C20 		str	r2, [r1, ip]
2991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC2, 0x0U);
 510              		.loc 1 2991 5 view .LVU147
 511 002a 5A60     		str	r2, [r3, #4]
2992:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->DESC3, 0x0U);
 512              		.loc 1 2992 5 view .LVU148
 513 002c 9A60     		str	r2, [r3, #8]
2993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 514              		.loc 1 2993 5 view .LVU149
 515 002e DA60     		str	r2, [r3, #12]
2994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 516              		.loc 1 2994 5 view .LVU150
 517 0030 1A62     		str	r2, [r3, #32]
2995:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 518              		.loc 1 2995 5 view .LVU151
 519 0032 5A62     		str	r2, [r3, #36]
2998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 520              		.loc 1 2998 5 view .LVU152
2998:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 521              		.loc 1 2998 22 is_stmt 0 view .LVU153
 522 0034 4FF00042 		mov	r2, #-2147483648
 523 0038 41F80C20 		str	r2, [r1, ip]
3001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 524              		.loc 1 3001 5 is_stmt 1 view .LVU154
3001:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 525              		.loc 1 3001 22 is_stmt 0 view .LVU155
 526 003c 44F2F452 		movw	r2, #17908
 527 0040 5A60     		str	r2, [r3, #4]
3004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 528              		.loc 1 3004 5 is_stmt 1 view .LVU156
3004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 529              		.loc 1 3004 14 is_stmt 0 view .LVU157
 530 0042 5A68     		ldr	r2, [r3, #4]
3004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 531              		.loc 1 3004 22 view .LVU158
 532 0044 22F00042 		bic	r2, r2, #-2147483648
 533 0048 5A60     		str	r2, [r3, #4]
3007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 534              		.loc 1 3007 5 is_stmt 1 view .LVU159
 535 004a 0EF11202 		add	r2, lr, #18
 536 004e 40F82230 		str	r3, [r0, r2, lsl #2]
3009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 537              		.loc 1 3009 5 view .LVU160
3009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 538              		.loc 1 3009 8 is_stmt 0 view .LVU161
 539 0052 BEF1020F 		cmp	lr, #2
 540 0056 D7D8     		bhi	.L31
3011:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 541              		.loc 1 3011 7 is_stmt 1 view .LVU162
 542 0058 0169     		ldr	r1, [r0, #16]
 543 005a 0EF10102 		add	r2, lr, #1
 544 005e 02EB8202 		add	r2, r2, r2, lsl #2
 545 0062 01EBC201 		add	r1, r1, r2, lsl #3
 546 0066 D960     		str	r1, [r3, #12]
ARM GAS  /tmp/ccJAn5hv.s 			page 70


 547 0068 D0E7     		b	.L32
 548              	.LVL43:
 549              	.L35:
3016:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 550              		.loc 1 3019 3 view .LVU163
 551 006a 0023     		movs	r3, #0
 552 006c C365     		str	r3, [r0, #92]
3020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 553              		.loc 1 3020 3 view .LVU164
 554 006e 0366     		str	r3, [r0, #96]
3021:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 555              		.loc 1 3021 3 view .LVU165
 556 0070 8366     		str	r3, [r0, #104]
3022:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 557              		.loc 1 3022 3 view .LVU166
 558 0072 C366     		str	r3, [r0, #108]
3023:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->RxDescList.ItMode, 0U);
 559              		.loc 1 3023 3 view .LVU167
 560 0074 8365     		str	r3, [r0, #88]
3024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3025:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set Receive Descriptor List Address */
3026:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 561              		.loc 1 3026 3 view .LVU168
 562 0076 0269     		ldr	r2, [r0, #16]
 563 0078 0368     		ldr	r3, [r0]
 564 007a 03F58053 		add	r3, r3, #4096
 565 007e DA60     		str	r2, [r3, #12]
3027:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 566              		.loc 1 3027 1 is_stmt 0 view .LVU169
 567 0080 5DF804FB 		ldr	pc, [sp], #4
 568              		.cfi_endproc
 569              	.LFE189:
 571              		.section	.text.ETH_Prepare_Tx_Descriptors,"ax",%progbits
 572              		.align	1
 573              		.syntax unified
 574              		.thumb
 575              		.thumb_func
 577              	ETH_Prepare_Tx_Descriptors:
 578              	.LVL44:
 579              	.LFB190:
3028:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** /**
3030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @brief  Prepare Tx DMA descriptor before transmission.
3031:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         called by HAL_ETH_Transmit_IT and HAL_ETH_Transmit_IT() API.
3032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
3033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   *         the configuration information for ETHERNET module
3034:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  pTxConfig: Tx packet configuration
3035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @param  ItMode: Enable or disable Tx EOT interrept
3036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   * @retval Status
3037:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   */
3038:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, ETH_TxPacketConfig *pTxConfig, 
3039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** {
 580              		.loc 1 3039 1 is_stmt 1 view -0
 581              		.cfi_startproc
ARM GAS  /tmp/ccJAn5hv.s 			page 71


 582              		@ args = 0, pretend = 0, frame = 0
 583              		@ frame_needed = 0, uses_anonymous_args = 0
 584              		.loc 1 3039 1 is_stmt 0 view .LVU171
 585 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 586              	.LCFI6:
 587              		.cfi_def_cfa_offset 20
 588              		.cfi_offset 4, -20
 589              		.cfi_offset 5, -16
 590              		.cfi_offset 6, -12
 591              		.cfi_offset 7, -8
 592              		.cfi_offset 14, -4
3040:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 593              		.loc 1 3040 3 is_stmt 1 view .LVU172
 594              	.LVL45:
3041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx = dmatxdesclist->CurTxDesc;
 595              		.loc 1 3041 3 view .LVU173
 596              		.loc 1 3041 12 is_stmt 0 view .LVU174
 597 0002 856A     		ldr	r5, [r0, #40]
 598              	.LVL46:
3042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 599              		.loc 1 3042 3 is_stmt 1 view .LVU175
3043:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx;
 600              		.loc 1 3043 3 view .LVU176
3044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descnbr = 0;
 601              		.loc 1 3044 3 view .LVU177
3045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 602              		.loc 1 3045 3 view .LVU178
 603              		.loc 1 3045 78 is_stmt 0 view .LVU179
 604 0004 00EB8503 		add	r3, r0, r5, lsl #2
 605 0008 9B69     		ldr	r3, [r3, #24]
 606              	.LVL47:
3046:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3047:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 607              		.loc 1 3047 3 is_stmt 1 view .LVU180
 608              		.loc 1 3047 23 is_stmt 0 view .LVU181
 609 000a 8C68     		ldr	r4, [r1, #8]
 610              	.LVL48:
3048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t           bd_count = 0;
 611              		.loc 1 3048 3 is_stmt 1 view .LVU182
3049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3050:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
3051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 612              		.loc 1 3051 3 view .LVU183
 613              		.loc 1 3051 8 is_stmt 0 view .LVU184
 614 000c 1E68     		ldr	r6, [r3]
 615              		.loc 1 3051 6 view .LVU185
 616 000e 002E     		cmp	r6, #0
 617 0010 C0F2AF80 		blt	.L53
3052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       || (dmatxdesclist->PacketAddress[descidx] != NULL))
 618              		.loc 1 3052 39 view .LVU186
 619 0014 2E1D     		adds	r6, r5, #4
 620 0016 00EB8606 		add	r6, r0, r6, lsl #2
 621 001a F669     		ldr	r6, [r6, #28]
 622              		.loc 1 3052 7 view .LVU187
 623 001c 002E     		cmp	r6, #0
 624 001e 40F0AA80 		bne	.L54
3053:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/ccJAn5hv.s 			page 72


3054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ETH_ERROR_BUSY;
3055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3057:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   descnbr += 1U;
 625              		.loc 1 3058 3 is_stmt 1 view .LVU188
 626              	.LVL49:
3059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3060:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set header or buffer 1 address */
3061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 627              		.loc 1 3061 3 view .LVU189
 628 0022 2668     		ldr	r6, [r4]
 629 0024 9E60     		str	r6, [r3, #8]
3062:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3063:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set header or buffer 1 Length */
3064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 630              		.loc 1 3064 3 view .LVU190
 631 0026 5E68     		ldr	r6, [r3, #4]
 632 0028 26F4FF56 		bic	r6, r6, #8160
 633 002c 26F01F06 		bic	r6, r6, #31
 634 0030 6768     		ldr	r7, [r4, #4]
 635 0032 3E43     		orrs	r6, r6, r7
 636 0034 5E60     		str	r6, [r3, #4]
3065:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3066:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 637              		.loc 1 3066 3 view .LVU191
 638              		.loc 1 3066 7 is_stmt 0 view .LVU192
 639 0036 0E68     		ldr	r6, [r1]
 640              		.loc 1 3066 6 view .LVU193
 641 0038 16F0010F 		tst	r6, #1
 642 003c 05D0     		beq	.L38
3067:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 643              		.loc 1 3068 5 is_stmt 1 view .LVU194
 644 003e 1E68     		ldr	r6, [r3]
 645 0040 26F44006 		bic	r6, r6, #12582912
 646 0044 4F69     		ldr	r7, [r1, #20]
 647 0046 3E43     		orrs	r6, r6, r7
 648 0048 1E60     		str	r6, [r3]
 649              	.L38:
3069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 650              		.loc 1 3071 3 view .LVU195
 651              		.loc 1 3071 7 is_stmt 0 view .LVU196
 652 004a 0E68     		ldr	r6, [r1]
 653              		.loc 1 3071 6 view .LVU197
 654 004c 16F0200F 		tst	r6, #32
 655 0050 05D0     		beq	.L39
3072:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 656              		.loc 1 3073 5 is_stmt 1 view .LVU198
 657 0052 1E68     		ldr	r6, [r3]
 658 0054 26F04066 		bic	r6, r6, #201326592
 659 0058 0F69     		ldr	r7, [r1, #16]
 660 005a 3E43     		orrs	r6, r6, r7
 661 005c 1E60     		str	r6, [r3]
ARM GAS  /tmp/ccJAn5hv.s 			page 73


 662              	.L39:
3074:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3075:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3077:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 663              		.loc 1 3077 3 view .LVU199
 664              		.loc 1 3077 7 is_stmt 0 view .LVU200
 665 005e 0968     		ldr	r1, [r1]
 666              	.LVL50:
 667              		.loc 1 3077 6 view .LVU201
 668 0060 11F0040F 		tst	r1, #4
 669 0064 03D0     		beq	.L40
3078:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Vlan Type */
3080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 670              		.loc 1 3080 5 is_stmt 1 view .LVU202
 671 0066 1968     		ldr	r1, [r3]
 672 0068 41F08001 		orr	r1, r1, #128
 673 006c 1960     		str	r1, [r3]
 674              	.L40:
3081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Mark it as First Descriptor */
3084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 675              		.loc 1 3084 3 view .LVU203
 676 006e 1968     		ldr	r1, [r3]
 677 0070 41F08051 		orr	r1, r1, #268435456
 678 0074 1960     		str	r1, [r3]
3085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Ensure rest of descriptor is written to RAM before the OWN bit */
3087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __DMB();
 679              		.loc 1 3087 3 view .LVU204
 680              	.LBB20:
 681              	.LBI20:
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 682              		.loc 2 280 27 view .LVU205
 683              	.LBB21:
 684              		.loc 2 282 3 view .LVU206
 685              		.syntax unified
 686              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 687 0076 BFF35F8F 		dmb 0xF
 688              	@ 0 "" 2
 689              		.thumb
 690              		.syntax unified
 691              	.LBE21:
 692              	.LBE20:
3088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* set OWN bit of FIRST descriptor */
3089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 693              		.loc 1 3089 3 view .LVU207
 694 007a 1968     		ldr	r1, [r3]
 695 007c 41F00041 		orr	r1, r1, #-2147483648
 696 0080 1960     		str	r1, [r3]
3090:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* only if the packet is split into more than one descriptors > 1 */
3092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   while (txbuffer->next != NULL)
 697              		.loc 1 3092 3 view .LVU208
3041:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
ARM GAS  /tmp/ccJAn5hv.s 			page 74


 698              		.loc 1 3041 12 is_stmt 0 view .LVU209
 699 0082 2F46     		mov	r7, r5
3048:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 700              		.loc 1 3048 22 view .LVU210
 701 0084 0026     		movs	r6, #0
3058:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 702              		.loc 1 3058 11 view .LVU211
 703 0086 4FF0010E 		mov	lr, #1
 704              		.loc 1 3092 9 view .LVU212
 705 008a 29E0     		b	.L41
 706              	.LVL51:
 707              	.L42:
3093:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the LD bit of previous descriptor */
3095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
3096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ItMode != ((uint32_t)RESET))
3097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3098:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set Interrupt on completion bit */
3099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     else
3102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Clear Interrupt on completion bit */
3104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 708              		.loc 1 3104 7 is_stmt 1 view .LVU213
 709 008c 1968     		ldr	r1, [r3]
 710 008e 21F08041 		bic	r1, r1, #1073741824
 711 0092 1960     		str	r1, [r3]
 712 0094 30E0     		b	.L43
 713              	.LVL52:
 714              	.L44:
3105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Increment current tx descriptor index */
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     INCR_TX_DESC_INDEX(descidx, 1U);
 715              		.loc 1 3107 5 discriminator 3 view .LVU214
3108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
3109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 716              		.loc 1 3109 5 discriminator 3 view .LVU215
 717              		.loc 1 3109 60 is_stmt 0 discriminator 3 view .LVU216
 718 0096 00EB8C03 		add	r3, r0, ip, lsl #2
 719              	.LVL53:
 720              		.loc 1 3109 60 discriminator 3 view .LVU217
 721 009a 9B69     		ldr	r3, [r3, #24]
 722              	.LVL54:
3110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear the FD bit of new Descriptor */
3112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 723              		.loc 1 3112 5 is_stmt 1 discriminator 3 view .LVU218
 724 009c 1968     		ldr	r1, [r3]
 725 009e 21F08051 		bic	r1, r1, #268435456
 726 00a2 1960     		str	r1, [r3]
3113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
3115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 727              		.loc 1 3115 5 discriminator 3 view .LVU219
 728              		.loc 1 3115 10 is_stmt 0 discriminator 3 view .LVU220
 729 00a4 1968     		ldr	r1, [r3]
ARM GAS  /tmp/ccJAn5hv.s 			page 75


 730              		.loc 1 3115 8 discriminator 3 view .LVU221
 731 00a6 0029     		cmp	r1, #0
 732 00a8 2EDB     		blt	.L45
3116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         || (dmatxdesclist->PacketAddress[descidx] != NULL))
 733              		.loc 1 3116 41 view .LVU222
 734 00aa 0CF10401 		add	r1, ip, #4
 735 00ae 00EB8101 		add	r1, r0, r1, lsl #2
 736 00b2 C969     		ldr	r1, [r1, #28]
 737              		.loc 1 3116 9 view .LVU223
 738 00b4 41BB     		cbnz	r1, .L45
3117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
3118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       descidx = firstdescidx;
3119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
3120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* clear previous desc own bit */
3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       for (idx = 0; idx < descnbr; idx ++)
3123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
3124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Ensure rest of descriptor is written to RAM before the OWN bit */
3125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         __DMB();
3126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
3128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Increment current tx descriptor index */
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         INCR_TX_DESC_INDEX(descidx, 1U);
3131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
3132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
3133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
3134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ETH_ERROR_BUSY;
3136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
3137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     descnbr += 1U;
 739              		.loc 1 3138 5 is_stmt 1 view .LVU224
 740              		.loc 1 3138 13 is_stmt 0 view .LVU225
 741 00b6 0EF1010E 		add	lr, lr, #1
 742              	.LVL55:
3139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get the next Tx buffer in the list */
3141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     txbuffer = txbuffer->next;
 743              		.loc 1 3141 5 is_stmt 1 view .LVU226
 744              		.loc 1 3141 14 is_stmt 0 view .LVU227
 745 00ba A468     		ldr	r4, [r4, #8]
 746              	.LVL56:
3142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set header or buffer 1 address */
3144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 747              		.loc 1 3144 5 is_stmt 1 view .LVU228
 748 00bc 2168     		ldr	r1, [r4]
 749 00be 9960     		str	r1, [r3, #8]
3145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set header or buffer 1 Length */
3147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 750              		.loc 1 3147 5 view .LVU229
 751 00c0 5968     		ldr	r1, [r3, #4]
 752 00c2 21F4FF51 		bic	r1, r1, #8160
 753 00c6 21F01F01 		bic	r1, r1, #31
 754 00ca 6768     		ldr	r7, [r4, #4]
ARM GAS  /tmp/ccJAn5hv.s 			page 76


 755 00cc 3943     		orrs	r1, r1, r7
 756 00ce 5960     		str	r1, [r3, #4]
3148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     bd_count += 1U;
 757              		.loc 1 3149 5 view .LVU230
 758              		.loc 1 3149 14 is_stmt 0 view .LVU231
 759 00d0 0136     		adds	r6, r6, #1
 760              	.LVL57:
3150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Ensure rest of descriptor is written to RAM before the OWN bit */
3152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     __DMB();
 761              		.loc 1 3152 5 is_stmt 1 view .LVU232
 762              	.LBB22:
 763              	.LBI22:
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764              		.loc 2 280 27 view .LVU233
 765              	.LBB23:
 766              		.loc 2 282 3 view .LVU234
 767              		.syntax unified
 768              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 769 00d2 BFF35F8F 		dmb 0xF
 770              	@ 0 "" 2
 771              		.thumb
 772              		.syntax unified
 773              	.LBE23:
 774              	.LBE22:
3153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Own bit */
3154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 775              		.loc 1 3154 5 view .LVU235
 776 00d6 1968     		ldr	r1, [r3]
 777 00d8 41F00041 		orr	r1, r1, #-2147483648
 778 00dc 1960     		str	r1, [r3]
 779 00de 6746     		mov	r7, ip
 780              	.LVL58:
 781              	.L41:
3092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 782              		.loc 1 3092 25 view .LVU236
3092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 783              		.loc 1 3092 18 is_stmt 0 view .LVU237
 784 00e0 A168     		ldr	r1, [r4, #8]
3092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 785              		.loc 1 3092 25 view .LVU238
 786 00e2 51B3     		cbz	r1, .L56
3095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     if (ItMode != ((uint32_t)RESET))
 787              		.loc 1 3095 5 is_stmt 1 view .LVU239
 788 00e4 1968     		ldr	r1, [r3]
 789 00e6 21F00051 		bic	r1, r1, #536870912
 790 00ea 1960     		str	r1, [r3]
3096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 791              		.loc 1 3096 5 view .LVU240
3096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 792              		.loc 1 3096 8 is_stmt 0 view .LVU241
 793 00ec 002A     		cmp	r2, #0
 794 00ee CDD0     		beq	.L42
3099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 795              		.loc 1 3099 7 is_stmt 1 view .LVU242
 796 00f0 1968     		ldr	r1, [r3]
ARM GAS  /tmp/ccJAn5hv.s 			page 77


 797 00f2 41F08041 		orr	r1, r1, #1073741824
 798 00f6 1960     		str	r1, [r3]
 799              	.L43:
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 800              		.loc 1 3107 5 view .LVU243
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 801              		.loc 1 3107 5 view .LVU244
 802 00f8 07F1010C 		add	ip, r7, #1
 803              	.LVL59:
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 804              		.loc 1 3107 5 view .LVU245
 805 00fc BCF1030F 		cmp	ip, #3
 806 0100 C9D9     		bls	.L44
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 807              		.loc 1 3107 5 discriminator 1 view .LVU246
 808 0102 A7F1030C 		sub	ip, r7, #3
 809              	.LVL60:
3107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 810              		.loc 1 3107 5 is_stmt 0 discriminator 1 view .LVU247
 811 0106 C6E7     		b	.L44
 812              	.L45:
3118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 813              		.loc 1 3118 7 is_stmt 1 view .LVU248
 814              	.LVL61:
3119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 815              		.loc 1 3119 7 view .LVU249
3119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 816              		.loc 1 3119 62 is_stmt 0 view .LVU250
 817 0108 00EB8503 		add	r3, r0, r5, lsl #2
 818              	.LVL62:
3119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 819              		.loc 1 3119 62 view .LVU251
 820 010c 9969     		ldr	r1, [r3, #24]
 821              	.LVL63:
3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 822              		.loc 1 3122 7 is_stmt 1 view .LVU252
3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 823              		.loc 1 3122 16 is_stmt 0 view .LVU253
 824 010e 0022     		movs	r2, #0
 825              	.LVL64:
3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 826              		.loc 1 3122 7 view .LVU254
 827 0110 04E0     		b	.L47
 828              	.LVL65:
 829              	.L48:
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 830              		.loc 1 3130 9 is_stmt 1 discriminator 3 view .LVU255
3132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 831              		.loc 1 3132 9 discriminator 3 view .LVU256
3132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 832              		.loc 1 3132 64 is_stmt 0 discriminator 3 view .LVU257
 833 0112 00EB8301 		add	r1, r0, r3, lsl #2
 834              	.LVL66:
3132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 835              		.loc 1 3132 64 discriminator 3 view .LVU258
 836 0116 8969     		ldr	r1, [r1, #24]
 837              	.LVL67:
ARM GAS  /tmp/ccJAn5hv.s 			page 78


3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 838              		.loc 1 3122 40 is_stmt 1 discriminator 3 view .LVU259
 839 0118 0132     		adds	r2, r2, #1
 840              	.LVL68:
3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 841              		.loc 1 3122 40 is_stmt 0 discriminator 3 view .LVU260
 842 011a 1D46     		mov	r5, r3
 843              	.LVL69:
 844              	.L47:
3122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 845              		.loc 1 3122 25 is_stmt 1 discriminator 2 view .LVU261
 846 011c 7245     		cmp	r2, lr
 847 011e 0AD2     		bcs	.L57
3125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 848              		.loc 1 3125 9 view .LVU262
 849              	.LBB24:
 850              	.LBI24:
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 851              		.loc 2 280 27 view .LVU263
 852              	.LBB25:
 853              		.loc 2 282 3 view .LVU264
 854              		.syntax unified
 855              	@ 282 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 856 0120 BFF35F8F 		dmb 0xF
 857              	@ 0 "" 2
 858              		.thumb
 859              		.syntax unified
 860              	.LBE25:
 861              	.LBE24:
3127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 862              		.loc 1 3127 9 view .LVU265
 863 0124 0B68     		ldr	r3, [r1]
 864 0126 23F00043 		bic	r3, r3, #-2147483648
 865 012a 0B60     		str	r3, [r1]
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 866              		.loc 1 3130 9 view .LVU266
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 867              		.loc 1 3130 9 view .LVU267
 868 012c 6B1C     		adds	r3, r5, #1
 869              	.LVL70:
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 870              		.loc 1 3130 9 view .LVU268
 871 012e 032B     		cmp	r3, #3
 872 0130 EFD9     		bls	.L48
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 873              		.loc 1 3130 9 discriminator 1 view .LVU269
 874 0132 EB1E     		subs	r3, r5, #3
 875              	.LVL71:
3130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Get current descriptor address */
 876              		.loc 1 3130 9 is_stmt 0 discriminator 1 view .LVU270
 877 0134 EDE7     		b	.L48
 878              	.LVL72:
 879              	.L57:
3135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 880              		.loc 1 3135 14 view .LVU271
 881 0136 0220     		movs	r0, #2
 882              	.LVL73:
ARM GAS  /tmp/ccJAn5hv.s 			page 79


 883              	.L36:
3155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ItMode != ((uint32_t)RESET))
3158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Set Interrupt on completion bit */
3160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   else
3163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
3164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Clear Interrupt on completion bit */
3165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
3166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
3167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Mark it as LAST descriptor */
3169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
3170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Save the current packet address to expose it to the application */
3171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
3172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->CurTxDesc = descidx;
3174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* disable the interrupt */
3175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __disable_irq();
3176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmatxdesclist->BuffersInUse += bd_count + 1U;
3178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Enable interrupts back */
3180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __enable_irq();
3181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
3183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Return function status */
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return HAL_ETH_ERROR_NONE;
3185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 884              		.loc 1 3185 1 view .LVU272
 885 0138 F0BD     		pop	{r4, r5, r6, r7, pc}
 886              	.LVL74:
 887              	.L56:
3157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 888              		.loc 1 3157 3 is_stmt 1 view .LVU273
3157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 889              		.loc 1 3157 6 is_stmt 0 view .LVU274
 890 013a AAB1     		cbz	r2, .L51
3160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 891              		.loc 1 3160 5 is_stmt 1 view .LVU275
 892 013c 1A68     		ldr	r2, [r3]
 893              	.LVL75:
3160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 894              		.loc 1 3160 5 is_stmt 0 view .LVU276
 895 013e 42F08042 		orr	r2, r2, #1073741824
 896 0142 1A60     		str	r2, [r3]
 897              	.L52:
3169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Save the current packet address to expose it to the application */
 898              		.loc 1 3169 3 is_stmt 1 view .LVU277
 899 0144 1A68     		ldr	r2, [r3]
 900 0146 42F00052 		orr	r2, r2, #536870912
 901 014a 1A60     		str	r2, [r3]
3171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 902              		.loc 1 3171 3 view .LVU278
ARM GAS  /tmp/ccJAn5hv.s 			page 80


3171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 903              		.loc 1 3171 56 is_stmt 0 view .LVU279
 904 014c C26B     		ldr	r2, [r0, #60]
3171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 905              		.loc 1 3171 41 view .LVU280
 906 014e 3B1D     		adds	r3, r7, #4
 907              	.LVL76:
3171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 908              		.loc 1 3171 41 view .LVU281
 909 0150 00EB8303 		add	r3, r0, r3, lsl #2
 910 0154 DA61     		str	r2, [r3, #28]
3173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* disable the interrupt */
 911              		.loc 1 3173 3 is_stmt 1 view .LVU282
3173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* disable the interrupt */
 912              		.loc 1 3173 28 is_stmt 0 view .LVU283
 913 0156 8762     		str	r7, [r0, #40]
3175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 914              		.loc 1 3175 3 is_stmt 1 view .LVU284
 915              	.LBB26:
 916              	.LBI26:
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 81


 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 82


 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccJAn5hv.s 			page 83


 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
ARM GAS  /tmp/ccJAn5hv.s 			page 84


 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
ARM GAS  /tmp/ccJAn5hv.s 			page 85


 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
ARM GAS  /tmp/ccJAn5hv.s 			page 86


 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccJAn5hv.s 			page 87


 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
ARM GAS  /tmp/ccJAn5hv.s 			page 88


 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
ARM GAS  /tmp/ccJAn5hv.s 			page 89


 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccJAn5hv.s 			page 90


 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccJAn5hv.s 			page 91


 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
ARM GAS  /tmp/ccJAn5hv.s 			page 92


 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 917              		.loc 2 960 27 view .LVU285
 918              	.LBB27:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 919              		.loc 2 962 3 view .LVU286
 920              		.syntax unified
 921              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 922 0158 72B6     		cpsid i
 923              	@ 0 "" 2
 924              		.thumb
 925              		.syntax unified
 926              	.LBE27:
 927              	.LBE26:
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 928              		.loc 1 3177 3 view .LVU287
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 929              		.loc 1 3177 16 is_stmt 0 view .LVU288
 930 015a 036C     		ldr	r3, [r0, #64]
3177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 931              		.loc 1 3177 31 view .LVU289
 932 015c 3344     		add	r3, r3, r6
 933 015e 0133     		adds	r3, r3, #1
 934 0160 0364     		str	r3, [r0, #64]
3180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 935              		.loc 1 3180 3 is_stmt 1 view .LVU290
 936              	.LBB28:
 937              	.LBI28:
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 938              		.loc 2 949 27 view .LVU291
 939              	.LBB29:
 951:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 940              		.loc 2 951 3 view .LVU292
 941              		.syntax unified
 942              	@ 951 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 943 0162 62B6     		cpsie i
 944              	@ 0 "" 2
 945              		.thumb
 946              		.syntax unified
 947              	.LBE29:
 948              	.LBE28:
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 949              		.loc 1 3184 3 view .LVU293
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /tmp/ccJAn5hv.s 			page 93


 950              		.loc 1 3184 10 is_stmt 0 view .LVU294
 951 0164 0020     		movs	r0, #0
 952              	.LVL77:
3184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 953              		.loc 1 3184 10 view .LVU295
 954 0166 E7E7     		b	.L36
 955              	.LVL78:
 956              	.L51:
3165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 957              		.loc 1 3165 5 is_stmt 1 view .LVU296
 958 0168 1A68     		ldr	r2, [r3]
 959              	.LVL79:
3165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 960              		.loc 1 3165 5 is_stmt 0 view .LVU297
 961 016a 22F08042 		bic	r2, r2, #1073741824
 962 016e 1A60     		str	r2, [r3]
 963 0170 E8E7     		b	.L52
 964              	.LVL80:
 965              	.L53:
3054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 966              		.loc 1 3054 12 view .LVU298
 967 0172 0220     		movs	r0, #2
 968              	.LVL81:
3054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 969              		.loc 1 3054 12 view .LVU299
 970 0174 E0E7     		b	.L36
 971              	.LVL82:
 972              	.L54:
3054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 973              		.loc 1 3054 12 view .LVU300
 974 0176 0220     		movs	r0, #2
 975              	.LVL83:
3054:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 976              		.loc 1 3054 12 view .LVU301
 977 0178 DEE7     		b	.L36
 978              		.cfi_endproc
 979              	.LFE190:
 981              		.section	.text.ETH_SetMACConfig,"ax",%progbits
 982              		.align	1
 983              		.syntax unified
 984              		.thumb
 985              		.thumb_func
 987              	ETH_SetMACConfig:
 988              	.LVL84:
 989              	.LFB184:
2736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 990              		.loc 1 2736 1 is_stmt 1 view -0
 991              		.cfi_startproc
 992              		@ args = 0, pretend = 0, frame = 0
 993              		@ frame_needed = 0, uses_anonymous_args = 0
2736:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 994              		.loc 1 2736 1 is_stmt 0 view .LVU303
 995 0000 70B5     		push	{r4, r5, r6, lr}
 996              	.LCFI7:
 997              		.cfi_def_cfa_offset 16
 998              		.cfi_offset 4, -16
 999              		.cfi_offset 5, -12
ARM GAS  /tmp/ccJAn5hv.s 			page 94


 1000              		.cfi_offset 6, -8
 1001              		.cfi_offset 14, -4
 1002 0002 0546     		mov	r5, r0
 1003 0004 0C46     		mov	r4, r1
2737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1004              		.loc 1 2737 3 is_stmt 1 view .LVU304
2741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 1005              		.loc 1 2741 3 view .LVU305
2741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 1006              		.loc 1 2741 18 is_stmt 0 view .LVU306
 1007 0006 0268     		ldr	r2, [r0]
2741:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear WD, PCE, PS, TE and RE bits */
 1008              		.loc 1 2741 11 view .LVU307
 1009 0008 1368     		ldr	r3, [r2]
 1010              	.LVL85:
2743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1011              		.loc 1 2743 3 is_stmt 1 view .LVU308
2743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1012              		.loc 1 2743 11 is_stmt 0 view .LVU309
 1013 000a 3B49     		ldr	r1, .L79
 1014              	.LVL86:
2743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1015              		.loc 1 2743 11 view .LVU310
 1016 000c 1940     		ands	r1, r1, r3
 1017              	.LVL87:
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1018              		.loc 1 2745 3 is_stmt 1 view .LVU311
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1019              		.loc 1 2745 45 is_stmt 0 view .LVU312
 1020 000e 237C     		ldrb	r3, [r4, #16]	@ zero_extendqisi2
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1021              		.loc 1 2745 79 view .LVU313
 1022 0010 002B     		cmp	r3, #0
 1023 0012 60D1     		bne	.L67
 1024 0014 4FF40003 		mov	r3, #8388608
 1025              	.L59:
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1026              		.loc 1 2746 45 view .LVU314
 1027 0018 607C     		ldrb	r0, [r4, #17]	@ zero_extendqisi2
 1028              	.LVL88:
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1029              		.loc 1 2746 77 view .LVU315
 1030 001a 0028     		cmp	r0, #0
 1031 001c 5DD1     		bne	.L68
 1032 001e 4FF48000 		mov	r0, #4194304
 1033              	.L60:
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1034              		.loc 1 2745 87 view .LVU316
 1035 0022 0343     		orrs	r3, r3, r0
2747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 1036              		.loc 1 2747 42 view .LVU317
 1037 0024 A068     		ldr	r0, [r4, #8]
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1038              		.loc 1 2746 85 view .LVU318
 1039 0026 0343     		orrs	r3, r3, r0
2748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
 1040              		.loc 1 2748 43 view .LVU319
ARM GAS  /tmp/ccJAn5hv.s 			page 95


 1041 0028 E07F     		ldrb	r0, [r4, #31]	@ zero_extendqisi2
2747:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 1042              		.loc 1 2747 62 view .LVU320
 1043 002a 43EA0043 		orr	r3, r3, r0, lsl #16
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 1044              		.loc 1 2749 32 view .LVU321
 1045 002e 6069     		ldr	r0, [r4, #20]
2748:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->Speed |
 1046              		.loc 1 2748 80 view .LVU322
 1047 0030 0343     		orrs	r3, r3, r0
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1048              		.loc 1 2750 45 view .LVU323
 1049 0032 A07F     		ldrb	r0, [r4, #30]	@ zero_extendqisi2
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1050              		.loc 1 2750 81 view .LVU324
 1051 0034 0028     		cmp	r0, #0
 1052 0036 52D1     		bne	.L69
 1053 0038 4FF40050 		mov	r0, #8192
 1054              	.L61:
2749:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 1055              		.loc 1 2749 40 view .LVU325
 1056 003c 0343     		orrs	r3, r3, r0
2751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
 1057              		.loc 1 2751 43 view .LVU326
 1058 003e 207F     		ldrb	r0, [r4, #28]	@ zero_extendqisi2
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1059              		.loc 1 2750 89 view .LVU327
 1060 0040 43EA0033 		orr	r3, r3, r0, lsl #12
2752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
 1061              		.loc 1 2752 32 view .LVU328
 1062 0044 A069     		ldr	r0, [r4, #24]
2751:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->DuplexMode |
 1063              		.loc 1 2751 66 view .LVU329
 1064 0046 0343     		orrs	r3, r3, r0
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 1065              		.loc 1 2753 43 view .LVU330
 1066 0048 2079     		ldrb	r0, [r4, #4]	@ zero_extendqisi2
2752:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->ChecksumOffload << 10U) |
 1067              		.loc 1 2752 45 view .LVU331
 1068 004a 43EA8023 		orr	r3, r3, r0, lsl #10
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1069              		.loc 1 2754 45 view .LVU332
 1070 004e 94F82000 		ldrb	r0, [r4, #32]	@ zero_extendqisi2
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1071              		.loc 1 2754 88 view .LVU333
 1072 0052 0028     		cmp	r0, #0
 1073 0054 45D1     		bne	.L70
 1074 0056 4FF40070 		mov	r0, #512
 1075              	.L62:
2753:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 1076              		.loc 1 2753 69 view .LVU334
 1077 005a 0343     		orrs	r3, r3, r0
2755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
 1078              		.loc 1 2755 43 view .LVU335
 1079 005c E07B     		ldrb	r0, [r4, #15]	@ zero_extendqisi2
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1080              		.loc 1 2754 95 view .LVU336
ARM GAS  /tmp/ccJAn5hv.s 			page 96


 1081 005e 43EAC013 		orr	r3, r3, r0, lsl #7
2756:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->DeferralCheck << 4U));
 1082              		.loc 1 2756 32 view .LVU337
 1083 0062 606A     		ldr	r0, [r4, #36]
2755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->BackOffLimit |
 1084              		.loc 1 2755 73 view .LVU338
 1085 0064 0343     		orrs	r3, r3, r0
2757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1086              		.loc 1 2757 43 view .LVU339
 1087 0066 94F82800 		ldrb	r0, [r4, #40]	@ zero_extendqisi2
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1088              		.loc 1 2745 14 view .LVU340
 1089 006a 43EA0013 		orr	r3, r3, r0, lsl #4
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1090              		.loc 1 2745 11 view .LVU341
 1091 006e 0B43     		orrs	r3, r3, r1
 1092              	.LVL89:
2760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1093              		.loc 1 2760 3 is_stmt 1 view .LVU342
2760:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1094              		.loc 1 2760 27 is_stmt 0 view .LVU343
 1095 0070 1360     		str	r3, [r2]
2764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1096              		.loc 1 2764 3 is_stmt 1 view .LVU344
2764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1097              		.loc 1 2764 18 is_stmt 0 view .LVU345
 1098 0072 2B68     		ldr	r3, [r5]
 1099              	.LVL90:
2764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1100              		.loc 1 2764 11 view .LVU346
 1101 0074 1E68     		ldr	r6, [r3]
 1102              	.LVL91:
2765:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACCR = tmpreg1;
 1103              		.loc 1 2765 3 is_stmt 1 view .LVU347
 1104 0076 0120     		movs	r0, #1
 1105 0078 FFF7FEFF 		bl	HAL_Delay
 1106              	.LVL92:
2766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1107              		.loc 1 2766 3 view .LVU348
2766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1108              		.loc 1 2766 8 is_stmt 0 view .LVU349
 1109 007c 2B68     		ldr	r3, [r5]
2766:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1110              		.loc 1 2766 27 view .LVU350
 1111 007e 1E60     		str	r6, [r3]
2771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1112              		.loc 1 2771 3 is_stmt 1 view .LVU351
2771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1113              		.loc 1 2771 18 is_stmt 0 view .LVU352
 1114 0080 2968     		ldr	r1, [r5]
2771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1115              		.loc 1 2771 11 view .LVU353
 1116 0082 8A69     		ldr	r2, [r1, #24]
 1117              	.LVL93:
2773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1118              		.loc 1 2773 3 is_stmt 1 view .LVU354
2773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 97


 1119              		.loc 1 2773 11 is_stmt 0 view .LVU355
 1120 0084 22F0BE02 		bic	r2, r2, #190
 1121              	.LVL94:
2773:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1122              		.loc 1 2773 11 view .LVU356
 1123 0088 1204     		lsls	r2, r2, #16
 1124 008a 120C     		lsrs	r2, r2, #16
 1125              	.LVL95:
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1126              		.loc 1 2775 3 is_stmt 1 view .LVU357
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1127              		.loc 1 2775 33 is_stmt 0 view .LVU358
 1128 008c A36C     		ldr	r3, [r4, #72]
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1129              		.loc 1 2775 45 view .LVU359
 1130 008e 1B04     		lsls	r3, r3, #16
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1131              		.loc 1 2776 45 view .LVU360
 1132 0090 94F84C00 		ldrb	r0, [r4, #76]	@ zero_extendqisi2
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1133              		.loc 1 2776 86 view .LVU361
 1134 0094 38BB     		cbnz	r0, .L71
 1135 0096 8020     		movs	r0, #128
 1136              	.L63:
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1137              		.loc 1 2775 53 view .LVU362
 1138 0098 0343     		orrs	r3, r3, r0
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
 1139              		.loc 1 2777 32 view .LVU363
 1140 009a 206D     		ldr	r0, [r4, #80]
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1141              		.loc 1 2776 93 view .LVU364
 1142 009c 0343     		orrs	r3, r3, r0
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1143              		.loc 1 2778 45 view .LVU365
 1144 009e 94F85500 		ldrb	r0, [r4, #85]	@ zero_extendqisi2
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1145              		.loc 1 2778 94 view .LVU366
 1146 00a2 0128     		cmp	r0, #1
 1147 00a4 21D0     		beq	.L76
 1148 00a6 0020     		movs	r0, #0
 1149              	.L64:
2777:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U)
 1150              		.loc 1 2777 52 view .LVU367
 1151 00a8 0343     		orrs	r3, r3, r0
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1152              		.loc 1 2779 45 view .LVU368
 1153 00aa 94F85600 		ldrb	r0, [r4, #86]	@ zero_extendqisi2
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1154              		.loc 1 2779 88 view .LVU369
 1155 00ae 0128     		cmp	r0, #1
 1156 00b0 1DD0     		beq	.L77
 1157 00b2 0020     		movs	r0, #0
 1158              	.L65:
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1159              		.loc 1 2778 101 view .LVU370
 1160 00b4 0343     		orrs	r3, r3, r0
ARM GAS  /tmp/ccJAn5hv.s 			page 98


2780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1161              		.loc 1 2780 45 view .LVU371
 1162 00b6 94F85400 		ldrb	r0, [r4, #84]	@ zero_extendqisi2
2780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1163              		.loc 1 2780 89 view .LVU372
 1164 00ba 0128     		cmp	r0, #1
 1165 00bc 19D0     		beq	.L78
 1166 00be 0020     		movs	r0, #0
 1167              	.L66:
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1168              		.loc 1 2775 14 view .LVU373
 1169 00c0 0343     		orrs	r3, r3, r0
2775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 1170              		.loc 1 2775 11 view .LVU374
 1171 00c2 1343     		orrs	r3, r3, r2
 1172              	.LVL96:
2783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1173              		.loc 1 2783 3 is_stmt 1 view .LVU375
2783:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1174              		.loc 1 2783 28 is_stmt 0 view .LVU376
 1175 00c4 8B61     		str	r3, [r1, #24]
2787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1176              		.loc 1 2787 3 is_stmt 1 view .LVU377
2787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1177              		.loc 1 2787 18 is_stmt 0 view .LVU378
 1178 00c6 2B68     		ldr	r3, [r5]
 1179              	.LVL97:
2787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1180              		.loc 1 2787 11 view .LVU379
 1181 00c8 9C69     		ldr	r4, [r3, #24]
 1182              	.LVL98:
2788:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFCR = tmpreg1;
 1183              		.loc 1 2788 3 is_stmt 1 view .LVU380
 1184 00ca 0120     		movs	r0, #1
 1185 00cc FFF7FEFF 		bl	HAL_Delay
 1186              	.LVL99:
2789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1187              		.loc 1 2789 3 view .LVU381
2789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1188              		.loc 1 2789 8 is_stmt 0 view .LVU382
 1189 00d0 2B68     		ldr	r3, [r5]
2789:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1190              		.loc 1 2789 28 view .LVU383
 1191 00d2 9C61     		str	r4, [r3, #24]
2790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1192              		.loc 1 2790 1 view .LVU384
 1193 00d4 70BD     		pop	{r4, r5, r6, pc}
 1194              	.LVL100:
 1195              	.L67:
2745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 1196              		.loc 1 2745 79 view .LVU385
 1197 00d6 0023     		movs	r3, #0
 1198 00d8 9EE7     		b	.L59
 1199              	.LVL101:
 1200              	.L68:
2746:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         (uint32_t)macconf->InterPacketGapVal |
 1201              		.loc 1 2746 77 view .LVU386
ARM GAS  /tmp/ccJAn5hv.s 			page 99


 1202 00da 0020     		movs	r0, #0
 1203 00dc A1E7     		b	.L60
 1204              	.L69:
2750:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->LoopbackMode << 12U) |
 1205              		.loc 1 2750 81 view .LVU387
 1206 00de 0020     		movs	r0, #0
 1207 00e0 ACE7     		b	.L61
 1208              	.L70:
2754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 1209              		.loc 1 2754 88 view .LVU388
 1210 00e2 0020     		movs	r0, #0
 1211 00e4 B9E7     		b	.L62
 1212              	.LVL102:
 1213              	.L71:
2776:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         macconf->PauseLowThreshold |
 1214              		.loc 1 2776 86 view .LVU389
 1215 00e6 0020     		movs	r0, #0
 1216 00e8 D6E7     		b	.L63
 1217              	.L76:
2778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 1218              		.loc 1 2778 94 view .LVU390
 1219 00ea 0820     		movs	r0, #8
 1220 00ec DCE7     		b	.L64
 1221              	.L77:
2779:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 1222              		.loc 1 2779 88 view .LVU391
 1223 00ee 0420     		movs	r0, #4
 1224 00f0 E0E7     		b	.L65
 1225              	.L78:
2780:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1226              		.loc 1 2780 89 view .LVU392
 1227 00f2 0220     		movs	r0, #2
 1228 00f4 E4E7     		b	.L66
 1229              	.L80:
 1230 00f6 00BF     		.align	2
 1231              	.L79:
 1232 00f8 0F8120FF 		.word	-14647025
 1233              		.cfi_endproc
 1234              	.LFE184:
 1236              		.section	.text.ETH_SetDMAConfig,"ax",%progbits
 1237              		.align	1
 1238              		.syntax unified
 1239              		.thumb
 1240              		.thumb_func
 1242              	ETH_SetDMAConfig:
 1243              	.LVL103:
 1244              	.LFB185:
2793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1245              		.loc 1 2793 1 is_stmt 1 view -0
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 0
 1248              		@ frame_needed = 0, uses_anonymous_args = 0
2793:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1249              		.loc 1 2793 1 is_stmt 0 view .LVU394
 1250 0000 70B5     		push	{r4, r5, r6, lr}
 1251              	.LCFI8:
 1252              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/ccJAn5hv.s 			page 100


 1253              		.cfi_offset 4, -16
 1254              		.cfi_offset 5, -12
 1255              		.cfi_offset 6, -8
 1256              		.cfi_offset 14, -4
 1257 0002 0546     		mov	r5, r0
 1258 0004 0C46     		mov	r4, r1
2794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1259              		.loc 1 2794 3 is_stmt 1 view .LVU395
2798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1260              		.loc 1 2798 3 view .LVU396
2798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1261              		.loc 1 2798 18 is_stmt 0 view .LVU397
 1262 0006 0268     		ldr	r2, [r0]
2798:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear xx bits */
 1263              		.loc 1 2798 11 view .LVU398
 1264 0008 02F58053 		add	r3, r2, #4096
 1265 000c 9B69     		ldr	r3, [r3, #24]
 1266              	.LVL104:
2800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1267              		.loc 1 2800 3 is_stmt 1 view .LVU399
2800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1268              		.loc 1 2800 11 is_stmt 0 view .LVU400
 1269 000e 2B49     		ldr	r1, .L87
 1270              	.LVL105:
2800:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1271              		.loc 1 2800 11 view .LVU401
 1272 0010 1940     		ands	r1, r1, r3
 1273              	.LVL106:
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1274              		.loc 1 2802 3 is_stmt 1 view .LVU402
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1275              		.loc 1 2802 45 is_stmt 0 view .LVU403
 1276 0012 237B     		ldrb	r3, [r4, #12]	@ zero_extendqisi2
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1277              		.loc 1 2802 98 view .LVU404
 1278 0014 002B     		cmp	r3, #0
 1279 0016 4DD1     		bne	.L84
 1280 0018 4FF08063 		mov	r3, #67108864
 1281              	.L82:
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 1282              		.loc 1 2803 43 view .LVU405
 1283 001c 607B     		ldrb	r0, [r4, #13]	@ zero_extendqisi2
 1284              	.LVL107:
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1285              		.loc 1 2802 106 view .LVU406
 1286 001e 43EA4063 		orr	r3, r3, r0, lsl #25
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1287              		.loc 1 2804 45 view .LVU407
 1288 0022 607F     		ldrb	r0, [r4, #29]	@ zero_extendqisi2
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1289              		.loc 1 2804 84 view .LVU408
 1290 0024 0028     		cmp	r0, #0
 1291 0026 47D1     		bne	.L85
 1292 0028 4FF48010 		mov	r0, #1048576
 1293              	.L83:
2803:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 1294              		.loc 1 2803 73 view .LVU409
ARM GAS  /tmp/ccJAn5hv.s 			page 101


 1295 002c 0343     		orrs	r3, r3, r0
2805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 1296              		.loc 1 2805 43 view .LVU410
 1297 002e A07B     		ldrb	r0, [r4, #14]	@ zero_extendqisi2
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1298              		.loc 1 2804 92 view .LVU411
 1299 0030 43EA4053 		orr	r3, r3, r0, lsl #21
2806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 1300              		.loc 1 2806 32 view .LVU412
 1301 0034 6069     		ldr	r0, [r4, #20]
2805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->TransmitThresholdControl |
 1302              		.loc 1 2805 74 view .LVU413
 1303 0036 0343     		orrs	r3, r3, r0
2807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 1304              		.loc 1 2807 43 view .LVU414
 1305 0038 207F     		ldrb	r0, [r4, #28]	@ zero_extendqisi2
2806:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 1306              		.loc 1 2806 59 view .LVU415
 1307 003a 43EAC013 		orr	r3, r3, r0, lsl #7
2808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 1308              		.loc 1 2808 43 view .LVU416
 1309 003e A07F     		ldrb	r0, [r4, #30]	@ zero_extendqisi2
2807:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 1310              		.loc 1 2807 71 view .LVU417
 1311 0040 43EA8013 		orr	r3, r3, r0, lsl #6
2809:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 1312              		.loc 1 2809 32 view .LVU418
 1313 0044 206A     		ldr	r0, [r4, #32]
2808:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         dmaconf->ReceiveThresholdControl |
 1314              		.loc 1 2808 80 view .LVU419
 1315 0046 0343     		orrs	r3, r3, r0
2810:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1316              		.loc 1 2810 43 view .LVU420
 1317 0048 94F82400 		ldrb	r0, [r4, #36]	@ zero_extendqisi2
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1318              		.loc 1 2802 14 view .LVU421
 1319 004c 43EA8003 		orr	r3, r3, r0, lsl #2
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1320              		.loc 1 2802 11 view .LVU422
 1321 0050 0B43     		orrs	r3, r3, r1
 1322              	.LVL108:
2813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1323              		.loc 1 2813 3 is_stmt 1 view .LVU423
2813:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1324              		.loc 1 2813 28 is_stmt 0 view .LVU424
 1325 0052 02F58052 		add	r2, r2, #4096
 1326 0056 9361     		str	r3, [r2, #24]
2817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1327              		.loc 1 2817 3 is_stmt 1 view .LVU425
2817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1328              		.loc 1 2817 18 is_stmt 0 view .LVU426
 1329 0058 2B68     		ldr	r3, [r5]
 1330              	.LVL109:
2817:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1331              		.loc 1 2817 11 view .LVU427
 1332 005a 03F58053 		add	r3, r3, #4096
 1333 005e 9E69     		ldr	r6, [r3, #24]
ARM GAS  /tmp/ccJAn5hv.s 			page 102


 1334              	.LVL110:
2818:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg1;
 1335              		.loc 1 2818 3 is_stmt 1 view .LVU428
 1336 0060 0120     		movs	r0, #1
 1337 0062 FFF7FEFF 		bl	HAL_Delay
 1338              	.LVL111:
2819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1339              		.loc 1 2819 3 view .LVU429
2819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1340              		.loc 1 2819 8 is_stmt 0 view .LVU430
 1341 0066 2B68     		ldr	r3, [r5]
2819:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1342              		.loc 1 2819 28 view .LVU431
 1343 0068 03F58053 		add	r3, r3, #4096
 1344 006c 9E61     		str	r6, [r3, #24]
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1345              		.loc 1 2822 3 is_stmt 1 view .LVU432
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1346              		.loc 1 2822 59 is_stmt 0 view .LVU433
 1347 006e 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
2823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 1348              		.loc 1 2823 48 view .LVU434
 1349 0070 A368     		ldr	r3, [r4, #8]
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1350              		.loc 1 2822 89 view .LVU435
 1351 0072 43EA4263 		orr	r3, r3, r2, lsl #25
2824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
 1352              		.loc 1 2824 48 view .LVU436
 1353 0076 A269     		ldr	r2, [r4, #24]
2823:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for 
 1354              		.loc 1 2823 60 view .LVU437
 1355 0078 1343     		orrs	r3, r3, r2
2826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 1356              		.loc 1 2826 48 view .LVU438
 1357 007a 2269     		ldr	r2, [r4, #16]
2824:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                                        Rx it is applied for the oth
 1358              		.loc 1 2824 67 view .LVU439
 1359 007c 1343     		orrs	r3, r3, r2
2827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 1360              		.loc 1 2827 59 view .LVU440
 1361 007e 94F82520 		ldrb	r2, [r4, #37]	@ zero_extendqisi2
2826:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 1362              		.loc 1 2826 67 view .LVU441
 1363 0082 43EAC213 		orr	r3, r3, r2, lsl #7
2828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 1364              		.loc 1 2828 49 view .LVU442
 1365 0086 A26A     		ldr	r2, [r4, #40]
2827:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         (dmaconf->DescriptorSkipLength << 2U) |
 1366              		.loc 1 2827 93 view .LVU443
 1367 0088 43EA8203 		orr	r3, r3, r2, lsl #2
2829:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and T
 1368              		.loc 1 2829 48 view .LVU444
 1369 008c 2268     		ldr	r2, [r4]
2828:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->DMAArbitration |
 1370              		.loc 1 2828 79 view .LVU445
 1371 008e 1343     		orrs	r3, r3, r2
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
ARM GAS  /tmp/ccJAn5hv.s 			page 103


 1372              		.loc 1 2822 8 view .LVU446
 1373 0090 2A68     		ldr	r2, [r5]
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1374              		.loc 1 2822 30 view .LVU447
 1375 0092 43F40003 		orr	r3, r3, #8388608
2822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         dmaconf->BurstMode |
 1376              		.loc 1 2822 28 view .LVU448
 1377 0096 02F58052 		add	r2, r2, #4096
 1378 009a 1360     		str	r3, [r2]
2834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1379              		.loc 1 2834 3 is_stmt 1 view .LVU449
2834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1380              		.loc 1 2834 18 is_stmt 0 view .LVU450
 1381 009c 2B68     		ldr	r3, [r5]
2834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1382              		.loc 1 2834 11 view .LVU451
 1383 009e 03F58053 		add	r3, r3, #4096
 1384 00a2 1C68     		ldr	r4, [r3]
 1385              	.LVL112:
2835:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMABMR = tmpreg1;
 1386              		.loc 1 2835 3 is_stmt 1 view .LVU452
 1387 00a4 0120     		movs	r0, #1
 1388 00a6 FFF7FEFF 		bl	HAL_Delay
 1389              	.LVL113:
2836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1390              		.loc 1 2836 3 view .LVU453
2836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1391              		.loc 1 2836 8 is_stmt 0 view .LVU454
 1392 00aa 2B68     		ldr	r3, [r5]
2836:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1393              		.loc 1 2836 28 view .LVU455
 1394 00ac 03F58053 		add	r3, r3, #4096
 1395 00b0 1C60     		str	r4, [r3]
2837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1396              		.loc 1 2837 1 view .LVU456
 1397 00b2 70BD     		pop	{r4, r5, r6, pc}
 1398              	.LVL114:
 1399              	.L84:
2802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 1400              		.loc 1 2802 98 view .LVU457
 1401 00b4 0023     		movs	r3, #0
 1402 00b6 B1E7     		b	.L82
 1403              	.LVL115:
 1404              	.L85:
2804:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                         ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 1405              		.loc 1 2804 84 view .LVU458
 1406 00b8 0020     		movs	r0, #0
 1407 00ba B7E7     		b	.L83
 1408              	.L88:
 1409              		.align	2
 1410              	.L87:
 1411 00bc 233FDEF8 		.word	-119652573
 1412              		.cfi_endproc
 1413              	.LFE185:
 1415              		.section	.text.ETH_MACDMAConfig,"ax",%progbits
 1416              		.align	1
 1417              		.syntax unified
ARM GAS  /tmp/ccJAn5hv.s 			page 104


 1418              		.thumb
 1419              		.thumb_func
 1421              	ETH_MACDMAConfig:
 1422              	.LVL116:
 1423              	.LFB186:
2847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
 1424              		.loc 1 2847 1 is_stmt 1 view -0
 1425              		.cfi_startproc
 1426              		@ args = 0, pretend = 0, frame = 144
 1427              		@ frame_needed = 0, uses_anonymous_args = 0
2847:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_MACConfigTypeDef macDefaultConf;
 1428              		.loc 1 2847 1 is_stmt 0 view .LVU460
 1429 0000 70B5     		push	{r4, r5, r6, lr}
 1430              	.LCFI9:
 1431              		.cfi_def_cfa_offset 16
 1432              		.cfi_offset 4, -16
 1433              		.cfi_offset 5, -12
 1434              		.cfi_offset 6, -8
 1435              		.cfi_offset 14, -4
 1436 0002 A4B0     		sub	sp, sp, #144
 1437              	.LCFI10:
 1438              		.cfi_def_cfa_offset 160
 1439 0004 0646     		mov	r6, r0
2848:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMAConfigTypeDef dmaDefaultConf;
 1440              		.loc 1 2848 3 is_stmt 1 view .LVU461
2849:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1441              		.loc 1 2849 3 view .LVU462
2852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
 1442              		.loc 1 2852 3 view .LVU463
2852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Jabber = ENABLE;
 1443              		.loc 1 2852 27 is_stmt 0 view .LVU464
 1444 0006 0125     		movs	r5, #1
 1445 0008 8DF83C50 		strb	r5, [sp, #60]
2853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 1446              		.loc 1 2853 3 is_stmt 1 view .LVU465
2853:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 1447              		.loc 1 2853 25 is_stmt 0 view .LVU466
 1448 000c 8DF83D50 		strb	r5, [sp, #61]
2854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 1449              		.loc 1 2854 3 is_stmt 1 view .LVU467
2854:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 1450              		.loc 1 2854 36 is_stmt 0 view .LVU468
 1451 0010 0024     		movs	r4, #0
 1452 0012 0D94     		str	r4, [sp, #52]
2855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
 1453              		.loc 1 2855 3 is_stmt 1 view .LVU469
2855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveOwn = ENABLE;
 1454              		.loc 1 2855 45 is_stmt 0 view .LVU470
 1455 0014 8DF84B40 		strb	r4, [sp, #75]
2856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
 1456              		.loc 1 2856 3 is_stmt 1 view .LVU471
2856:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.LoopbackMode = DISABLE;
 1457              		.loc 1 2856 29 is_stmt 0 view .LVU472
 1458 0018 8DF84A50 		strb	r5, [sp, #74]
2857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
 1459              		.loc 1 2857 3 is_stmt 1 view .LVU473
2857:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ChecksumOffload = ENABLE;
ARM GAS  /tmp/ccJAn5hv.s 			page 105


 1460              		.loc 1 2857 31 is_stmt 0 view .LVU474
 1461 001c 8DF84840 		strb	r4, [sp, #72]
2858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
 1462              		.loc 1 2858 3 is_stmt 1 view .LVU475
2858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.RetryTransmission = DISABLE;
 1463              		.loc 1 2858 34 is_stmt 0 view .LVU476
 1464 0020 8DF83050 		strb	r5, [sp, #48]
2859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 1465              		.loc 1 2859 3 is_stmt 1 view .LVU477
2859:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 1466              		.loc 1 2859 36 is_stmt 0 view .LVU478
 1467 0024 8DF84C40 		strb	r4, [sp, #76]
2860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 1468              		.loc 1 2860 3 is_stmt 1 view .LVU479
2860:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 1469              		.loc 1 2860 39 is_stmt 0 view .LVU480
 1470 0028 8DF83B40 		strb	r4, [sp, #59]
2861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
 1471              		.loc 1 2861 3 is_stmt 1 view .LVU481
2861:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DeferralCheck = DISABLE;
 1472              		.loc 1 2861 31 is_stmt 0 view .LVU482
 1473 002c 1494     		str	r4, [sp, #80]
2862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
 1474              		.loc 1 2862 3 is_stmt 1 view .LVU483
2862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseTime = 0x0U;
 1475              		.loc 1 2862 32 is_stmt 0 view .LVU484
 1476 002e 8DF85440 		strb	r4, [sp, #84]
2863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
 1477              		.loc 1 2863 3 is_stmt 1 view .LVU485
2863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ZeroQuantaPause = DISABLE;
 1478              		.loc 1 2863 28 is_stmt 0 view .LVU486
 1479 0032 1D94     		str	r4, [sp, #116]
2864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 1480              		.loc 1 2864 3 is_stmt 1 view .LVU487
2864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 1481              		.loc 1 2864 34 is_stmt 0 view .LVU488
 1482 0034 8DF87840 		strb	r4, [sp, #120]
2865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
 1483              		.loc 1 2865 3 is_stmt 1 view .LVU489
2865:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.ReceiveFlowControl = DISABLE;
 1484              		.loc 1 2865 36 is_stmt 0 view .LVU490
 1485 0038 1F94     		str	r4, [sp, #124]
2866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
 1486              		.loc 1 2866 3 is_stmt 1 view .LVU491
2866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.TransmitFlowControl = DISABLE;
 1487              		.loc 1 2866 37 is_stmt 0 view .LVU492
 1488 003a 8DF88240 		strb	r4, [sp, #130]
2867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
 1489              		.loc 1 2867 3 is_stmt 1 view .LVU493
2867:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.Speed = ETH_SPEED_100M;
 1490              		.loc 1 2867 38 is_stmt 0 view .LVU494
 1491 003e 8DF88040 		strb	r4, [sp, #128]
2868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 1492              		.loc 1 2868 3 is_stmt 1 view .LVU495
2868:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 1493              		.loc 1 2868 24 is_stmt 0 view .LVU496
 1494 0042 4FF48043 		mov	r3, #16384
ARM GAS  /tmp/ccJAn5hv.s 			page 106


 1495 0046 1093     		str	r3, [sp, #64]
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
 1496              		.loc 1 2869 3 is_stmt 1 view .LVU497
2869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macDefaultConf.UnicastPausePacketDetect = DISABLE;
 1497              		.loc 1 2869 29 is_stmt 0 view .LVU498
 1498 0048 4FF40063 		mov	r3, #2048
 1499 004c 1193     		str	r3, [sp, #68]
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1500              		.loc 1 2870 3 is_stmt 1 view .LVU499
2870:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1501              		.loc 1 2870 43 is_stmt 0 view .LVU500
 1502 004e 8DF88140 		strb	r4, [sp, #129]
2873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1503              		.loc 1 2873 3 is_stmt 1 view .LVU501
 1504 0052 0BA9     		add	r1, sp, #44
 1505 0054 FFF7FEFF 		bl	ETH_SetMACConfig
 1506              	.LVL117:
2876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
 1507              		.loc 1 2876 3 view .LVU502
2876:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveStoreForward = ENABLE;
 1508              		.loc 1 2876 46 is_stmt 0 view .LVU503
 1509 0058 8DF80C50 		strb	r5, [sp, #12]
2877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
 1510              		.loc 1 2877 3 is_stmt 1 view .LVU504
2877:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.FlushRxPacket = ENABLE;
 1511              		.loc 1 2877 38 is_stmt 0 view .LVU505
 1512 005c 8DF80D50 		strb	r5, [sp, #13]
2878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
 1513              		.loc 1 2878 3 is_stmt 1 view .LVU506
2878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitStoreForward = ENABLE;
 1514              		.loc 1 2878 32 is_stmt 0 view .LVU507
 1515 0060 8DF81D50 		strb	r5, [sp, #29]
2879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 1516              		.loc 1 2879 3 is_stmt 1 view .LVU508
2879:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 1517              		.loc 1 2879 39 is_stmt 0 view .LVU509
 1518 0064 8DF80E50 		strb	r5, [sp, #14]
2880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
 1519              		.loc 1 2880 3 is_stmt 1 view .LVU510
2880:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardErrorFrames = DISABLE;
 1520              		.loc 1 2880 43 is_stmt 0 view .LVU511
 1521 0068 0594     		str	r4, [sp, #20]
2881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 1522              		.loc 1 2881 3 is_stmt 1 view .LVU512
2881:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 1523              		.loc 1 2881 37 is_stmt 0 view .LVU513
 1524 006a 8DF81C40 		strb	r4, [sp, #28]
2882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 1525              		.loc 1 2882 3 is_stmt 1 view .LVU514
2882:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 1526              		.loc 1 2882 46 is_stmt 0 view .LVU515
 1527 006e 8DF81E40 		strb	r4, [sp, #30]
2883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
 1528              		.loc 1 2883 3 is_stmt 1 view .LVU516
2883:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.SecondFrameOperate = ENABLE;
 1529              		.loc 1 2883 42 is_stmt 0 view .LVU517
 1530 0072 0894     		str	r4, [sp, #32]
ARM GAS  /tmp/ccJAn5hv.s 			page 107


2884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
 1531              		.loc 1 2884 3 is_stmt 1 view .LVU518
2884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.AddressAlignedBeats = ENABLE;
 1532              		.loc 1 2884 37 is_stmt 0 view .LVU519
 1533 0074 8DF82450 		strb	r5, [sp, #36]
2885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 1534              		.loc 1 2885 3 is_stmt 1 view .LVU520
2885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 1535              		.loc 1 2885 38 is_stmt 0 view .LVU521
 1536 0078 8DF80450 		strb	r5, [sp, #4]
2886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 1537              		.loc 1 2886 3 is_stmt 1 view .LVU522
2886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 1538              		.loc 1 2886 28 is_stmt 0 view .LVU523
 1539 007c 4FF48033 		mov	r3, #65536
 1540 0080 0293     		str	r3, [sp, #8]
2887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 1541              		.loc 1 2887 3 is_stmt 1 view .LVU524
2887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 1542              		.loc 1 2887 35 is_stmt 0 view .LVU525
 1543 0082 4FF48003 		mov	r3, #4194304
 1544 0086 0693     		str	r3, [sp, #24]
2888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 1545              		.loc 1 2888 3 is_stmt 1 view .LVU526
2888:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 1546              		.loc 1 2888 35 is_stmt 0 view .LVU527
 1547 0088 4FF40053 		mov	r3, #8192
 1548 008c 0493     		str	r3, [sp, #16]
2889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
 1549              		.loc 1 2889 3 is_stmt 1 view .LVU528
2889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DescriptorSkipLength = 0x0U;
 1550              		.loc 1 2889 43 is_stmt 0 view .LVU529
 1551 008e 8DF82550 		strb	r5, [sp, #37]
2890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 1552              		.loc 1 2890 3 is_stmt 1 view .LVU530
2890:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 1553              		.loc 1 2890 39 is_stmt 0 view .LVU531
 1554 0092 0A94     		str	r4, [sp, #40]
2891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1555              		.loc 1 2891 3 is_stmt 1 view .LVU532
2891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1556              		.loc 1 2891 33 is_stmt 0 view .LVU533
 1557 0094 0094     		str	r4, [sp]
2894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1558              		.loc 1 2894 3 is_stmt 1 view .LVU534
 1559 0096 6946     		mov	r1, sp
 1560 0098 3046     		mov	r0, r6
 1561 009a FFF7FEFF 		bl	ETH_SetDMAConfig
 1562              	.LVL118:
2895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1563              		.loc 1 2895 1 is_stmt 0 view .LVU535
 1564 009e 24B0     		add	sp, sp, #144
 1565              	.LCFI11:
 1566              		.cfi_def_cfa_offset 16
 1567              		@ sp needed
 1568 00a0 70BD     		pop	{r4, r5, r6, pc}
2895:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 108


 1569              		.loc 1 2895 1 view .LVU536
 1570              		.cfi_endproc
 1571              	.LFE186:
 1573              		.section	.text.ETH_FlushTransmitFIFO,"ax",%progbits
 1574              		.align	1
 1575              		.syntax unified
 1576              		.thumb
 1577              		.thumb_func
 1579              	ETH_FlushTransmitFIFO:
 1580              	.LVL119:
 1581              	.LFB183:
2722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
 1582              		.loc 1 2722 1 is_stmt 1 view -0
 1583              		.cfi_startproc
 1584              		@ args = 0, pretend = 0, frame = 8
 1585              		@ frame_needed = 0, uses_anonymous_args = 0
2722:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   __IO uint32_t tmpreg = 0;
 1586              		.loc 1 2722 1 is_stmt 0 view .LVU538
 1587 0000 10B5     		push	{r4, lr}
 1588              	.LCFI12:
 1589              		.cfi_def_cfa_offset 8
 1590              		.cfi_offset 4, -8
 1591              		.cfi_offset 14, -4
 1592 0002 82B0     		sub	sp, sp, #8
 1593              	.LCFI13:
 1594              		.cfi_def_cfa_offset 16
 1595 0004 0446     		mov	r4, r0
2723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1596              		.loc 1 2723 3 is_stmt 1 view .LVU539
2723:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1597              		.loc 1 2723 17 is_stmt 0 view .LVU540
 1598 0006 0023     		movs	r3, #0
 1599 0008 0193     		str	r3, [sp, #4]
2726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1600              		.loc 1 2726 3 is_stmt 1 view .LVU541
2726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1601              		.loc 1 2726 8 is_stmt 0 view .LVU542
 1602 000a 0368     		ldr	r3, [r0]
2726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1603              		.loc 1 2726 19 view .LVU543
 1604 000c 03F58053 		add	r3, r3, #4096
 1605 0010 9A69     		ldr	r2, [r3, #24]
2726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1606              		.loc 1 2726 28 view .LVU544
 1607 0012 42F48012 		orr	r2, r2, #1048576
 1608 0016 9A61     		str	r2, [r3, #24]
2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1609              		.loc 1 2730 3 is_stmt 1 view .LVU545
2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1610              		.loc 1 2730 17 is_stmt 0 view .LVU546
 1611 0018 0368     		ldr	r3, [r0]
2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1612              		.loc 1 2730 28 view .LVU547
 1613 001a 03F58053 		add	r3, r3, #4096
 1614 001e 9B69     		ldr	r3, [r3, #24]
2730:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 1615              		.loc 1 2730 10 view .LVU548
ARM GAS  /tmp/ccJAn5hv.s 			page 109


 1616 0020 0193     		str	r3, [sp, #4]
2731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 1617              		.loc 1 2731 3 is_stmt 1 view .LVU549
 1618 0022 0120     		movs	r0, #1
 1619              	.LVL120:
2731:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->DMAOMR = tmpreg;
 1620              		.loc 1 2731 3 is_stmt 0 view .LVU550
 1621 0024 FFF7FEFF 		bl	HAL_Delay
 1622              	.LVL121:
2732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1623              		.loc 1 2732 3 is_stmt 1 view .LVU551
2732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1624              		.loc 1 2732 8 is_stmt 0 view .LVU552
 1625 0028 2368     		ldr	r3, [r4]
2732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1626              		.loc 1 2732 28 view .LVU553
 1627 002a 019A     		ldr	r2, [sp, #4]
 1628 002c 03F58053 		add	r3, r3, #4096
 1629 0030 9A61     		str	r2, [r3, #24]
2733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1630              		.loc 1 2733 1 view .LVU554
 1631 0032 02B0     		add	sp, sp, #8
 1632              	.LCFI14:
 1633              		.cfi_def_cfa_offset 8
 1634              		@ sp needed
 1635 0034 10BD     		pop	{r4, pc}
2733:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1636              		.loc 1 2733 1 view .LVU555
 1637              		.cfi_endproc
 1638              	.LFE183:
 1640              		.section	.text.HAL_ETH_MspInit,"ax",%progbits
 1641              		.align	1
 1642              		.weak	HAL_ETH_MspInit
 1643              		.syntax unified
 1644              		.thumb
 1645              		.thumb_func
 1647              	HAL_ETH_MspInit:
 1648              	.LVL122:
 1649              	.LFB136:
 455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1650              		.loc 1 455 1 is_stmt 1 view -0
 1651              		.cfi_startproc
 1652              		@ args = 0, pretend = 0, frame = 0
 1653              		@ frame_needed = 0, uses_anonymous_args = 0
 1654              		@ link register save eliminated.
 457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1655              		.loc 1 457 3 view .LVU557
 461:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1656              		.loc 1 461 1 is_stmt 0 view .LVU558
 1657 0000 7047     		bx	lr
 1658              		.cfi_endproc
 1659              	.LFE136:
 1661              		.section	.text.HAL_ETH_Init,"ax",%progbits
 1662              		.align	1
 1663              		.global	HAL_ETH_Init
 1664              		.syntax unified
 1665              		.thumb
ARM GAS  /tmp/ccJAn5hv.s 			page 110


 1666              		.thumb_func
 1668              	HAL_ETH_Init:
 1669              	.LVL123:
 1670              	.LFB134:
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 1671              		.loc 1 336 1 is_stmt 1 view -0
 1672              		.cfi_startproc
 1673              		@ args = 0, pretend = 0, frame = 8
 1674              		@ frame_needed = 0, uses_anonymous_args = 0
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1675              		.loc 1 337 3 view .LVU560
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1676              		.loc 1 339 3 view .LVU561
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1677              		.loc 1 339 6 is_stmt 0 view .LVU562
 1678 0000 0028     		cmp	r0, #0
 1679 0002 57D0     		beq	.L99
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 1680              		.loc 1 336 1 view .LVU563
 1681 0004 30B5     		push	{r4, r5, lr}
 1682              	.LCFI15:
 1683              		.cfi_def_cfa_offset 12
 1684              		.cfi_offset 4, -12
 1685              		.cfi_offset 5, -8
 1686              		.cfi_offset 14, -4
 1687 0006 83B0     		sub	sp, sp, #12
 1688              	.LCFI16:
 1689              		.cfi_def_cfa_offset 24
 1690 0008 0446     		mov	r4, r0
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1691              		.loc 1 343 3 is_stmt 1 view .LVU564
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1692              		.loc 1 343 11 is_stmt 0 view .LVU565
 1693 000a D0F88430 		ldr	r3, [r0, #132]
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1694              		.loc 1 343 6 view .LVU566
 1695 000e 002B     		cmp	r3, #0
 1696 0010 34D0     		beq	.L104
 1697              	.LVL124:
 1698              	.L96:
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1699              		.loc 1 365 3 is_stmt 1 view .LVU567
 1700              	.LBB30:
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1701              		.loc 1 365 3 view .LVU568
 1702 0012 0023     		movs	r3, #0
 1703 0014 0193     		str	r3, [sp, #4]
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1704              		.loc 1 365 3 view .LVU569
 1705 0016 284B     		ldr	r3, .L106
 1706 0018 5A6C     		ldr	r2, [r3, #68]
 1707 001a 42F48042 		orr	r2, r2, #16384
 1708 001e 5A64     		str	r2, [r3, #68]
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1709              		.loc 1 365 3 view .LVU570
 1710 0020 5B6C     		ldr	r3, [r3, #68]
 1711 0022 03F48043 		and	r3, r3, #16384
ARM GAS  /tmp/ccJAn5hv.s 			page 111


 1712 0026 0193     		str	r3, [sp, #4]
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1713              		.loc 1 365 3 view .LVU571
 1714 0028 019B     		ldr	r3, [sp, #4]
 1715              	.LBE30:
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1716              		.loc 1 365 3 view .LVU572
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1717              		.loc 1 368 3 view .LVU573
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1718              		.loc 1 368 9 is_stmt 0 view .LVU574
 1719 002a 244B     		ldr	r3, .L106+4
 1720 002c 5A68     		ldr	r2, [r3, #4]
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 1721              		.loc 1 368 15 view .LVU575
 1722 002e 22F40002 		bic	r2, r2, #8388608
 1723 0032 5A60     		str	r2, [r3, #4]
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1724              		.loc 1 369 3 is_stmt 1 view .LVU576
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1725              		.loc 1 369 9 is_stmt 0 view .LVU577
 1726 0034 5A68     		ldr	r2, [r3, #4]
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1727              		.loc 1 369 38 view .LVU578
 1728 0036 A168     		ldr	r1, [r4, #8]
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Dummy read to sync SYSCFG with ETH */
 1729              		.loc 1 369 15 view .LVU579
 1730 0038 0A43     		orrs	r2, r2, r1
 1731 003a 5A60     		str	r2, [r3, #4]
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1732              		.loc 1 371 3 is_stmt 1 view .LVU580
 1733 003c 5B68     		ldr	r3, [r3, #4]
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1734              		.loc 1 376 3 view .LVU581
 1735 003e 2368     		ldr	r3, [r4]
 1736 0040 03F58053 		add	r3, r3, #4096
 1737 0044 1A68     		ldr	r2, [r3]
 1738 0046 42F00102 		orr	r2, r2, #1
 1739 004a 1A60     		str	r2, [r3]
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1740              		.loc 1 379 3 view .LVU582
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1741              		.loc 1 379 15 is_stmt 0 view .LVU583
 1742 004c FFF7FEFF 		bl	HAL_GetTick
 1743              	.LVL125:
 1744 0050 0546     		mov	r5, r0
 1745              	.LVL126:
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1746              		.loc 1 382 3 is_stmt 1 view .LVU584
 1747              	.L97:
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1748              		.loc 1 382 58 view .LVU585
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1749              		.loc 1 382 10 is_stmt 0 view .LVU586
 1750 0052 2368     		ldr	r3, [r4]
 1751 0054 03F58053 		add	r3, r3, #4096
 1752 0058 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccJAn5hv.s 			page 112


 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1753              		.loc 1 382 58 view .LVU587
 1754 005a 13F0010F 		tst	r3, #1
 1755 005e 13D0     		beq	.L105
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1756              		.loc 1 384 5 is_stmt 1 view .LVU588
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1757              		.loc 1 384 11 is_stmt 0 view .LVU589
 1758 0060 FFF7FEFF 		bl	HAL_GetTick
 1759              	.LVL127:
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1760              		.loc 1 384 25 view .LVU590
 1761 0064 401B     		subs	r0, r0, r5
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 1762              		.loc 1 384 8 view .LVU591
 1763 0066 B0F5FA7F 		cmp	r0, #500
 1764 006a F2D9     		bls	.L97
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 1765              		.loc 1 387 7 is_stmt 1 view .LVU592
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Set State as Error */
 1766              		.loc 1 387 23 is_stmt 0 view .LVU593
 1767 006c 0423     		movs	r3, #4
 1768 006e C4F88830 		str	r3, [r4, #136]
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 1769              		.loc 1 389 7 is_stmt 1 view .LVU594
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Return Error */
 1770              		.loc 1 389 20 is_stmt 0 view .LVU595
 1771 0072 E023     		movs	r3, #224
 1772 0074 C4F88430 		str	r3, [r4, #132]
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1773              		.loc 1 391 7 is_stmt 1 view .LVU596
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 1774              		.loc 1 391 14 is_stmt 0 view .LVU597
 1775 0078 0120     		movs	r0, #1
 1776 007a 19E0     		b	.L95
 1777              	.LVL128:
 1778              	.L104:
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1779              		.loc 1 345 5 is_stmt 1 view .LVU598
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1780              		.loc 1 345 18 is_stmt 0 view .LVU599
 1781 007c 2323     		movs	r3, #35
 1782 007e C0F88430 		str	r3, [r0, #132]
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1783              		.loc 1 360 5 is_stmt 1 view .LVU600
 1784 0082 FFF7FEFF 		bl	HAL_ETH_MspInit
 1785              	.LVL129:
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1786              		.loc 1 360 5 is_stmt 0 view .LVU601
 1787 0086 C4E7     		b	.L96
 1788              	.LVL130:
 1789              	.L105:
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1790              		.loc 1 397 3 is_stmt 1 view .LVU602
 1791 0088 2046     		mov	r0, r4
 1792 008a FFF7FEFF 		bl	ETH_MACDMAConfig
 1793              	.LVL131:
ARM GAS  /tmp/ccJAn5hv.s 			page 113


 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1794              		.loc 1 401 3 view .LVU603
 1795 008e 2046     		mov	r0, r4
 1796 0090 FFF7FEFF 		bl	ETH_DMATxDescListInit
 1797              	.LVL132:
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1798              		.loc 1 404 3 view .LVU604
 1799 0094 2046     		mov	r0, r4
 1800 0096 FFF7FEFF 		bl	ETH_DMARxDescListInit
 1801              	.LVL133:
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1802              		.loc 1 407 3 view .LVU605
 1803 009a 6268     		ldr	r2, [r4, #4]
 1804 009c 0021     		movs	r1, #0
 1805 009e 2046     		mov	r0, r4
 1806 00a0 FFF7FEFF 		bl	ETH_MACAddressConfig
 1807              	.LVL134:
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 1808              		.loc 1 409 3 view .LVU606
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   heth->gState = HAL_ETH_STATE_READY;
 1809              		.loc 1 409 19 is_stmt 0 view .LVU607
 1810 00a4 0020     		movs	r0, #0
 1811 00a6 C4F88800 		str	r0, [r4, #136]
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1812              		.loc 1 410 3 is_stmt 1 view .LVU608
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1813              		.loc 1 410 16 is_stmt 0 view .LVU609
 1814 00aa 1023     		movs	r3, #16
 1815 00ac C4F88430 		str	r3, [r4, #132]
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1816              		.loc 1 412 3 is_stmt 1 view .LVU610
 1817              	.L95:
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1818              		.loc 1 413 1 is_stmt 0 view .LVU611
 1819 00b0 03B0     		add	sp, sp, #12
 1820              	.LCFI17:
 1821              		.cfi_def_cfa_offset 12
 1822              		@ sp needed
 1823 00b2 30BD     		pop	{r4, r5, pc}
 1824              	.LVL135:
 1825              	.L99:
 1826              	.LCFI18:
 1827              		.cfi_def_cfa_offset 0
 1828              		.cfi_restore 4
 1829              		.cfi_restore 5
 1830              		.cfi_restore 14
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1831              		.loc 1 341 12 view .LVU612
 1832 00b4 0120     		movs	r0, #1
 1833              	.LVL136:
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1834              		.loc 1 413 1 view .LVU613
 1835 00b6 7047     		bx	lr
 1836              	.L107:
 1837              		.align	2
 1838              	.L106:
 1839 00b8 00380240 		.word	1073887232
ARM GAS  /tmp/ccJAn5hv.s 			page 114


 1840 00bc 00380140 		.word	1073821696
 1841              		.cfi_endproc
 1842              	.LFE134:
 1844              		.section	.text.HAL_ETH_MspDeInit,"ax",%progbits
 1845              		.align	1
 1846              		.weak	HAL_ETH_MspDeInit
 1847              		.syntax unified
 1848              		.thumb
 1849              		.thumb_func
 1851              	HAL_ETH_MspDeInit:
 1852              	.LVL137:
 1853              	.LFB137:
 470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 1854              		.loc 1 470 1 is_stmt 1 view -0
 1855              		.cfi_startproc
 1856              		@ args = 0, pretend = 0, frame = 0
 1857              		@ frame_needed = 0, uses_anonymous_args = 0
 1858              		@ link register save eliminated.
 472:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 1859              		.loc 1 472 3 view .LVU615
 476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1860              		.loc 1 476 1 is_stmt 0 view .LVU616
 1861 0000 7047     		bx	lr
 1862              		.cfi_endproc
 1863              	.LFE137:
 1865              		.section	.text.HAL_ETH_DeInit,"ax",%progbits
 1866              		.align	1
 1867              		.global	HAL_ETH_DeInit
 1868              		.syntax unified
 1869              		.thumb
 1870              		.thumb_func
 1872              	HAL_ETH_DeInit:
 1873              	.LVL138:
 1874              	.LFB135:
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1875              		.loc 1 422 1 is_stmt 1 view -0
 1876              		.cfi_startproc
 1877              		@ args = 0, pretend = 0, frame = 0
 1878              		@ frame_needed = 0, uses_anonymous_args = 0
 422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set the ETH peripheral state to BUSY */
 1879              		.loc 1 422 1 is_stmt 0 view .LVU618
 1880 0000 10B5     		push	{r4, lr}
 1881              	.LCFI19:
 1882              		.cfi_def_cfa_offset 8
 1883              		.cfi_offset 4, -8
 1884              		.cfi_offset 14, -4
 1885 0002 0446     		mov	r4, r0
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1886              		.loc 1 424 3 is_stmt 1 view .LVU619
 424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1887              		.loc 1 424 16 is_stmt 0 view .LVU620
 1888 0004 2323     		movs	r3, #35
 1889 0006 C0F88430 		str	r3, [r0, #132]
 437:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1890              		.loc 1 437 3 is_stmt 1 view .LVU621
 1891 000a FFF7FEFF 		bl	HAL_ETH_MspDeInit
 1892              	.LVL139:
ARM GAS  /tmp/ccJAn5hv.s 			page 115


 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1893              		.loc 1 442 3 view .LVU622
 442:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1894              		.loc 1 442 16 is_stmt 0 view .LVU623
 1895 000e 0020     		movs	r0, #0
 1896 0010 C4F88400 		str	r0, [r4, #132]
 445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 1897              		.loc 1 445 3 is_stmt 1 view .LVU624
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1898              		.loc 1 446 1 is_stmt 0 view .LVU625
 1899 0014 10BD     		pop	{r4, pc}
 446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1900              		.loc 1 446 1 view .LVU626
 1901              		.cfi_endproc
 1902              	.LFE135:
 1904              		.section	.text.HAL_ETH_Start,"ax",%progbits
 1905              		.align	1
 1906              		.global	HAL_ETH_Start
 1907              		.syntax unified
 1908              		.thumb
 1909              		.thumb_func
 1911              	HAL_ETH_Start:
 1912              	.LVL140:
 1913              	.LFB138:
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1914              		.loc 1 697 1 is_stmt 1 view -0
 1915              		.cfi_startproc
 1916              		@ args = 0, pretend = 0, frame = 0
 1917              		@ frame_needed = 0, uses_anonymous_args = 0
 698:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1918              		.loc 1 698 3 view .LVU628
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1919              		.loc 1 700 3 view .LVU629
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1920              		.loc 1 700 11 is_stmt 0 view .LVU630
 1921 0000 D0F88430 		ldr	r3, [r0, #132]
 700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 1922              		.loc 1 700 6 view .LVU631
 1923 0004 102B     		cmp	r3, #16
 1924 0006 01D0     		beq	.L118
 743:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 1925              		.loc 1 743 12 view .LVU632
 1926 0008 0120     		movs	r0, #1
 1927              	.LVL141:
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1928              		.loc 1 745 1 view .LVU633
 1929 000a 7047     		bx	lr
 1930              	.LVL142:
 1931              	.L118:
 697:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 1932              		.loc 1 697 1 view .LVU634
 1933 000c 70B5     		push	{r4, r5, r6, lr}
 1934              	.LCFI20:
 1935              		.cfi_def_cfa_offset 16
 1936              		.cfi_offset 4, -16
 1937              		.cfi_offset 5, -12
 1938              		.cfi_offset 6, -8
ARM GAS  /tmp/ccJAn5hv.s 			page 116


 1939              		.cfi_offset 14, -4
 1940 000e 0446     		mov	r4, r0
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1941              		.loc 1 702 5 is_stmt 1 view .LVU635
 702:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1942              		.loc 1 702 18 is_stmt 0 view .LVU636
 1943 0010 2325     		movs	r5, #35
 1944 0012 C0F88450 		str	r5, [r0, #132]
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1945              		.loc 1 705 5 is_stmt 1 view .LVU637
 705:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1946              		.loc 1 705 37 is_stmt 0 view .LVU638
 1947 0016 0423     		movs	r3, #4
 1948 0018 C366     		str	r3, [r0, #108]
 708:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1949              		.loc 1 708 5 is_stmt 1 view .LVU639
 1950 001a FFF7FEFF 		bl	ETH_UpdateDescriptor
 1951              	.LVL143:
 711:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1952              		.loc 1 711 5 view .LVU640
 1953 001e 2268     		ldr	r2, [r4]
 1954 0020 1368     		ldr	r3, [r2]
 1955 0022 43F00803 		orr	r3, r3, #8
 1956 0026 1360     		str	r3, [r2]
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1957              		.loc 1 715 5 view .LVU641
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1958              		.loc 1 715 20 is_stmt 0 view .LVU642
 1959 0028 2368     		ldr	r3, [r4]
 715:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1960              		.loc 1 715 13 view .LVU643
 1961 002a 1E68     		ldr	r6, [r3]
 1962              	.LVL144:
 716:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 1963              		.loc 1 716 5 is_stmt 1 view .LVU644
 1964 002c 0120     		movs	r0, #1
 1965 002e FFF7FEFF 		bl	HAL_Delay
 1966              	.LVL145:
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1967              		.loc 1 717 5 view .LVU645
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1968              		.loc 1 717 10 is_stmt 0 view .LVU646
 1969 0032 2368     		ldr	r3, [r4]
 717:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1970              		.loc 1 717 29 view .LVU647
 1971 0034 1E60     		str	r6, [r3]
 720:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1972              		.loc 1 720 5 is_stmt 1 view .LVU648
 1973 0036 2268     		ldr	r2, [r4]
 1974 0038 1368     		ldr	r3, [r2]
 1975 003a 43F00403 		orr	r3, r3, #4
 1976 003e 1360     		str	r3, [r2]
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1977              		.loc 1 724 5 view .LVU649
 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1978              		.loc 1 724 20 is_stmt 0 view .LVU650
 1979 0040 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccJAn5hv.s 			page 117


 724:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 1980              		.loc 1 724 13 view .LVU651
 1981 0042 1E68     		ldr	r6, [r3]
 1982              	.LVL146:
 725:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 1983              		.loc 1 725 5 is_stmt 1 view .LVU652
 1984 0044 0120     		movs	r0, #1
 1985 0046 FFF7FEFF 		bl	HAL_Delay
 1986              	.LVL147:
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1987              		.loc 1 726 5 view .LVU653
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1988              		.loc 1 726 10 is_stmt 0 view .LVU654
 1989 004a 2368     		ldr	r3, [r4]
 726:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1990              		.loc 1 726 29 view .LVU655
 1991 004c 1E60     		str	r6, [r3]
 729:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1992              		.loc 1 729 5 is_stmt 1 view .LVU656
 1993 004e 2046     		mov	r0, r4
 1994 0050 FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 1995              	.LVL148:
 732:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 1996              		.loc 1 732 5 view .LVU657
 1997 0054 2368     		ldr	r3, [r4]
 1998 0056 03F58053 		add	r3, r3, #4096
 1999 005a 9A69     		ldr	r2, [r3, #24]
 2000 005c 42F40052 		orr	r2, r2, #8192
 2001 0060 9A61     		str	r2, [r3, #24]
 735:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2002              		.loc 1 735 5 view .LVU658
 2003 0062 2368     		ldr	r3, [r4]
 2004 0064 03F58053 		add	r3, r3, #4096
 2005 0068 9A69     		ldr	r2, [r3, #24]
 2006 006a 42F00202 		orr	r2, r2, #2
 2007 006e 9A61     		str	r2, [r3, #24]
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2008              		.loc 1 737 5 view .LVU659
 737:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2009              		.loc 1 737 18 is_stmt 0 view .LVU660
 2010 0070 C4F88450 		str	r5, [r4, #132]
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2011              		.loc 1 739 5 is_stmt 1 view .LVU661
 739:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2012              		.loc 1 739 12 is_stmt 0 view .LVU662
 2013 0074 0020     		movs	r0, #0
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2014              		.loc 1 745 1 view .LVU663
 2015 0076 70BD     		pop	{r4, r5, r6, pc}
 745:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2016              		.loc 1 745 1 view .LVU664
 2017              		.cfi_endproc
 2018              	.LFE138:
 2020              		.section	.text.HAL_ETH_Start_IT,"ax",%progbits
 2021              		.align	1
 2022              		.global	HAL_ETH_Start_IT
 2023              		.syntax unified
ARM GAS  /tmp/ccJAn5hv.s 			page 118


 2024              		.thumb
 2025              		.thumb_func
 2027              	HAL_ETH_Start_IT:
 2028              	.LVL149:
 2029              	.LFB139:
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2030              		.loc 1 754 1 is_stmt 1 view -0
 2031              		.cfi_startproc
 2032              		@ args = 0, pretend = 0, frame = 0
 2033              		@ frame_needed = 0, uses_anonymous_args = 0
 754:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2034              		.loc 1 754 1 is_stmt 0 view .LVU666
 2035 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2036              	.LCFI21:
 2037              		.cfi_def_cfa_offset 24
 2038              		.cfi_offset 3, -24
 2039              		.cfi_offset 4, -20
 2040              		.cfi_offset 5, -16
 2041              		.cfi_offset 6, -12
 2042              		.cfi_offset 7, -8
 2043              		.cfi_offset 14, -4
 755:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2044              		.loc 1 755 3 is_stmt 1 view .LVU667
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2045              		.loc 1 757 3 view .LVU668
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2046              		.loc 1 757 11 is_stmt 0 view .LVU669
 2047 0002 D0F88430 		ldr	r3, [r0, #132]
 757:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2048              		.loc 1 757 6 view .LVU670
 2049 0006 102B     		cmp	r3, #16
 2050 0008 01D0     		beq	.L123
 820:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2051              		.loc 1 820 12 view .LVU671
 2052 000a 0120     		movs	r0, #1
 2053              	.LVL150:
 2054              	.L120:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2055              		.loc 1 822 1 view .LVU672
 2056 000c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2057              	.LVL151:
 2058              	.L123:
 822:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2059              		.loc 1 822 1 view .LVU673
 2060 000e 0446     		mov	r4, r0
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2061              		.loc 1 759 5 is_stmt 1 view .LVU674
 759:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2062              		.loc 1 759 18 is_stmt 0 view .LVU675
 2063 0010 2325     		movs	r5, #35
 2064 0012 C0F88450 		str	r5, [r0, #132]
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable MMC Interrupts */
 2065              		.loc 1 762 5 is_stmt 1 view .LVU676
 762:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Disable MMC Interrupts */
 2066              		.loc 1 762 29 is_stmt 0 view .LVU677
 2067 0016 0126     		movs	r6, #1
 2068 0018 8665     		str	r6, [r0, #88]
ARM GAS  /tmp/ccJAn5hv.s 			page 119


 764:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2069              		.loc 1 764 5 is_stmt 1 view .LVU678
 2070 001a 0268     		ldr	r2, [r0]
 2071 001c D36B     		ldr	r3, [r2, #60]
 2072 001e 43F40273 		orr	r3, r3, #520
 2073 0022 D363     		str	r3, [r2, #60]
 767:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ETH_MMCRIMR_RFCEM);
 2074              		.loc 1 767 5 view .LVU679
 2075 0024 0268     		ldr	r2, [r0]
 2076 0026 D2F80C31 		ldr	r3, [r2, #268]
 2077 002a 43F40033 		orr	r3, r3, #131072
 2078 002e 43F06003 		orr	r3, r3, #96
 2079 0032 C2F80C31 		str	r3, [r2, #268]
 771:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****             ETH_MMCTIMR_TGFSCM);
 2080              		.loc 1 771 5 view .LVU680
 2081 0036 0268     		ldr	r2, [r0]
 2082 0038 D2F81031 		ldr	r3, [r2, #272]
 2083 003c 43F40313 		orr	r3, r3, #2146304
 2084 0040 C2F81031 		str	r3, [r2, #272]
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2085              		.loc 1 775 5 view .LVU681
 775:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2086              		.loc 1 775 37 is_stmt 0 view .LVU682
 2087 0044 0423     		movs	r3, #4
 2088 0046 C366     		str	r3, [r0, #108]
 778:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2089              		.loc 1 778 5 is_stmt 1 view .LVU683
 2090 0048 FFF7FEFF 		bl	ETH_UpdateDescriptor
 2091              	.LVL152:
 781:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2092              		.loc 1 781 5 view .LVU684
 2093 004c 2268     		ldr	r2, [r4]
 2094 004e 1368     		ldr	r3, [r2]
 2095 0050 43F00803 		orr	r3, r3, #8
 2096 0054 1360     		str	r3, [r2]
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2097              		.loc 1 785 5 view .LVU685
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2098              		.loc 1 785 20 is_stmt 0 view .LVU686
 2099 0056 2368     		ldr	r3, [r4]
 785:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2100              		.loc 1 785 13 view .LVU687
 2101 0058 1F68     		ldr	r7, [r3]
 2102              	.LVL153:
 786:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2103              		.loc 1 786 5 is_stmt 1 view .LVU688
 2104 005a 3046     		mov	r0, r6
 2105 005c FFF7FEFF 		bl	HAL_Delay
 2106              	.LVL154:
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2107              		.loc 1 787 5 view .LVU689
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2108              		.loc 1 787 10 is_stmt 0 view .LVU690
 2109 0060 2368     		ldr	r3, [r4]
 787:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2110              		.loc 1 787 29 view .LVU691
 2111 0062 1F60     		str	r7, [r3]
ARM GAS  /tmp/ccJAn5hv.s 			page 120


 790:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2112              		.loc 1 790 5 is_stmt 1 view .LVU692
 2113 0064 2268     		ldr	r2, [r4]
 2114 0066 1368     		ldr	r3, [r2]
 2115 0068 43F00403 		orr	r3, r3, #4
 2116 006c 1360     		str	r3, [r2]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2117              		.loc 1 794 5 view .LVU693
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2118              		.loc 1 794 20 is_stmt 0 view .LVU694
 2119 006e 2368     		ldr	r3, [r4]
 794:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2120              		.loc 1 794 13 view .LVU695
 2121 0070 1F68     		ldr	r7, [r3]
 2122              	.LVL155:
 795:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2123              		.loc 1 795 5 is_stmt 1 view .LVU696
 2124 0072 3046     		mov	r0, r6
 2125 0074 FFF7FEFF 		bl	HAL_Delay
 2126              	.LVL156:
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2127              		.loc 1 796 5 view .LVU697
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2128              		.loc 1 796 10 is_stmt 0 view .LVU698
 2129 0078 2368     		ldr	r3, [r4]
 796:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2130              		.loc 1 796 29 view .LVU699
 2131 007a 1F60     		str	r7, [r3]
 799:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2132              		.loc 1 799 5 is_stmt 1 view .LVU700
 2133 007c 2046     		mov	r0, r4
 2134 007e FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2135              	.LVL157:
 802:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2136              		.loc 1 802 5 view .LVU701
 2137 0082 2368     		ldr	r3, [r4]
 2138 0084 03F58053 		add	r3, r3, #4096
 2139 0088 9A69     		ldr	r2, [r3, #24]
 2140 008a 42F40052 		orr	r2, r2, #8192
 2141 008e 9A61     		str	r2, [r3, #24]
 805:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2142              		.loc 1 805 5 view .LVU702
 2143 0090 2368     		ldr	r3, [r4]
 2144 0092 03F58053 		add	r3, r3, #4096
 2145 0096 9A69     		ldr	r2, [r3, #24]
 2146 0098 42F00202 		orr	r2, r2, #2
 2147 009c 9A61     		str	r2, [r3, #24]
 812:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 2148              		.loc 1 812 5 view .LVU703
 2149 009e 2268     		ldr	r2, [r4]
 2150 00a0 02F58052 		add	r2, r2, #4096
 2151 00a4 D369     		ldr	r3, [r2, #28]
 2152 00a6 43F4D033 		orr	r3, r3, #106496
 2153 00aa 43F0C103 		orr	r3, r3, #193
 2154 00ae D361     		str	r3, [r2, #28]
 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 2155              		.loc 1 815 5 view .LVU704
ARM GAS  /tmp/ccJAn5hv.s 			page 121


 815:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_OK;
 2156              		.loc 1 815 18 is_stmt 0 view .LVU705
 2157 00b0 C4F88450 		str	r5, [r4, #132]
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2158              		.loc 1 816 5 is_stmt 1 view .LVU706
 816:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2159              		.loc 1 816 12 is_stmt 0 view .LVU707
 2160 00b4 0020     		movs	r0, #0
 2161 00b6 A9E7     		b	.L120
 2162              		.cfi_endproc
 2163              	.LFE139:
 2165              		.section	.text.HAL_ETH_Stop,"ax",%progbits
 2166              		.align	1
 2167              		.global	HAL_ETH_Stop
 2168              		.syntax unified
 2169              		.thumb
 2170              		.thumb_func
 2172              	HAL_ETH_Stop:
 2173              	.LVL158:
 2174              	.LFB140:
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2175              		.loc 1 831 1 is_stmt 1 view -0
 2176              		.cfi_startproc
 2177              		@ args = 0, pretend = 0, frame = 0
 2178              		@ frame_needed = 0, uses_anonymous_args = 0
 831:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2179              		.loc 1 831 1 is_stmt 0 view .LVU709
 2180 0000 38B5     		push	{r3, r4, r5, lr}
 2181              	.LCFI22:
 2182              		.cfi_def_cfa_offset 16
 2183              		.cfi_offset 3, -16
 2184              		.cfi_offset 4, -12
 2185              		.cfi_offset 5, -8
 2186              		.cfi_offset 14, -4
 832:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2187              		.loc 1 832 3 is_stmt 1 view .LVU710
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2188              		.loc 1 834 3 view .LVU711
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2189              		.loc 1 834 11 is_stmt 0 view .LVU712
 2190 0002 D0F88430 		ldr	r3, [r0, #132]
 834:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2191              		.loc 1 834 6 view .LVU713
 2192 0006 232B     		cmp	r3, #35
 2193 0008 01D0     		beq	.L128
 873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2194              		.loc 1 873 12 view .LVU714
 2195 000a 0120     		movs	r0, #1
 2196              	.LVL159:
 2197              	.L125:
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2198              		.loc 1 875 1 view .LVU715
 2199 000c 38BD     		pop	{r3, r4, r5, pc}
 2200              	.LVL160:
 2201              	.L128:
 875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2202              		.loc 1 875 1 view .LVU716
ARM GAS  /tmp/ccJAn5hv.s 			page 122


 2203 000e 0446     		mov	r4, r0
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2204              		.loc 1 837 5 is_stmt 1 view .LVU717
 837:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2205              		.loc 1 837 18 is_stmt 0 view .LVU718
 2206 0010 C0F88430 		str	r3, [r0, #132]
 840:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2207              		.loc 1 840 5 is_stmt 1 view .LVU719
 2208 0014 0368     		ldr	r3, [r0]
 2209 0016 03F58053 		add	r3, r3, #4096
 2210 001a 9A69     		ldr	r2, [r3, #24]
 2211 001c 22F40052 		bic	r2, r2, #8192
 2212 0020 9A61     		str	r2, [r3, #24]
 843:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2213              		.loc 1 843 5 view .LVU720
 2214 0022 0368     		ldr	r3, [r0]
 2215 0024 03F58053 		add	r3, r3, #4096
 2216 0028 9A69     		ldr	r2, [r3, #24]
 2217 002a 22F00202 		bic	r2, r2, #2
 2218 002e 9A61     		str	r2, [r3, #24]
 846:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2219              		.loc 1 846 5 view .LVU721
 2220 0030 0268     		ldr	r2, [r0]
 2221 0032 1368     		ldr	r3, [r2]
 2222 0034 23F00403 		bic	r3, r3, #4
 2223 0038 1360     		str	r3, [r2]
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2224              		.loc 1 850 5 view .LVU722
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2225              		.loc 1 850 20 is_stmt 0 view .LVU723
 2226 003a 0368     		ldr	r3, [r0]
 850:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2227              		.loc 1 850 13 view .LVU724
 2228 003c 1D68     		ldr	r5, [r3]
 2229              	.LVL161:
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2230              		.loc 1 851 5 is_stmt 1 view .LVU725
 2231 003e 0120     		movs	r0, #1
 2232              	.LVL162:
 851:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2233              		.loc 1 851 5 is_stmt 0 view .LVU726
 2234 0040 FFF7FEFF 		bl	HAL_Delay
 2235              	.LVL163:
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2236              		.loc 1 852 5 is_stmt 1 view .LVU727
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2237              		.loc 1 852 10 is_stmt 0 view .LVU728
 2238 0044 2368     		ldr	r3, [r4]
 852:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2239              		.loc 1 852 29 view .LVU729
 2240 0046 1D60     		str	r5, [r3]
 855:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2241              		.loc 1 855 5 is_stmt 1 view .LVU730
 2242 0048 2046     		mov	r0, r4
 2243 004a FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2244              	.LVL164:
 858:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 123


 2245              		.loc 1 858 5 view .LVU731
 2246 004e 2268     		ldr	r2, [r4]
 2247 0050 1368     		ldr	r3, [r2]
 2248 0052 23F00803 		bic	r3, r3, #8
 2249 0056 1360     		str	r3, [r2]
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2250              		.loc 1 862 5 view .LVU732
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2251              		.loc 1 862 20 is_stmt 0 view .LVU733
 2252 0058 2368     		ldr	r3, [r4]
 862:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2253              		.loc 1 862 13 view .LVU734
 2254 005a 1D68     		ldr	r5, [r3]
 2255              	.LVL165:
 863:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2256              		.loc 1 863 5 is_stmt 1 view .LVU735
 2257 005c 0120     		movs	r0, #1
 2258 005e FFF7FEFF 		bl	HAL_Delay
 2259              	.LVL166:
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2260              		.loc 1 864 5 view .LVU736
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2261              		.loc 1 864 10 is_stmt 0 view .LVU737
 2262 0062 2368     		ldr	r3, [r4]
 864:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2263              		.loc 1 864 29 view .LVU738
 2264 0064 1D60     		str	r5, [r3]
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2265              		.loc 1 866 5 is_stmt 1 view .LVU739
 866:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2266              		.loc 1 866 18 is_stmt 0 view .LVU740
 2267 0066 1023     		movs	r3, #16
 2268 0068 C4F88430 		str	r3, [r4, #132]
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2269              		.loc 1 869 5 is_stmt 1 view .LVU741
 869:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2270              		.loc 1 869 12 is_stmt 0 view .LVU742
 2271 006c 0020     		movs	r0, #0
 2272 006e CDE7     		b	.L125
 2273              		.cfi_endproc
 2274              	.LFE140:
 2276              		.section	.text.HAL_ETH_Stop_IT,"ax",%progbits
 2277              		.align	1
 2278              		.global	HAL_ETH_Stop_IT
 2279              		.syntax unified
 2280              		.thumb
 2281              		.thumb_func
 2283              	HAL_ETH_Stop_IT:
 2284              	.LVL167:
 2285              	.LFB141:
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2286              		.loc 1 884 1 is_stmt 1 view -0
 2287              		.cfi_startproc
 2288              		@ args = 0, pretend = 0, frame = 0
 2289              		@ frame_needed = 0, uses_anonymous_args = 0
 884:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2290              		.loc 1 884 1 is_stmt 0 view .LVU744
ARM GAS  /tmp/ccJAn5hv.s 			page 124


 2291 0000 38B5     		push	{r3, r4, r5, lr}
 2292              	.LCFI23:
 2293              		.cfi_def_cfa_offset 16
 2294              		.cfi_offset 3, -16
 2295              		.cfi_offset 4, -12
 2296              		.cfi_offset 5, -8
 2297              		.cfi_offset 14, -4
 885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descindex;
 2298              		.loc 1 885 3 is_stmt 1 view .LVU745
 886:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 2299              		.loc 1 886 3 view .LVU746
 887:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2300              		.loc 1 887 3 view .LVU747
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2301              		.loc 1 889 3 view .LVU748
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2302              		.loc 1 889 11 is_stmt 0 view .LVU749
 2303 0002 D0F88430 		ldr	r3, [r0, #132]
 889:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2304              		.loc 1 889 6 view .LVU750
 2305 0006 232B     		cmp	r3, #35
 2306 0008 01D0     		beq	.L135
 941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2307              		.loc 1 941 12 view .LVU751
 2308 000a 0120     		movs	r0, #1
 2309              	.LVL168:
 2310              	.L130:
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2311              		.loc 1 943 1 view .LVU752
 2312 000c 38BD     		pop	{r3, r4, r5, pc}
 2313              	.LVL169:
 2314              	.L135:
 943:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2315              		.loc 1 943 1 view .LVU753
 2316 000e 0446     		mov	r4, r0
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2317              		.loc 1 892 5 is_stmt 1 view .LVU754
 892:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2318              		.loc 1 892 18 is_stmt 0 view .LVU755
 2319 0010 C0F88430 		str	r3, [r0, #132]
 894:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     ETH_DMAIER_FBEIE | ETH_DMAIER_AISE | ETH_DMAIER_RBUIE));
 2320              		.loc 1 894 5 is_stmt 1 view .LVU756
 2321 0014 0268     		ldr	r2, [r0]
 2322 0016 02F58052 		add	r2, r2, #4096
 2323 001a D369     		ldr	r3, [r2, #28]
 2324 001c 23F4D033 		bic	r3, r3, #106496
 2325 0020 23F0C103 		bic	r3, r3, #193
 2326 0024 D361     		str	r3, [r2, #28]
 898:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2327              		.loc 1 898 5 view .LVU757
 2328 0026 0368     		ldr	r3, [r0]
 2329 0028 03F58053 		add	r3, r3, #4096
 2330 002c 9A69     		ldr	r2, [r3, #24]
 2331 002e 22F40052 		bic	r2, r2, #8192
 2332 0032 9A61     		str	r2, [r3, #24]
 901:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2333              		.loc 1 901 5 view .LVU758
ARM GAS  /tmp/ccJAn5hv.s 			page 125


 2334 0034 0368     		ldr	r3, [r0]
 2335 0036 03F58053 		add	r3, r3, #4096
 2336 003a 9A69     		ldr	r2, [r3, #24]
 2337 003c 22F00202 		bic	r2, r2, #2
 2338 0040 9A61     		str	r2, [r3, #24]
 904:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2339              		.loc 1 904 5 view .LVU759
 2340 0042 0268     		ldr	r2, [r0]
 2341 0044 1368     		ldr	r3, [r2]
 2342 0046 23F00403 		bic	r3, r3, #4
 2343 004a 1360     		str	r3, [r2]
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2344              		.loc 1 909 5 view .LVU760
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2345              		.loc 1 909 20 is_stmt 0 view .LVU761
 2346 004c 0368     		ldr	r3, [r0]
 909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2347              		.loc 1 909 13 view .LVU762
 2348 004e 1D68     		ldr	r5, [r3]
 2349              	.LVL170:
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2350              		.loc 1 910 5 is_stmt 1 view .LVU763
 2351 0050 0120     		movs	r0, #1
 2352              	.LVL171:
 910:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
 2353              		.loc 1 910 5 is_stmt 0 view .LVU764
 2354 0052 FFF7FEFF 		bl	HAL_Delay
 2355              	.LVL172:
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2356              		.loc 1 911 5 is_stmt 1 view .LVU765
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2357              		.loc 1 911 10 is_stmt 0 view .LVU766
 2358 0056 2368     		ldr	r3, [r4]
 911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2359              		.loc 1 911 29 view .LVU767
 2360 0058 1D60     		str	r5, [r3]
 914:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2361              		.loc 1 914 5 is_stmt 1 view .LVU768
 2362 005a 2046     		mov	r0, r4
 2363 005c FFF7FEFF 		bl	ETH_FlushTransmitFIFO
 2364              	.LVL173:
 917:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2365              		.loc 1 917 5 view .LVU769
 2366 0060 2268     		ldr	r2, [r4]
 2367 0062 1368     		ldr	r3, [r2]
 2368 0064 23F00803 		bic	r3, r3, #8
 2369 0068 1360     		str	r3, [r2]
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2370              		.loc 1 921 5 view .LVU770
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2371              		.loc 1 921 20 is_stmt 0 view .LVU771
 2372 006a 2368     		ldr	r3, [r4]
 921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 2373              		.loc 1 921 13 view .LVU772
 2374 006c 1D68     		ldr	r5, [r3]
 2375              	.LVL174:
 922:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACCR = tmpreg1;
ARM GAS  /tmp/ccJAn5hv.s 			page 126


 2376              		.loc 1 922 5 is_stmt 1 view .LVU773
 2377 006e 0120     		movs	r0, #1
 2378 0070 FFF7FEFF 		bl	HAL_Delay
 2379              	.LVL175:
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2380              		.loc 1 923 5 view .LVU774
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2381              		.loc 1 923 10 is_stmt 0 view .LVU775
 2382 0074 2368     		ldr	r3, [r4]
 923:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2383              		.loc 1 923 29 view .LVU776
 2384 0076 1D60     		str	r5, [r3]
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2385              		.loc 1 926 5 is_stmt 1 view .LVU777
 2386              	.LVL176:
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2387              		.loc 1 926 20 is_stmt 0 view .LVU778
 2388 0078 0023     		movs	r3, #0
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2389              		.loc 1 926 5 view .LVU779
 2390 007a 08E0     		b	.L131
 2391              	.LVL177:
 2392              	.L132:
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 2393              		.loc 1 928 7 is_stmt 1 discriminator 3 view .LVU780
 928:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       SET_BIT(dmarxdesc->DESC1, ETH_DMARXDESC_DIC);
 2394              		.loc 1 928 64 is_stmt 0 discriminator 3 view .LVU781
 2395 007c 03F11202 		add	r2, r3, #18
 2396 0080 54F82210 		ldr	r1, [r4, r2, lsl #2]
 2397              	.LVL178:
 929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2398              		.loc 1 929 7 is_stmt 1 discriminator 3 view .LVU782
 2399 0084 4A68     		ldr	r2, [r1, #4]
 2400 0086 42F00042 		orr	r2, r2, #-2147483648
 2401 008a 4A60     		str	r2, [r1, #4]
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2402              		.loc 1 926 73 discriminator 3 view .LVU783
 2403 008c 0133     		adds	r3, r3, #1
 2404              	.LVL179:
 2405              	.L131:
 926:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2406              		.loc 1 926 35 discriminator 1 view .LVU784
 2407 008e 032B     		cmp	r3, #3
 2408 0090 F4D9     		bls	.L132
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2409              		.loc 1 932 5 view .LVU785
 932:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2410              		.loc 1 932 29 is_stmt 0 view .LVU786
 2411 0092 0020     		movs	r0, #0
 2412 0094 A065     		str	r0, [r4, #88]
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2413              		.loc 1 934 5 is_stmt 1 view .LVU787
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2414              		.loc 1 934 18 is_stmt 0 view .LVU788
 2415 0096 1023     		movs	r3, #16
 2416              	.LVL180:
 934:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 127


 2417              		.loc 1 934 18 view .LVU789
 2418 0098 C4F88430 		str	r3, [r4, #132]
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2419              		.loc 1 937 5 is_stmt 1 view .LVU790
 937:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2420              		.loc 1 937 12 is_stmt 0 view .LVU791
 2421 009c B6E7     		b	.L130
 2422              		.cfi_endproc
 2423              	.LFE141:
 2425              		.section	.text.HAL_ETH_Transmit,"ax",%progbits
 2426              		.align	1
 2427              		.global	HAL_ETH_Transmit
 2428              		.syntax unified
 2429              		.thumb
 2430              		.thumb_func
 2432              	HAL_ETH_Transmit:
 2433              	.LVL181:
 2434              	.LFB142:
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 2435              		.loc 1 954 1 is_stmt 1 view -0
 2436              		.cfi_startproc
 2437              		@ args = 0, pretend = 0, frame = 0
 2438              		@ frame_needed = 0, uses_anonymous_args = 0
 954:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 2439              		.loc 1 954 1 is_stmt 0 view .LVU793
 2440 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2441              	.LCFI24:
 2442              		.cfi_def_cfa_offset 24
 2443              		.cfi_offset 3, -24
 2444              		.cfi_offset 4, -20
 2445              		.cfi_offset 5, -16
 2446              		.cfi_offset 6, -12
 2447              		.cfi_offset 7, -8
 2448              		.cfi_offset 14, -4
 2449 0002 0446     		mov	r4, r0
 955:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmatxdesc;
 2450              		.loc 1 955 3 is_stmt 1 view .LVU794
 956:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2451              		.loc 1 956 3 view .LVU795
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2452              		.loc 1 958 3 view .LVU796
 958:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2453              		.loc 1 958 6 is_stmt 0 view .LVU797
 2454 0004 31B1     		cbz	r1, .L148
 2455 0006 1546     		mov	r5, r2
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2456              		.loc 1 964 3 is_stmt 1 view .LVU798
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2457              		.loc 1 964 11 is_stmt 0 view .LVU799
 2458 0008 D4F88430 		ldr	r3, [r4, #132]
 964:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2459              		.loc 1 964 6 view .LVU800
 2460 000c 232B     		cmp	r3, #35
 2461 000e 09D0     		beq	.L149
1017:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2462              		.loc 1 1017 12 view .LVU801
 2463 0010 0120     		movs	r0, #1
ARM GAS  /tmp/ccJAn5hv.s 			page 128


 2464              	.LVL182:
 2465              	.L138:
1019:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2466              		.loc 1 1019 1 view .LVU802
 2467 0012 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2468              	.LVL183:
 2469              	.L148:
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2470              		.loc 1 960 5 is_stmt 1 view .LVU803
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2471              		.loc 1 960 9 is_stmt 0 view .LVU804
 2472 0014 D0F88830 		ldr	r3, [r0, #136]
 960:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2473              		.loc 1 960 21 view .LVU805
 2474 0018 43F00103 		orr	r3, r3, #1
 2475 001c C0F88830 		str	r3, [r0, #136]
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2476              		.loc 1 961 5 is_stmt 1 view .LVU806
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2477              		.loc 1 961 12 is_stmt 0 view .LVU807
 2478 0020 0120     		movs	r0, #1
 2479              	.LVL184:
 961:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2480              		.loc 1 961 12 view .LVU808
 2481 0022 F6E7     		b	.L138
 2482              	.LVL185:
 2483              	.L149:
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2484              		.loc 1 967 5 is_stmt 1 view .LVU809
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2485              		.loc 1 967 9 is_stmt 0 view .LVU810
 2486 0024 0022     		movs	r2, #0
 2487              	.LVL186:
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2488              		.loc 1 967 9 view .LVU811
 2489 0026 2046     		mov	r0, r4
 2490              	.LVL187:
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2491              		.loc 1 967 9 view .LVU812
 2492 0028 FFF7FEFF 		bl	ETH_Prepare_Tx_Descriptors
 2493              	.LVL188:
 967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2494              		.loc 1 967 8 view .LVU813
 2495 002c 0028     		cmp	r0, #0
 2496 002e 35D1     		bne	.L150
 975:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2497              		.loc 1 975 5 is_stmt 1 view .LVU814
 2498              	.LBB31:
 2499              	.LBI31:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2500              		.loc 2 269 27 view .LVU815
 2501              	.LBB32:
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2502              		.loc 2 271 3 view .LVU816
 2503              		.syntax unified
 2504              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2505 0030 BFF34F8F 		dsb 0xF
ARM GAS  /tmp/ccJAn5hv.s 			page 129


 2506              	@ 0 "" 2
 2507              		.thumb
 2508              		.syntax unified
 2509              	.LBE32:
 2510              	.LBE31:
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2511              		.loc 1 977 5 view .LVU817
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2512              		.loc 1 977 83 is_stmt 0 view .LVU818
 2513 0034 A36A     		ldr	r3, [r4, #40]
 977:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2514              		.loc 1 977 66 view .LVU819
 2515 0036 9A1D     		adds	r2, r3, #6
 2516 0038 54F82260 		ldr	r6, [r4, r2, lsl #2]
 2517              	.LVL189:
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2518              		.loc 1 980 5 is_stmt 1 view .LVU820
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2519              		.loc 1 980 5 view .LVU821
 2520 003c 5A1C     		adds	r2, r3, #1
 2521 003e A262     		str	r2, [r4, #40]
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2522              		.loc 1 980 5 view .LVU822
 2523 0040 032A     		cmp	r2, #3
 2524 0042 01D9     		bls	.L140
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2525              		.loc 1 980 5 discriminator 1 view .LVU823
 2526 0044 033B     		subs	r3, r3, #3
 2527 0046 A362     		str	r3, [r4, #40]
 2528              	.L140:
 980:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2529              		.loc 1 980 5 discriminator 3 view .LVU824
 984:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2530              		.loc 1 984 5 discriminator 3 view .LVU825
 2531 0048 A26A     		ldr	r2, [r4, #40]
 2532 004a 2368     		ldr	r3, [r4]
 2533 004c 0632     		adds	r2, r2, #6
 2534 004e 54F82220 		ldr	r2, [r4, r2, lsl #2]
 2535 0052 03F58053 		add	r3, r3, #4096
 2536 0056 5A60     		str	r2, [r3, #4]
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2537              		.loc 1 986 5 discriminator 3 view .LVU826
 986:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2538              		.loc 1 986 17 is_stmt 0 discriminator 3 view .LVU827
 2539 0058 FFF7FEFF 		bl	HAL_GetTick
 2540              	.LVL190:
 2541 005c 0746     		mov	r7, r0
 2542              	.LVL191:
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2543              		.loc 1 989 5 is_stmt 1 discriminator 3 view .LVU828
 2544              	.L143:
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2545              		.loc 1 989 51 view .LVU829
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2546              		.loc 1 989 22 is_stmt 0 view .LVU830
 2547 005e 3368     		ldr	r3, [r6]
 989:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
ARM GAS  /tmp/ccJAn5hv.s 			page 130


 2548              		.loc 1 989 51 view .LVU831
 2549 0060 002B     		cmp	r3, #0
 2550 0062 30DA     		bge	.L151
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2551              		.loc 1 991 7 is_stmt 1 view .LVU832
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2552              		.loc 1 991 16 is_stmt 0 view .LVU833
 2553 0064 2368     		ldr	r3, [r4]
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2554              		.loc 1 991 26 view .LVU834
 2555 0066 03F58052 		add	r2, r3, #4096
 2556 006a 5269     		ldr	r2, [r2, #20]
 991:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2557              		.loc 1 991 10 view .LVU835
 2558 006c 12F4005F 		tst	r2, #8192
 2559 0070 1CD1     		bne	.L152
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2560              		.loc 1 1000 7 is_stmt 1 view .LVU836
1000:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2561              		.loc 1 1000 10 is_stmt 0 view .LVU837
 2562 0072 B5F1FF3F 		cmp	r5, #-1
 2563 0076 F2D0     		beq	.L143
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2564              		.loc 1 1002 9 is_stmt 1 view .LVU838
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2565              		.loc 1 1002 15 is_stmt 0 view .LVU839
 2566 0078 FFF7FEFF 		bl	HAL_GetTick
 2567              	.LVL192:
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2568              		.loc 1 1002 29 view .LVU840
 2569 007c C01B     		subs	r0, r0, r7
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2570              		.loc 1 1002 12 view .LVU841
 2571 007e A842     		cmp	r0, r5
 2572 0080 01D8     		bhi	.L144
1002:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         {
 2573              		.loc 1 1002 53 discriminator 1 view .LVU842
 2574 0082 002D     		cmp	r5, #0
 2575 0084 EBD1     		bne	.L143
 2576              	.L144:
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2577              		.loc 1 1004 11 is_stmt 1 view .LVU843
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2578              		.loc 1 1004 15 is_stmt 0 view .LVU844
 2579 0086 D4F88830 		ldr	r3, [r4, #136]
1004:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           /* Clear TX descriptor so that we can proceed */
 2580              		.loc 1 1004 27 view .LVU845
 2581 008a 43F00403 		orr	r3, r3, #4
 2582 008e C4F88830 		str	r3, [r4, #136]
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
 2583              		.loc 1 1006 11 is_stmt 1 view .LVU846
1006:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****           return HAL_ERROR;
 2584              		.loc 1 1006 28 is_stmt 0 view .LVU847
 2585 0092 4FF04053 		mov	r3, #805306368
 2586 0096 3360     		str	r3, [r6]
1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         }
 2587              		.loc 1 1007 11 is_stmt 1 view .LVU848
ARM GAS  /tmp/ccJAn5hv.s 			page 131


1007:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         }
 2588              		.loc 1 1007 18 is_stmt 0 view .LVU849
 2589 0098 0120     		movs	r0, #1
 2590 009a BAE7     		b	.L138
 2591              	.LVL193:
 2592              	.L150:
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2593              		.loc 1 970 7 is_stmt 1 view .LVU850
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2594              		.loc 1 970 11 is_stmt 0 view .LVU851
 2595 009c D4F88830 		ldr	r3, [r4, #136]
 970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2596              		.loc 1 970 23 view .LVU852
 2597 00a0 43F00203 		orr	r3, r3, #2
 2598 00a4 C4F88830 		str	r3, [r4, #136]
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2599              		.loc 1 971 7 is_stmt 1 view .LVU853
 971:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2600              		.loc 1 971 14 is_stmt 0 view .LVU854
 2601 00a8 0120     		movs	r0, #1
 2602 00aa B2E7     		b	.L138
 2603              	.LVL194:
 2604              	.L152:
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2605              		.loc 1 993 9 is_stmt 1 view .LVU855
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2606              		.loc 1 993 13 is_stmt 0 view .LVU856
 2607 00ac D4F88820 		ldr	r2, [r4, #136]
 993:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->DMAErrorCode = heth->Instance->DMASR;
 2608              		.loc 1 993 25 view .LVU857
 2609 00b0 42F00802 		orr	r2, r2, #8
 2610 00b4 C4F88820 		str	r2, [r4, #136]
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2611              		.loc 1 994 9 is_stmt 1 view .LVU858
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2612              		.loc 1 994 44 is_stmt 0 view .LVU859
 2613 00b8 03F58053 		add	r3, r3, #4096
 2614 00bc 5B69     		ldr	r3, [r3, #20]
 994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         /* Return function status */
 2615              		.loc 1 994 28 view .LVU860
 2616 00be C4F88C30 		str	r3, [r4, #140]
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2617              		.loc 1 996 9 is_stmt 1 view .LVU861
 996:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2618              		.loc 1 996 16 is_stmt 0 view .LVU862
 2619 00c2 0120     		movs	r0, #1
 2620 00c4 A5E7     		b	.L138
 2621              	.L151:
1013:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2622              		.loc 1 1013 12 view .LVU863
 2623 00c6 0020     		movs	r0, #0
 2624 00c8 A3E7     		b	.L138
 2625              		.cfi_endproc
 2626              	.LFE142:
 2628              		.section	.text.HAL_ETH_Transmit_IT,"ax",%progbits
 2629              		.align	1
 2630              		.global	HAL_ETH_Transmit_IT
ARM GAS  /tmp/ccJAn5hv.s 			page 132


 2631              		.syntax unified
 2632              		.thumb
 2633              		.thumb_func
 2635              	HAL_ETH_Transmit_IT:
 2636              	.LVL195:
 2637              	.LFB143:
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 2638              		.loc 1 1029 1 is_stmt 1 view -0
 2639              		.cfi_startproc
 2640              		@ args = 0, pretend = 0, frame = 0
 2641              		@ frame_needed = 0, uses_anonymous_args = 0
1029:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pTxConfig == NULL)
 2642              		.loc 1 1029 1 is_stmt 0 view .LVU865
 2643 0000 10B5     		push	{r4, lr}
 2644              	.LCFI25:
 2645              		.cfi_def_cfa_offset 8
 2646              		.cfi_offset 4, -8
 2647              		.cfi_offset 14, -4
 2648 0002 0446     		mov	r4, r0
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2649              		.loc 1 1030 3 is_stmt 1 view .LVU866
1030:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2650              		.loc 1 1030 6 is_stmt 0 view .LVU867
 2651 0004 29B1     		cbz	r1, .L161
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2652              		.loc 1 1036 3 is_stmt 1 view .LVU868
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2653              		.loc 1 1036 11 is_stmt 0 view .LVU869
 2654 0006 D4F88430 		ldr	r3, [r4, #132]
1036:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2655              		.loc 1 1036 6 view .LVU870
 2656 000a 232B     		cmp	r3, #35
 2657 000c 09D0     		beq	.L162
1069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2658              		.loc 1 1069 12 view .LVU871
 2659 000e 0120     		movs	r0, #1
 2660              	.LVL196:
 2661              	.L155:
1071:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2662              		.loc 1 1071 1 view .LVU872
 2663 0010 10BD     		pop	{r4, pc}
 2664              	.LVL197:
 2665              	.L161:
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2666              		.loc 1 1032 5 is_stmt 1 view .LVU873
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2667              		.loc 1 1032 9 is_stmt 0 view .LVU874
 2668 0012 D0F88830 		ldr	r3, [r0, #136]
1032:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2669              		.loc 1 1032 21 view .LVU875
 2670 0016 43F00103 		orr	r3, r3, #1
 2671 001a C0F88830 		str	r3, [r0, #136]
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2672              		.loc 1 1033 5 is_stmt 1 view .LVU876
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2673              		.loc 1 1033 12 is_stmt 0 view .LVU877
 2674 001e 0120     		movs	r0, #1
ARM GAS  /tmp/ccJAn5hv.s 			page 133


 2675              	.LVL198:
1033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2676              		.loc 1 1033 12 view .LVU878
 2677 0020 F6E7     		b	.L155
 2678              	.LVL199:
 2679              	.L162:
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2680              		.loc 1 1039 5 is_stmt 1 view .LVU879
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2681              		.loc 1 1039 66 is_stmt 0 view .LVU880
 2682 0022 4B6B     		ldr	r3, [r1, #52]
1039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2683              		.loc 1 1039 43 view .LVU881
 2684 0024 E363     		str	r3, [r4, #60]
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2685              		.loc 1 1042 5 is_stmt 1 view .LVU882
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2686              		.loc 1 1042 9 is_stmt 0 view .LVU883
 2687 0026 0122     		movs	r2, #1
 2688 0028 2046     		mov	r0, r4
 2689              	.LVL200:
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2690              		.loc 1 1042 9 view .LVU884
 2691 002a FFF7FEFF 		bl	ETH_Prepare_Tx_Descriptors
 2692              	.LVL201:
1042:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2693              		.loc 1 1042 8 view .LVU885
 2694 002e 38B1     		cbz	r0, .L156
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2695              		.loc 1 1044 7 is_stmt 1 view .LVU886
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2696              		.loc 1 1044 11 is_stmt 0 view .LVU887
 2697 0030 D4F88830 		ldr	r3, [r4, #136]
1044:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       return HAL_ERROR;
 2698              		.loc 1 1044 23 view .LVU888
 2699 0034 43F00203 		orr	r3, r3, #2
 2700 0038 C4F88830 		str	r3, [r4, #136]
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2701              		.loc 1 1045 7 is_stmt 1 view .LVU889
1045:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2702              		.loc 1 1045 14 is_stmt 0 view .LVU890
 2703 003c 0120     		movs	r0, #1
 2704 003e E7E7     		b	.L155
 2705              	.L156:
1049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2706              		.loc 1 1049 5 is_stmt 1 view .LVU891
 2707              	.LBB33:
 2708              	.LBI33:
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2709              		.loc 2 269 27 view .LVU892
 2710              	.LBB34:
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 2711              		.loc 2 271 3 view .LVU893
 2712              		.syntax unified
 2713              	@ 271 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2714 0040 BFF34F8F 		dsb 0xF
 2715              	@ 0 "" 2
ARM GAS  /tmp/ccJAn5hv.s 			page 134


 2716              		.thumb
 2717              		.syntax unified
 2718              	.LBE34:
 2719              	.LBE33:
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2720              		.loc 1 1052 5 view .LVU894
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2721              		.loc 1 1052 5 view .LVU895
 2722 0044 A36A     		ldr	r3, [r4, #40]
 2723 0046 5A1C     		adds	r2, r3, #1
 2724 0048 A262     		str	r2, [r4, #40]
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2725              		.loc 1 1052 5 view .LVU896
 2726 004a 032A     		cmp	r2, #3
 2727 004c 01D9     		bls	.L157
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2728              		.loc 1 1052 5 discriminator 1 view .LVU897
 2729 004e 033B     		subs	r3, r3, #3
 2730 0050 A362     		str	r3, [r4, #40]
 2731              	.L157:
1052:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2732              		.loc 1 1052 5 discriminator 3 view .LVU898
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2733              		.loc 1 1056 5 discriminator 3 view .LVU899
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2734              		.loc 1 1056 15 is_stmt 0 discriminator 3 view .LVU900
 2735 0052 2368     		ldr	r3, [r4]
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2736              		.loc 1 1056 26 discriminator 3 view .LVU901
 2737 0054 03F58052 		add	r2, r3, #4096
 2738 0058 5269     		ldr	r2, [r2, #20]
1056:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2739              		.loc 1 1056 8 discriminator 3 view .LVU902
 2740 005a 12F0040F 		tst	r2, #4
 2741 005e 08D0     		beq	.L158
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
 2742              		.loc 1 1059 7 is_stmt 1 view .LVU903
1059:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Resume DMA transmission*/
 2743              		.loc 1 1059 31 is_stmt 0 view .LVU904
 2744 0060 03F58053 		add	r3, r3, #4096
 2745 0064 0422     		movs	r2, #4
 2746 0066 5A61     		str	r2, [r3, #20]
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2747              		.loc 1 1061 7 is_stmt 1 view .LVU905
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2748              		.loc 1 1061 12 is_stmt 0 view .LVU906
 2749 0068 2368     		ldr	r3, [r4]
1061:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2750              		.loc 1 1061 33 view .LVU907
 2751 006a 03F58053 		add	r3, r3, #4096
 2752 006e 0022     		movs	r2, #0
 2753 0070 5A60     		str	r2, [r3, #4]
 2754              	.L158:
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2755              		.loc 1 1064 5 is_stmt 1 view .LVU908
1064:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2756              		.loc 1 1064 12 is_stmt 0 view .LVU909
ARM GAS  /tmp/ccJAn5hv.s 			page 135


 2757 0072 0020     		movs	r0, #0
 2758 0074 CCE7     		b	.L155
 2759              		.cfi_endproc
 2760              	.LFE143:
 2762              		.section	.text.HAL_ETH_ReadData,"ax",%progbits
 2763              		.align	1
 2764              		.global	HAL_ETH_ReadData
 2765              		.syntax unified
 2766              		.thumb
 2767              		.thumb_func
 2769              	HAL_ETH_ReadData:
 2770              	.LVL202:
 2771              	.LFB144:
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
 2772              		.loc 1 1081 1 is_stmt 1 view -0
 2773              		.cfi_startproc
 2774              		@ args = 0, pretend = 0, frame = 0
 2775              		@ frame_needed = 0, uses_anonymous_args = 0
1081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t descidx;
 2776              		.loc 1 1081 1 is_stmt 0 view .LVU911
 2777 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2778              	.LCFI26:
 2779              		.cfi_def_cfa_offset 40
 2780              		.cfi_offset 3, -40
 2781              		.cfi_offset 4, -36
 2782              		.cfi_offset 5, -32
 2783              		.cfi_offset 6, -28
 2784              		.cfi_offset 7, -24
 2785              		.cfi_offset 8, -20
 2786              		.cfi_offset 9, -16
 2787              		.cfi_offset 10, -12
 2788              		.cfi_offset 11, -8
 2789              		.cfi_offset 14, -4
 2790 0004 0446     		mov	r4, r0
1082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_DMADescTypeDef *dmarxdesc;
 2791              		.loc 1 1082 3 is_stmt 1 view .LVU912
1083:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccnt = 0U;
 2792              		.loc 1 1083 3 view .LVU913
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
 2793              		.loc 1 1084 3 view .LVU914
 2794              	.LVL203:
1085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t bufflength;
 2795              		.loc 1 1085 3 view .LVU915
1086:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t rxdataready = 0U;
 2796              		.loc 1 1086 3 view .LVU916
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2797              		.loc 1 1087 3 view .LVU917
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2798              		.loc 1 1089 3 view .LVU918
1089:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2799              		.loc 1 1089 6 is_stmt 0 view .LVU919
 2800 0006 89B1     		cbz	r1, .L179
 2801 0008 8B46     		mov	fp, r1
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2802              		.loc 1 1095 3 is_stmt 1 view .LVU920
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2803              		.loc 1 1095 11 is_stmt 0 view .LVU921
ARM GAS  /tmp/ccJAn5hv.s 			page 136


 2804 000a D0F88430 		ldr	r3, [r0, #132]
1095:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2805              		.loc 1 1095 6 view .LVU922
 2806 000e 232B     		cmp	r3, #35
 2807 0010 72D1     		bne	.L176
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 2808              		.loc 1 1100 3 is_stmt 1 view .LVU923
1100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 2809              		.loc 1 1100 11 is_stmt 0 view .LVU924
 2810 0012 D0F85C80 		ldr	r8, [r0, #92]
 2811              	.LVL204:
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 2812              		.loc 1 1101 3 is_stmt 1 view .LVU925
1101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 2813              		.loc 1 1101 60 is_stmt 0 view .LVU926
 2814 0016 08F11203 		add	r3, r8, #18
 2815 001a 50F82350 		ldr	r5, [r0, r3, lsl #2]
 2816              	.LVL205:
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2817              		.loc 1 1102 3 is_stmt 1 view .LVU927
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2818              		.loc 1 1102 50 is_stmt 0 view .LVU928
 2819 001e C36E     		ldr	r3, [r0, #108]
1102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2820              		.loc 1 1102 14 view .LVU929
 2821 0020 C3F1040A 		rsb	r10, r3, #4
 2822              	.LVL206:
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2823              		.loc 1 1105 3 is_stmt 1 view .LVU930
1087:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2824              		.loc 1 1087 11 is_stmt 0 view .LVU931
 2825 0024 4FF00009 		mov	r9, #0
1084:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t desccntmax;
 2826              		.loc 1 1084 12 view .LVU932
 2827 0028 4F46     		mov	r7, r9
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2828              		.loc 1 1105 9 view .LVU933
 2829 002a 38E0     		b	.L166
 2830              	.LVL207:
 2831              	.L179:
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2832              		.loc 1 1091 5 is_stmt 1 view .LVU934
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2833              		.loc 1 1091 9 is_stmt 0 view .LVU935
 2834 002c D0F88830 		ldr	r3, [r0, #136]
1091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     return HAL_ERROR;
 2835              		.loc 1 1091 21 view .LVU936
 2836 0030 43F00103 		orr	r3, r3, #1
 2837 0034 C0F88830 		str	r3, [r0, #136]
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2838              		.loc 1 1092 5 is_stmt 1 view .LVU937
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2839              		.loc 1 1092 12 is_stmt 0 view .LVU938
 2840 0038 0120     		movs	r0, #1
 2841              	.LVL208:
1092:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2842              		.loc 1 1092 12 view .LVU939
ARM GAS  /tmp/ccJAn5hv.s 			page 137


 2843 003a 5EE0     		b	.L165
 2844              	.LVL209:
 2845              	.L168:
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2846              		.loc 1 1118 7 is_stmt 1 view .LVU940
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2847              		.loc 1 1118 11 is_stmt 0 view .LVU941
 2848 003c 2B68     		ldr	r3, [r5]
1118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2849              		.loc 1 1118 10 view .LVU942
 2850 003e 13F4007F 		tst	r3, #512
 2851 0042 02D0     		beq	.L170
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
 2852              		.loc 1 1120 9 is_stmt 1 view .LVU943
1120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         heth->RxDescList.RxDataLength = 0;
 2853              		.loc 1 1120 36 is_stmt 0 view .LVU944
 2854 0044 0023     		movs	r3, #0
 2855 0046 2366     		str	r3, [r4, #96]
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2856              		.loc 1 1121 9 is_stmt 1 view .LVU945
1121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2857              		.loc 1 1121 39 is_stmt 0 view .LVU946
 2858 0048 6366     		str	r3, [r4, #100]
 2859              	.L170:
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 2860              		.loc 1 1125 7 is_stmt 1 view .LVU947
1125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 2861              		.loc 1 1125 18 is_stmt 0 view .LVU948
 2862 004a 6669     		ldr	r6, [r4, #20]
 2863              	.LVL210:
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2864              		.loc 1 1126 7 is_stmt 1 view .LVU949
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2865              		.loc 1 1126 11 is_stmt 0 view .LVU950
 2866 004c 2B68     		ldr	r3, [r5]
1126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 2867              		.loc 1 1126 10 view .LVU951
 2868 004e 13F4807F 		tst	r3, #256
 2869 0052 07D0     		beq	.L171
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2870              		.loc 1 1129 9 is_stmt 1 view .LVU952
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2871              		.loc 1 1129 33 is_stmt 0 view .LVU953
 2872 0054 2E68     		ldr	r6, [r5]
 2873              	.LVL211:
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2874              		.loc 1 1129 61 view .LVU954
 2875 0056 C6F30D46 		ubfx	r6, r6, #16, #14
1129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2876              		.loc 1 1129 20 view .LVU955
 2877 005a 043E     		subs	r6, r6, #4
 2878              	.LVL212:
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2879              		.loc 1 1132 9 is_stmt 1 view .LVU956
1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2880              		.loc 1 1132 51 is_stmt 0 view .LVU957
 2881 005c 2B68     		ldr	r3, [r5]
ARM GAS  /tmp/ccJAn5hv.s 			page 138


1132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2882              		.loc 1 1132 40 view .LVU958
 2883 005e 2367     		str	r3, [r4, #112]
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2884              		.loc 1 1135 9 is_stmt 1 view .LVU959
 2885              	.LVL213:
1135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 2886              		.loc 1 1135 21 is_stmt 0 view .LVU960
 2887 0060 4FF00109 		mov	r9, #1
 2888              	.LVL214:
 2889              	.L171:
1139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 2890              		.loc 1 1139 7 is_stmt 1 view .LVU961
 2891 0064 AA68     		ldr	r2, [r5, #8]
 2892 0066 2A62     		str	r2, [r5, #32]
1146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                              (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 2893              		.loc 1 1146 7 view .LVU962
 2894 0068 B3B2     		uxth	r3, r6
 2895 006a 04F18001 		add	r1, r4, #128
 2896 006e 04F17C00 		add	r0, r4, #124
 2897 0072 FFF7FEFF 		bl	HAL_ETH_RxLinkCallback
 2898              	.LVL215:
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2899              		.loc 1 1149 7 view .LVU963
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2900              		.loc 1 1149 23 is_stmt 0 view .LVU964
 2901 0076 236E     		ldr	r3, [r4, #96]
1149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       heth->RxDescList.RxDataLength += bufflength;
 2902              		.loc 1 1149 33 view .LVU965
 2903 0078 0133     		adds	r3, r3, #1
 2904 007a 2366     		str	r3, [r4, #96]
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2905              		.loc 1 1150 7 is_stmt 1 view .LVU966
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2906              		.loc 1 1150 23 is_stmt 0 view .LVU967
 2907 007c 636E     		ldr	r3, [r4, #100]
1150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2908              		.loc 1 1150 37 view .LVU968
 2909 007e 3344     		add	r3, r3, r6
 2910 0080 6366     		str	r3, [r4, #100]
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2911              		.loc 1 1153 7 is_stmt 1 view .LVU969
1153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2912              		.loc 1 1153 30 is_stmt 0 view .LVU970
 2913 0082 0023     		movs	r3, #0
 2914 0084 2B62     		str	r3, [r5, #32]
 2915              	.LVL216:
 2916              	.L169:
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2917              		.loc 1 1157 5 is_stmt 1 view .LVU971
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2918              		.loc 1 1157 5 view .LVU972
 2919 0086 08F10103 		add	r3, r8, #1
 2920              	.LVL217:
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2921              		.loc 1 1157 5 view .LVU973
 2922 008a 032B     		cmp	r3, #3
ARM GAS  /tmp/ccJAn5hv.s 			page 139


 2923 008c 01D9     		bls	.L172
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2924              		.loc 1 1157 5 discriminator 1 view .LVU974
 2925 008e A8F10303 		sub	r3, r8, #3
 2926              	.LVL218:
 2927              	.L172:
1157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Get current descriptor address */
 2928              		.loc 1 1157 5 discriminator 3 view .LVU975
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
 2929              		.loc 1 1159 5 discriminator 3 view .LVU976
1159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     desccnt++;
 2930              		.loc 1 1159 62 is_stmt 0 discriminator 3 view .LVU977
 2931 0092 03F11202 		add	r2, r3, #18
 2932 0096 54F82250 		ldr	r5, [r4, r2, lsl #2]
 2933              	.LVL219:
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2934              		.loc 1 1160 5 is_stmt 1 discriminator 3 view .LVU978
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2935              		.loc 1 1160 12 is_stmt 0 discriminator 3 view .LVU979
 2936 009a 0137     		adds	r7, r7, #1
 2937              	.LVL220:
1160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 2938              		.loc 1 1160 12 discriminator 3 view .LVU980
 2939 009c 9846     		mov	r8, r3
 2940              	.LVL221:
 2941              	.L166:
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2942              		.loc 1 1106 10 is_stmt 1 view .LVU981
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2943              		.loc 1 1105 11 is_stmt 0 view .LVU982
 2944 009e 2B68     		ldr	r3, [r5]
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2945              		.loc 1 1106 10 view .LVU983
 2946 00a0 002B     		cmp	r3, #0
 2947 00a2 14DB     		blt	.L173
1105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****          && (rxdataready == 0U))
 2948              		.loc 1 1105 77 view .LVU984
 2949 00a4 5745     		cmp	r7, r10
 2950 00a6 12D2     		bcs	.L173
1106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2951              		.loc 1 1106 10 view .LVU985
 2952 00a8 B9F1000F 		cmp	r9, #0
 2953 00ac 0FD1     		bne	.L173
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2954              		.loc 1 1108 5 is_stmt 1 view .LVU986
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2955              		.loc 1 1108 9 is_stmt 0 view .LVU987
 2956 00ae 2B68     		ldr	r3, [r5]
1108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2957              		.loc 1 1108 8 view .LVU988
 2958 00b0 13F4807F 		tst	r3, #256
 2959 00b4 03D0     		beq	.L167
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 2960              		.loc 1 1111 7 is_stmt 1 view .LVU989
1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 2961              		.loc 1 1111 59 is_stmt 0 view .LVU990
 2962 00b6 EB69     		ldr	r3, [r5, #28]
ARM GAS  /tmp/ccJAn5hv.s 			page 140


1111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* Get timestamp low */
 2963              		.loc 1 1111 48 view .LVU991
 2964 00b8 A367     		str	r3, [r4, #120]
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2965              		.loc 1 1113 7 is_stmt 1 view .LVU992
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2966              		.loc 1 1113 59 is_stmt 0 view .LVU993
 2967 00ba AB69     		ldr	r3, [r5, #24]
1113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 2968              		.loc 1 1113 48 view .LVU994
 2969 00bc 6367     		str	r3, [r4, #116]
 2970              	.L167:
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2971              		.loc 1 1115 5 is_stmt 1 view .LVU995
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2972              		.loc 1 1115 10 is_stmt 0 view .LVU996
 2973 00be 2B68     		ldr	r3, [r5]
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2974              		.loc 1 1115 8 view .LVU997
 2975 00c0 13F4007F 		tst	r3, #512
 2976 00c4 BAD1     		bne	.L168
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2977              		.loc 1 1115 95 discriminator 1 view .LVU998
 2978 00c6 E36F     		ldr	r3, [r4, #124]
1115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 2979              		.loc 1 1115 75 discriminator 1 view .LVU999
 2980 00c8 002B     		cmp	r3, #0
 2981 00ca B7D1     		bne	.L168
 2982 00cc DBE7     		b	.L169
 2983              	.L173:
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 2984              		.loc 1 1163 3 is_stmt 1 view .LVU1000
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 2985              		.loc 1 1163 19 is_stmt 0 view .LVU1001
 2986 00ce E36E     		ldr	r3, [r4, #108]
1163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 2987              		.loc 1 1163 35 view .LVU1002
 2988 00d0 3B44     		add	r3, r3, r7
 2989 00d2 E366     		str	r3, [r4, #108]
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2990              		.loc 1 1164 3 is_stmt 1 view .LVU1003
1164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2991              		.loc 1 1164 6 is_stmt 0 view .LVU1004
 2992 00d4 33B9     		cbnz	r3, .L180
 2993              	.L175:
1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2994              		.loc 1 1170 3 is_stmt 1 view .LVU1005
1170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 2995              		.loc 1 1170 30 is_stmt 0 view .LVU1006
 2996 00d6 C4F85C80 		str	r8, [r4, #92]
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2997              		.loc 1 1172 3 is_stmt 1 view .LVU1007
1172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 2998              		.loc 1 1172 6 is_stmt 0 view .LVU1008
 2999 00da B9F1000F 		cmp	r9, #0
 3000 00de 05D1     		bne	.L181
1183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
ARM GAS  /tmp/ccJAn5hv.s 			page 141


 3001              		.loc 1 1183 10 view .LVU1009
 3002 00e0 0120     		movs	r0, #1
 3003 00e2 0AE0     		b	.L165
 3004              	.L180:
1167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3005              		.loc 1 1167 5 is_stmt 1 view .LVU1010
 3006 00e4 2046     		mov	r0, r4
 3007 00e6 FFF7FEFF 		bl	ETH_UpdateDescriptor
 3008              	.LVL222:
 3009 00ea F4E7     		b	.L175
 3010              	.L181:
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 3011              		.loc 1 1175 5 view .LVU1011
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 3012              		.loc 1 1175 33 is_stmt 0 view .LVU1012
 3013 00ec E36F     		ldr	r3, [r4, #124]
1175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* Reset first element */
 3014              		.loc 1 1175 15 view .LVU1013
 3015 00ee CBF80030 		str	r3, [fp]
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3016              		.loc 1 1177 5 is_stmt 1 view .LVU1014
1177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3017              		.loc 1 1177 31 is_stmt 0 view .LVU1015
 3018 00f2 0020     		movs	r0, #0
 3019 00f4 E067     		str	r0, [r4, #124]
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3020              		.loc 1 1179 5 is_stmt 1 view .LVU1016
1179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3021              		.loc 1 1179 12 is_stmt 0 view .LVU1017
 3022 00f6 00E0     		b	.L165
 3023              	.LVL223:
 3024              	.L176:
1097:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3025              		.loc 1 1097 12 view .LVU1018
 3026 00f8 0120     		movs	r0, #1
 3027              	.LVL224:
 3028              	.L165:
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3029              		.loc 1 1184 1 view .LVU1019
 3030 00fa BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
1184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3031              		.loc 1 1184 1 view .LVU1020
 3032              		.cfi_endproc
 3033              	.LFE144:
 3035              		.section	.text.HAL_ETH_RegisterRxAllocateCallback,"ax",%progbits
 3036              		.align	1
 3037              		.global	HAL_ETH_RegisterRxAllocateCallback
 3038              		.syntax unified
 3039              		.thumb
 3040              		.thumb_func
 3042              	HAL_ETH_RegisterRxAllocateCallback:
 3043              	.LVL225:
 3044              	.LFB146:
1277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxAllocateCallback == NULL)
 3045              		.loc 1 1277 1 is_stmt 1 view -0
 3046              		.cfi_startproc
 3047              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccJAn5hv.s 			page 142


 3048              		@ frame_needed = 0, uses_anonymous_args = 0
 3049              		@ link register save eliminated.
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3050              		.loc 1 1278 3 view .LVU1022
1278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3051              		.loc 1 1278 6 is_stmt 0 view .LVU1023
 3052 0000 19B1     		cbz	r1, .L184
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3053              		.loc 1 1285 3 is_stmt 1 view .LVU1024
1285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3054              		.loc 1 1285 28 is_stmt 0 view .LVU1025
 3055 0002 C0F8A010 		str	r1, [r0, #160]
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3056              		.loc 1 1287 3 is_stmt 1 view .LVU1026
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3057              		.loc 1 1287 10 is_stmt 0 view .LVU1027
 3058 0006 0020     		movs	r0, #0
 3059              	.LVL226:
1287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3060              		.loc 1 1287 10 view .LVU1028
 3061 0008 7047     		bx	lr
 3062              	.LVL227:
 3063              	.L184:
1281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3064              		.loc 1 1281 12 view .LVU1029
 3065 000a 0120     		movs	r0, #1
 3066              	.LVL228:
1288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3067              		.loc 1 1288 1 view .LVU1030
 3068 000c 7047     		bx	lr
 3069              		.cfi_endproc
 3070              	.LFE146:
 3072              		.section	.text.HAL_ETH_UnRegisterRxAllocateCallback,"ax",%progbits
 3073              		.align	1
 3074              		.global	HAL_ETH_UnRegisterRxAllocateCallback
 3075              		.syntax unified
 3076              		.thumb
 3077              		.thumb_func
 3079              	HAL_ETH_UnRegisterRxAllocateCallback:
 3080              	.LVL229:
 3081              	.LFB147:
1297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3082              		.loc 1 1297 1 is_stmt 1 view -0
 3083              		.cfi_startproc
 3084              		@ args = 0, pretend = 0, frame = 0
 3085              		@ frame_needed = 0, uses_anonymous_args = 0
 3086              		@ link register save eliminated.
1299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3087              		.loc 1 1299 3 view .LVU1032
1299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3088              		.loc 1 1299 28 is_stmt 0 view .LVU1033
 3089 0000 024B     		ldr	r3, .L186
 3090 0002 C0F8A030 		str	r3, [r0, #160]
1301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3091              		.loc 1 1301 3 is_stmt 1 view .LVU1034
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3092              		.loc 1 1302 1 is_stmt 0 view .LVU1035
ARM GAS  /tmp/ccJAn5hv.s 			page 143


 3093 0006 0020     		movs	r0, #0
 3094              	.LVL230:
1302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3095              		.loc 1 1302 1 view .LVU1036
 3096 0008 7047     		bx	lr
 3097              	.L187:
 3098 000a 00BF     		.align	2
 3099              	.L186:
 3100 000c 00000000 		.word	HAL_ETH_RxAllocateCallback
 3101              		.cfi_endproc
 3102              	.LFE147:
 3104              		.section	.text.HAL_ETH_RegisterRxLinkCallback,"ax",%progbits
 3105              		.align	1
 3106              		.global	HAL_ETH_RegisterRxLinkCallback
 3107              		.syntax unified
 3108              		.thumb
 3109              		.thumb_func
 3111              	HAL_ETH_RegisterRxLinkCallback:
 3112              	.LVL231:
 3113              	.LFB150:
1346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (rxLinkCallback == NULL)
 3114              		.loc 1 1346 1 is_stmt 1 view -0
 3115              		.cfi_startproc
 3116              		@ args = 0, pretend = 0, frame = 0
 3117              		@ frame_needed = 0, uses_anonymous_args = 0
 3118              		@ link register save eliminated.
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3119              		.loc 1 1347 3 view .LVU1038
1347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3120              		.loc 1 1347 6 is_stmt 0 view .LVU1039
 3121 0000 19B1     		cbz	r1, .L190
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3122              		.loc 1 1354 3 is_stmt 1 view .LVU1040
1354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3123              		.loc 1 1354 24 is_stmt 0 view .LVU1041
 3124 0002 C0F8A410 		str	r1, [r0, #164]
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3125              		.loc 1 1356 3 is_stmt 1 view .LVU1042
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3126              		.loc 1 1356 10 is_stmt 0 view .LVU1043
 3127 0006 0020     		movs	r0, #0
 3128              	.LVL232:
1356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3129              		.loc 1 1356 10 view .LVU1044
 3130 0008 7047     		bx	lr
 3131              	.LVL233:
 3132              	.L190:
1350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3133              		.loc 1 1350 12 view .LVU1045
 3134 000a 0120     		movs	r0, #1
 3135              	.LVL234:
1357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3136              		.loc 1 1357 1 view .LVU1046
 3137 000c 7047     		bx	lr
 3138              		.cfi_endproc
 3139              	.LFE150:
 3141              		.section	.text.HAL_ETH_UnRegisterRxLinkCallback,"ax",%progbits
ARM GAS  /tmp/ccJAn5hv.s 			page 144


 3142              		.align	1
 3143              		.global	HAL_ETH_UnRegisterRxLinkCallback
 3144              		.syntax unified
 3145              		.thumb
 3146              		.thumb_func
 3148              	HAL_ETH_UnRegisterRxLinkCallback:
 3149              	.LVL235:
 3150              	.LFB151:
1366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3151              		.loc 1 1366 1 is_stmt 1 view -0
 3152              		.cfi_startproc
 3153              		@ args = 0, pretend = 0, frame = 0
 3154              		@ frame_needed = 0, uses_anonymous_args = 0
 3155              		@ link register save eliminated.
1368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3156              		.loc 1 1368 3 view .LVU1048
1368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3157              		.loc 1 1368 24 is_stmt 0 view .LVU1049
 3158 0000 024B     		ldr	r3, .L192
 3159 0002 C0F8A430 		str	r3, [r0, #164]
1370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3160              		.loc 1 1370 3 is_stmt 1 view .LVU1050
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3161              		.loc 1 1371 1 is_stmt 0 view .LVU1051
 3162 0006 0020     		movs	r0, #0
 3163              	.LVL236:
1371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3164              		.loc 1 1371 1 view .LVU1052
 3165 0008 7047     		bx	lr
 3166              	.L193:
 3167 000a 00BF     		.align	2
 3168              	.L192:
 3169 000c 00000000 		.word	HAL_ETH_RxLinkCallback
 3170              		.cfi_endproc
 3171              	.LFE151:
 3173              		.section	.text.HAL_ETH_GetRxDataErrorCode,"ax",%progbits
 3174              		.align	1
 3175              		.global	HAL_ETH_GetRxDataErrorCode
 3176              		.syntax unified
 3177              		.thumb
 3178              		.thumb_func
 3180              	HAL_ETH_GetRxDataErrorCode:
 3181              	.LVL237:
 3182              	.LFB152:
1381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get error bits. */
 3183              		.loc 1 1381 1 is_stmt 1 view -0
 3184              		.cfi_startproc
 3185              		@ args = 0, pretend = 0, frame = 0
 3186              		@ frame_needed = 0, uses_anonymous_args = 0
 3187              		@ link register save eliminated.
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3188              		.loc 1 1383 3 view .LVU1054
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3189              		.loc 1 1383 17 is_stmt 0 view .LVU1055
 3190 0000 036F     		ldr	r3, [r0, #112]
 3191 0002 23F45C53 		bic	r3, r3, #14080
 3192 0006 23F02103 		bic	r3, r3, #33
ARM GAS  /tmp/ccJAn5hv.s 			page 145


 3193 000a 5B04     		lsls	r3, r3, #17
 3194 000c 5B0C     		lsrs	r3, r3, #17
1383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3195              		.loc 1 1383 15 view .LVU1056
 3196 000e 0B60     		str	r3, [r1]
1385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3197              		.loc 1 1385 3 is_stmt 1 view .LVU1057
1386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3198              		.loc 1 1386 1 is_stmt 0 view .LVU1058
 3199 0010 0020     		movs	r0, #0
 3200              	.LVL238:
1386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3201              		.loc 1 1386 1 view .LVU1059
 3202 0012 7047     		bx	lr
 3203              		.cfi_endproc
 3204              	.LFE152:
 3206              		.section	.text.HAL_ETH_RegisterTxFreeCallback,"ax",%progbits
 3207              		.align	1
 3208              		.global	HAL_ETH_RegisterTxFreeCallback
 3209              		.syntax unified
 3210              		.thumb
 3211              		.thumb_func
 3213              	HAL_ETH_RegisterTxFreeCallback:
 3214              	.LVL239:
 3215              	.LFB153:
1396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (txFreeCallback == NULL)
 3216              		.loc 1 1396 1 is_stmt 1 view -0
 3217              		.cfi_startproc
 3218              		@ args = 0, pretend = 0, frame = 0
 3219              		@ frame_needed = 0, uses_anonymous_args = 0
 3220              		@ link register save eliminated.
1397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3221              		.loc 1 1397 3 view .LVU1061
1397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3222              		.loc 1 1397 6 is_stmt 0 view .LVU1062
 3223 0000 19B1     		cbz	r1, .L197
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3224              		.loc 1 1404 3 is_stmt 1 view .LVU1063
1404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3225              		.loc 1 1404 24 is_stmt 0 view .LVU1064
 3226 0002 C0F8A810 		str	r1, [r0, #168]
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3227              		.loc 1 1406 3 is_stmt 1 view .LVU1065
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3228              		.loc 1 1406 10 is_stmt 0 view .LVU1066
 3229 0006 0020     		movs	r0, #0
 3230              	.LVL240:
1406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3231              		.loc 1 1406 10 view .LVU1067
 3232 0008 7047     		bx	lr
 3233              	.LVL241:
 3234              	.L197:
1400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3235              		.loc 1 1400 12 view .LVU1068
 3236 000a 0120     		movs	r0, #1
 3237              	.LVL242:
1407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 146


 3238              		.loc 1 1407 1 view .LVU1069
 3239 000c 7047     		bx	lr
 3240              		.cfi_endproc
 3241              	.LFE153:
 3243              		.section	.text.HAL_ETH_UnRegisterTxFreeCallback,"ax",%progbits
 3244              		.align	1
 3245              		.global	HAL_ETH_UnRegisterTxFreeCallback
 3246              		.syntax unified
 3247              		.thumb
 3248              		.thumb_func
 3250              	HAL_ETH_UnRegisterTxFreeCallback:
 3251              	.LVL243:
 3252              	.LFB154:
1416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set function to allocate buffer */
 3253              		.loc 1 1416 1 is_stmt 1 view -0
 3254              		.cfi_startproc
 3255              		@ args = 0, pretend = 0, frame = 0
 3256              		@ frame_needed = 0, uses_anonymous_args = 0
 3257              		@ link register save eliminated.
1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3258              		.loc 1 1418 3 view .LVU1071
1418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3259              		.loc 1 1418 24 is_stmt 0 view .LVU1072
 3260 0000 024B     		ldr	r3, .L199
 3261 0002 C0F8A830 		str	r3, [r0, #168]
1420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3262              		.loc 1 1420 3 is_stmt 1 view .LVU1073
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3263              		.loc 1 1421 1 is_stmt 0 view .LVU1074
 3264 0006 0020     		movs	r0, #0
 3265              	.LVL244:
1421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3266              		.loc 1 1421 1 view .LVU1075
 3267 0008 7047     		bx	lr
 3268              	.L200:
 3269 000a 00BF     		.align	2
 3270              	.L199:
 3271 000c 00000000 		.word	HAL_ETH_TxFreeCallback
 3272              		.cfi_endproc
 3273              	.LFE154:
 3275              		.section	.text.HAL_ETH_ReleaseTxPacket,"ax",%progbits
 3276              		.align	1
 3277              		.global	HAL_ETH_ReleaseTxPacket
 3278              		.syntax unified
 3279              		.thumb
 3280              		.thumb_func
 3282              	HAL_ETH_ReleaseTxPacket:
 3283              	.LVL245:
 3284              	.LFB156:
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 3285              		.loc 1 1444 1 is_stmt 1 view -0
 3286              		.cfi_startproc
 3287              		@ args = 0, pretend = 0, frame = 0
 3288              		@ frame_needed = 0, uses_anonymous_args = 0
1444:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 3289              		.loc 1 1444 1 is_stmt 0 view .LVU1077
 3290 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
ARM GAS  /tmp/ccJAn5hv.s 			page 147


 3291              	.LCFI27:
 3292              		.cfi_def_cfa_offset 24
 3293              		.cfi_offset 3, -24
 3294              		.cfi_offset 4, -20
 3295              		.cfi_offset 5, -16
 3296              		.cfi_offset 6, -12
 3297              		.cfi_offset 7, -8
 3298              		.cfi_offset 14, -4
 3299 0002 0646     		mov	r6, r0
1445:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 3300              		.loc 1 1445 3 is_stmt 1 view .LVU1078
 3301              	.LVL246:
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
 3302              		.loc 1 1446 3 view .LVU1079
1446:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t idx =       dmatxdesclist->releaseIndex;
 3303              		.loc 1 1446 12 is_stmt 0 view .LVU1080
 3304 0004 056C     		ldr	r5, [r0, #64]
 3305              	.LVL247:
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
 3306              		.loc 1 1447 3 is_stmt 1 view .LVU1081
1447:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktTxStatus = 1U;
 3307              		.loc 1 1447 12 is_stmt 0 view .LVU1082
 3308 0006 446C     		ldr	r4, [r0, #68]
 3309              	.LVL248:
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
 3310              		.loc 1 1448 3 is_stmt 1 view .LVU1083
1449:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #ifdef HAL_ETH_USE_PTP
 3311              		.loc 1 1449 3 view .LVU1084
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3312              		.loc 1 1455 3 view .LVU1085
1448:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint8_t pktInUse;
 3313              		.loc 1 1448 11 is_stmt 0 view .LVU1086
 3314 0008 0127     		movs	r7, #1
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3315              		.loc 1 1455 9 view .LVU1087
 3316 000a 02E0     		b	.L202
 3317              	.LVL249:
 3318              	.L209:
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3319              		.loc 1 1463 7 is_stmt 1 view .LVU1088
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3320              		.loc 1 1463 18 is_stmt 0 view .LVU1089
 3321 000c 0134     		adds	r4, r4, #1
 3322              	.LVL250:
1463:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       pktInUse = 0U;
 3323              		.loc 1 1463 11 view .LVU1090
 3324 000e 04F00304 		and	r4, r4, #3
 3325              	.LVL251:
1464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 3326              		.loc 1 1464 7 is_stmt 1 view .LVU1091
1467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3327              		.loc 1 1467 5 view .LVU1092
 3328              	.L202:
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3329              		.loc 1 1455 27 view .LVU1093
 3330 0012 EDB1     		cbz	r5, .L205
1455:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/ccJAn5hv.s 			page 148


 3331              		.loc 1 1455 27 is_stmt 0 discriminator 1 view .LVU1094
 3332 0014 E7B1     		cbz	r7, .L205
1457:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     numOfBuf--;
 3333              		.loc 1 1457 5 is_stmt 1 view .LVU1095
 3334              	.LVL252:
1458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
 3335              		.loc 1 1458 5 view .LVU1096
1458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     /* If no packet, just examine the next packet.  */
 3336              		.loc 1 1458 13 is_stmt 0 view .LVU1097
 3337 0016 013D     		subs	r5, r5, #1
 3338              	.LVL253:
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3339              		.loc 1 1460 5 is_stmt 1 view .LVU1098
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3340              		.loc 1 1460 37 is_stmt 0 view .LVU1099
 3341 0018 231D     		adds	r3, r4, #4
 3342 001a 06EB8303 		add	r3, r6, r3, lsl #2
 3343 001e D869     		ldr	r0, [r3, #28]
1460:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3344              		.loc 1 1460 8 view .LVU1100
 3345 0020 0028     		cmp	r0, #0
 3346 0022 F3D0     		beq	.L209
1467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3347              		.loc 1 1467 5 is_stmt 1 view .LVU1101
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3348              		.loc 1 1470 7 view .LVU1102
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3349              		.loc 1 1470 22 is_stmt 0 view .LVU1103
 3350 0024 F268     		ldr	r2, [r6, #12]
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3351              		.loc 1 1470 29 view .LVU1104
 3352 0026 04EB8403 		add	r3, r4, r4, lsl #2
 3353 002a DB00     		lsls	r3, r3, #3
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3354              		.loc 1 1470 34 view .LVU1105
 3355 002c D358     		ldr	r3, [r2, r3]
1470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3356              		.loc 1 1470 10 view .LVU1106
 3357 002e 002B     		cmp	r3, #0
 3358 0030 01DA     		bge	.L210
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3359              		.loc 1 1508 21 view .LVU1107
 3360 0032 0027     		movs	r7, #0
 3361              	.LVL254:
1508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3362              		.loc 1 1508 21 view .LVU1108
 3363 0034 EDE7     		b	.L202
 3364              	.LVL255:
 3365              	.L210:
1494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3366              		.loc 1 1494 9 is_stmt 1 view .LVU1109
 3367 0036 FFF7FEFF 		bl	HAL_ETH_TxFreeCallback
 3368              	.LVL256:
1498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3369              		.loc 1 1498 9 view .LVU1110
1498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3370              		.loc 1 1498 43 is_stmt 0 view .LVU1111
ARM GAS  /tmp/ccJAn5hv.s 			page 149


 3371 003a 231D     		adds	r3, r4, #4
 3372 003c 06EB8303 		add	r3, r6, r3, lsl #2
 3373 0040 0022     		movs	r2, #0
 3374 0042 DA61     		str	r2, [r3, #28]
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3375              		.loc 1 1501 9 is_stmt 1 view .LVU1112
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3376              		.loc 1 1501 20 is_stmt 0 view .LVU1113
 3377 0044 0134     		adds	r4, r4, #1
 3378              	.LVL257:
1501:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->BuffersInUse = numOfBuf;
 3379              		.loc 1 1501 13 view .LVU1114
 3380 0046 04F00304 		and	r4, r4, #3
 3381              	.LVL258:
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
 3382              		.loc 1 1502 9 is_stmt 1 view .LVU1115
1502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****         dmatxdesclist->releaseIndex = idx;
 3383              		.loc 1 1502 37 is_stmt 0 view .LVU1116
 3384 004a 3564     		str	r5, [r6, #64]
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3385              		.loc 1 1503 9 is_stmt 1 view .LVU1117
1503:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3386              		.loc 1 1503 37 is_stmt 0 view .LVU1118
 3387 004c 7464     		str	r4, [r6, #68]
 3388 004e E0E7     		b	.L202
 3389              	.LVL259:
 3390              	.L205:
1512:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3391              		.loc 1 1512 3 is_stmt 1 view .LVU1119
1513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3392              		.loc 1 1513 1 is_stmt 0 view .LVU1120
 3393 0050 0020     		movs	r0, #0
 3394 0052 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
1513:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3395              		.loc 1 1513 1 view .LVU1121
 3396              		.cfi_endproc
 3397              	.LFE156:
 3399              		.section	.text.HAL_ETH_TxCpltCallback,"ax",%progbits
 3400              		.align	1
 3401              		.weak	HAL_ETH_TxCpltCallback
 3402              		.syntax unified
 3403              		.thumb
 3404              		.thumb_func
 3406              	HAL_ETH_TxCpltCallback:
 3407              	.LVL260:
 3408              	.LFB158:
1988:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3409              		.loc 1 1988 1 is_stmt 1 view -0
 3410              		.cfi_startproc
 3411              		@ args = 0, pretend = 0, frame = 0
 3412              		@ frame_needed = 0, uses_anonymous_args = 0
 3413              		@ link register save eliminated.
1990:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3414              		.loc 1 1990 3 view .LVU1123
1994:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3415              		.loc 1 1994 1 is_stmt 0 view .LVU1124
 3416 0000 7047     		bx	lr
ARM GAS  /tmp/ccJAn5hv.s 			page 150


 3417              		.cfi_endproc
 3418              	.LFE158:
 3420              		.section	.text.HAL_ETH_RxCpltCallback,"ax",%progbits
 3421              		.align	1
 3422              		.weak	HAL_ETH_RxCpltCallback
 3423              		.syntax unified
 3424              		.thumb
 3425              		.thumb_func
 3427              	HAL_ETH_RxCpltCallback:
 3428              	.LVL261:
 3429              	.LFB159:
2003:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3430              		.loc 1 2003 1 is_stmt 1 view -0
 3431              		.cfi_startproc
 3432              		@ args = 0, pretend = 0, frame = 0
 3433              		@ frame_needed = 0, uses_anonymous_args = 0
 3434              		@ link register save eliminated.
2005:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3435              		.loc 1 2005 3 view .LVU1126
2009:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3436              		.loc 1 2009 1 is_stmt 0 view .LVU1127
 3437 0000 7047     		bx	lr
 3438              		.cfi_endproc
 3439              	.LFE159:
 3441              		.section	.text.HAL_ETH_ErrorCallback,"ax",%progbits
 3442              		.align	1
 3443              		.weak	HAL_ETH_ErrorCallback
 3444              		.syntax unified
 3445              		.thumb
 3446              		.thumb_func
 3448              	HAL_ETH_ErrorCallback:
 3449              	.LVL262:
 3450              	.LFB160:
2018:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3451              		.loc 1 2018 1 is_stmt 1 view -0
 3452              		.cfi_startproc
 3453              		@ args = 0, pretend = 0, frame = 0
 3454              		@ frame_needed = 0, uses_anonymous_args = 0
 3455              		@ link register save eliminated.
2020:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3456              		.loc 1 2020 3 view .LVU1129
2024:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3457              		.loc 1 2024 1 is_stmt 0 view .LVU1130
 3458 0000 7047     		bx	lr
 3459              		.cfi_endproc
 3460              	.LFE160:
 3462              		.section	.text.HAL_ETH_PMTCallback,"ax",%progbits
 3463              		.align	1
 3464              		.weak	HAL_ETH_PMTCallback
 3465              		.syntax unified
 3466              		.thumb
 3467              		.thumb_func
 3469              	HAL_ETH_PMTCallback:
 3470              	.LVL263:
 3471              	.LFB161:
2033:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3472              		.loc 1 2033 1 is_stmt 1 view -0
ARM GAS  /tmp/ccJAn5hv.s 			page 151


 3473              		.cfi_startproc
 3474              		@ args = 0, pretend = 0, frame = 0
 3475              		@ frame_needed = 0, uses_anonymous_args = 0
 3476              		@ link register save eliminated.
2035:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3477              		.loc 1 2035 3 view .LVU1132
2039:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3478              		.loc 1 2039 1 is_stmt 0 view .LVU1133
 3479 0000 7047     		bx	lr
 3480              		.cfi_endproc
 3481              	.LFE161:
 3483              		.section	.text.HAL_ETH_WakeUpCallback,"ax",%progbits
 3484              		.align	1
 3485              		.weak	HAL_ETH_WakeUpCallback
 3486              		.syntax unified
 3487              		.thumb
 3488              		.thumb_func
 3490              	HAL_ETH_WakeUpCallback:
 3491              	.LVL264:
 3492              	.LFB162:
2049:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Prevent unused argument(s) compilation warning */
 3493              		.loc 1 2049 1 is_stmt 1 view -0
 3494              		.cfi_startproc
 3495              		@ args = 0, pretend = 0, frame = 0
 3496              		@ frame_needed = 0, uses_anonymous_args = 0
 3497              		@ link register save eliminated.
2051:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
 3498              		.loc 1 2051 3 view .LVU1135
2055:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3499              		.loc 1 2055 1 is_stmt 0 view .LVU1136
 3500 0000 7047     		bx	lr
 3501              		.cfi_endproc
 3502              	.LFE162:
 3504              		.section	.text.HAL_ETH_IRQHandler,"ax",%progbits
 3505              		.align	1
 3506              		.global	HAL_ETH_IRQHandler
 3507              		.syntax unified
 3508              		.thumb
 3509              		.thumb_func
 3511              	HAL_ETH_IRQHandler:
 3512              	.LVL265:
 3513              	.LFB157:
1871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet received */
 3514              		.loc 1 1871 1 is_stmt 1 view -0
 3515              		.cfi_startproc
 3516              		@ args = 0, pretend = 0, frame = 0
 3517              		@ frame_needed = 0, uses_anonymous_args = 0
1871:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Packet received */
 3518              		.loc 1 1871 1 is_stmt 0 view .LVU1138
 3519 0000 10B5     		push	{r4, lr}
 3520              	.LCFI28:
 3521              		.cfi_def_cfa_offset 8
 3522              		.cfi_offset 4, -8
 3523              		.cfi_offset 14, -4
 3524 0002 0446     		mov	r4, r0
1873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3525              		.loc 1 1873 3 is_stmt 1 view .LVU1139
ARM GAS  /tmp/ccJAn5hv.s 			page 152


1873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3526              		.loc 1 1873 7 is_stmt 0 view .LVU1140
 3527 0004 0368     		ldr	r3, [r0]
 3528 0006 03F58052 		add	r2, r3, #4096
 3529 000a 5269     		ldr	r2, [r2, #20]
1873:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3530              		.loc 1 1873 6 view .LVU1141
 3531 000c 12F0400F 		tst	r2, #64
 3532 0010 05D0     		beq	.L217
1875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3533              		.loc 1 1875 5 is_stmt 1 view .LVU1142
1875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3534              		.loc 1 1875 9 is_stmt 0 view .LVU1143
 3535 0012 03F58052 		add	r2, r3, #4096
 3536 0016 D269     		ldr	r2, [r2, #28]
1875:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3537              		.loc 1 1875 8 view .LVU1144
 3538 0018 12F0400F 		tst	r2, #64
 3539 001c 47D1     		bne	.L225
 3540              	.LVL266:
 3541              	.L217:
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3542              		.loc 1 1891 3 is_stmt 1 view .LVU1145
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3543              		.loc 1 1891 7 is_stmt 0 view .LVU1146
 3544 001e 2368     		ldr	r3, [r4]
 3545 0020 03F58052 		add	r2, r3, #4096
 3546 0024 5269     		ldr	r2, [r2, #20]
1891:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3547              		.loc 1 1891 6 view .LVU1147
 3548 0026 12F0010F 		tst	r2, #1
 3549 002a 05D0     		beq	.L218
1893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3550              		.loc 1 1893 5 is_stmt 1 view .LVU1148
1893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3551              		.loc 1 1893 9 is_stmt 0 view .LVU1149
 3552 002c 03F58052 		add	r2, r3, #4096
 3553 0030 D269     		ldr	r2, [r2, #28]
1893:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3554              		.loc 1 1893 8 view .LVU1150
 3555 0032 12F0010F 		tst	r2, #1
 3556 0036 41D1     		bne	.L226
 3557              	.L218:
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3558              		.loc 1 1909 3 is_stmt 1 view .LVU1151
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3559              		.loc 1 1909 7 is_stmt 0 view .LVU1152
 3560 0038 2368     		ldr	r3, [r4]
 3561 003a 03F58052 		add	r2, r3, #4096
 3562 003e 5269     		ldr	r2, [r2, #20]
1909:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3563              		.loc 1 1909 6 view .LVU1153
 3564 0040 12F4004F 		tst	r2, #32768
 3565 0044 28D0     		beq	.L219
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3566              		.loc 1 1911 5 is_stmt 1 view .LVU1154
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
ARM GAS  /tmp/ccJAn5hv.s 			page 153


 3567              		.loc 1 1911 9 is_stmt 0 view .LVU1155
 3568 0046 03F58052 		add	r2, r3, #4096
 3569 004a D269     		ldr	r2, [r2, #28]
1911:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3570              		.loc 1 1911 8 view .LVU1156
 3571 004c 12F4004F 		tst	r2, #32768
 3572 0050 22D0     		beq	.L219
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* if fatal bus error occurred */
 3573              		.loc 1 1913 7 is_stmt 1 view .LVU1157
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* if fatal bus error occurred */
 3574              		.loc 1 1913 11 is_stmt 0 view .LVU1158
 3575 0052 D4F88820 		ldr	r2, [r4, #136]
1913:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       /* if fatal bus error occurred */
 3576              		.loc 1 1913 23 view .LVU1159
 3577 0056 42F00802 		orr	r2, r2, #8
 3578 005a C4F88820 		str	r2, [r4, #136]
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3579              		.loc 1 1915 7 is_stmt 1 view .LVU1160
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3580              		.loc 1 1915 11 is_stmt 0 view .LVU1161
 3581 005e 03F58052 		add	r2, r3, #4096
 3582 0062 5269     		ldr	r2, [r2, #20]
1915:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       {
 3583              		.loc 1 1915 10 view .LVU1162
 3584 0064 12F4005F 		tst	r2, #8192
 3585 0068 31D0     		beq	.L220
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3586              		.loc 1 1918 9 is_stmt 1 view .LVU1163
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3587              		.loc 1 1918 30 is_stmt 0 view .LVU1164
 3588 006a 03F58053 		add	r3, r3, #4096
 3589 006e 5A69     		ldr	r2, [r3, #20]
 3590 0070 22F07F42 		bic	r2, r2, #-16777216
 3591 0074 22F40102 		bic	r2, r2, #8454144
 3592 0078 22F45F42 		bic	r2, r2, #57088
 3593 007c 22F0FF02 		bic	r2, r2, #255
1918:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3594              		.loc 1 1918 28 view .LVU1165
 3595 0080 C4F88C20 		str	r2, [r4, #140]
1921:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3596              		.loc 1 1921 9 is_stmt 1 view .LVU1166
 3597 0084 DA69     		ldr	r2, [r3, #28]
 3598 0086 22F4C032 		bic	r2, r2, #98304
 3599 008a DA61     		str	r2, [r3, #28]
1924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3600              		.loc 1 1924 9 view .LVU1167
1924:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****       }
 3601              		.loc 1 1924 22 is_stmt 0 view .LVU1168
 3602 008c E023     		movs	r3, #224
 3603 008e C4F88430 		str	r3, [r4, #132]
 3604              	.L221:
1941:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3605              		.loc 1 1941 7 is_stmt 1 view .LVU1169
 3606 0092 2046     		mov	r0, r4
 3607 0094 FFF7FEFF 		bl	HAL_ETH_ErrorCallback
 3608              	.LVL267:
 3609              	.L219:
ARM GAS  /tmp/ccJAn5hv.s 			page 154


1949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3610              		.loc 1 1949 3 view .LVU1170
1949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3611              		.loc 1 1949 7 is_stmt 0 view .LVU1171
 3612 0098 2368     		ldr	r3, [r4]
 3613 009a 9A6B     		ldr	r2, [r3, #56]
1949:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3614              		.loc 1 1949 6 view .LVU1172
 3615 009c 12F0080F 		tst	r2, #8
 3616 00a0 1FD1     		bne	.L227
 3617              	.L222:
1967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3618              		.loc 1 1967 3 is_stmt 1 view .LVU1173
1967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3619              		.loc 1 1967 7 is_stmt 0 view .LVU1174
 3620 00a2 1A4B     		ldr	r3, .L229
 3621 00a4 5B69     		ldr	r3, [r3, #20]
1967:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3622              		.loc 1 1967 6 view .LVU1175
 3623 00a6 13F4002F 		tst	r3, #524288
 3624 00aa 26D1     		bne	.L228
 3625              	.L216:
1979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3626              		.loc 1 1979 1 view .LVU1176
 3627 00ac 10BD     		pop	{r4, pc}
 3628              	.LVL268:
 3629              	.L225:
1878:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3630              		.loc 1 1878 7 is_stmt 1 view .LVU1177
 3631 00ae 03F58053 		add	r3, r3, #4096
 3632 00b2 174A     		ldr	r2, .L229+4
 3633 00b4 5A61     		str	r2, [r3, #20]
1885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3634              		.loc 1 1885 7 view .LVU1178
 3635 00b6 FFF7FEFF 		bl	HAL_ETH_RxCpltCallback
 3636              	.LVL269:
1885:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3637              		.loc 1 1885 7 is_stmt 0 view .LVU1179
 3638 00ba B0E7     		b	.L217
 3639              	.L226:
1896:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3640              		.loc 1 1896 7 is_stmt 1 view .LVU1180
 3641 00bc 03F58053 		add	r3, r3, #4096
 3642 00c0 4FF00112 		mov	r2, #65537
 3643 00c4 5A61     		str	r2, [r3, #20]
1903:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3644              		.loc 1 1903 7 view .LVU1181
 3645 00c6 2046     		mov	r0, r4
 3646 00c8 FFF7FEFF 		bl	HAL_ETH_TxCpltCallback
 3647              	.LVL270:
 3648 00cc B4E7     		b	.L218
 3649              	.L220:
1929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                               ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3650              		.loc 1 1929 9 view .LVU1182
1929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                               ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3651              		.loc 1 1929 30 is_stmt 0 view .LVU1183
 3652 00ce 03F58053 		add	r3, r3, #4096
ARM GAS  /tmp/ccJAn5hv.s 			page 155


 3653 00d2 5A69     		ldr	r2, [r3, #20]
 3654 00d4 48F28061 		movw	r1, #34432
 3655 00d8 0A40     		ands	r2, r2, r1
1929:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                               ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3656              		.loc 1 1929 28 view .LVU1184
 3657 00da C4F88C20 		str	r2, [r4, #140]
1933:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ETH_DMASR_RBUS | ETH_DMASR_AIS));
 3658              		.loc 1 1933 9 is_stmt 1 view .LVU1185
 3659 00de 5961     		str	r1, [r3, #20]
 3660 00e0 D7E7     		b	.L221
 3661              	.L227:
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3662              		.loc 1 1952 5 view .LVU1186
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3663              		.loc 1 1952 28 is_stmt 0 view .LVU1187
 3664 00e2 DB6A     		ldr	r3, [r3, #44]
 3665 00e4 03F06003 		and	r3, r3, #96
1952:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3666              		.loc 1 1952 26 view .LVU1188
 3667 00e8 C4F89430 		str	r3, [r4, #148]
1959:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3668              		.loc 1 1959 5 is_stmt 1 view .LVU1189
 3669 00ec 2046     		mov	r0, r4
 3670 00ee FFF7FEFF 		bl	HAL_ETH_PMTCallback
 3671              	.LVL271:
1962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3672              		.loc 1 1962 5 view .LVU1190
1962:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3673              		.loc 1 1962 26 is_stmt 0 view .LVU1191
 3674 00f2 0023     		movs	r3, #0
 3675 00f4 C4F89430 		str	r3, [r4, #148]
 3676 00f8 D3E7     		b	.L222
 3677              	.L228:
1970:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
 3678              		.loc 1 1970 5 is_stmt 1 view .LVU1192
 3679 00fa 044B     		ldr	r3, .L229
 3680 00fc 4FF40022 		mov	r2, #524288
 3681 0100 5A61     		str	r2, [r3, #20]
1976:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** #endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
 3682              		.loc 1 1976 5 view .LVU1193
 3683 0102 2046     		mov	r0, r4
 3684 0104 FFF7FEFF 		bl	HAL_ETH_WakeUpCallback
 3685              	.LVL272:
1979:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3686              		.loc 1 1979 1 is_stmt 0 view .LVU1194
 3687 0108 D0E7     		b	.L216
 3688              	.L230:
 3689 010a 00BF     		.align	2
 3690              	.L229:
 3691 010c 003C0140 		.word	1073822720
 3692 0110 40000100 		.word	65600
 3693              		.cfi_endproc
 3694              	.LFE157:
 3696              		.section	.text.HAL_ETH_ReadPHYRegister,"ax",%progbits
 3697              		.align	1
 3698              		.global	HAL_ETH_ReadPHYRegister
 3699              		.syntax unified
ARM GAS  /tmp/ccJAn5hv.s 			page 156


 3700              		.thumb
 3701              		.thumb_func
 3703              	HAL_ETH_ReadPHYRegister:
 3704              	.LVL273:
 3705              	.LFB163:
2068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3706              		.loc 1 2068 1 is_stmt 1 view -0
 3707              		.cfi_startproc
 3708              		@ args = 0, pretend = 0, frame = 0
 3709              		@ frame_needed = 0, uses_anonymous_args = 0
2068:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3710              		.loc 1 2068 1 is_stmt 0 view .LVU1196
 3711 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3712              	.LCFI29:
 3713              		.cfi_def_cfa_offset 24
 3714              		.cfi_offset 3, -24
 3715              		.cfi_offset 4, -20
 3716              		.cfi_offset 5, -16
 3717              		.cfi_offset 6, -12
 3718              		.cfi_offset 7, -8
 3719              		.cfi_offset 14, -4
 3720 0002 0546     		mov	r5, r0
 3721 0004 1E46     		mov	r6, r3
2069:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 3722              		.loc 1 2069 3 is_stmt 1 view .LVU1197
2070:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3723              		.loc 1 2070 3 view .LVU1198
2073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3724              		.loc 1 2073 3 view .LVU1199
2073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3725              		.loc 1 2073 17 is_stmt 0 view .LVU1200
 3726 0006 0068     		ldr	r0, [r0]
 3727              	.LVL274:
2073:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3728              		.loc 1 2073 11 view .LVU1201
 3729 0008 0369     		ldr	r3, [r0, #16]
 3730              	.LVL275:
2076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3731              		.loc 1 2076 3 is_stmt 1 view .LVU1202
2076:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3732              		.loc 1 2076 11 is_stmt 0 view .LVU1203
 3733 000a 03F01C03 		and	r3, r3, #28
 3734              	.LVL276:
2079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3735              		.loc 1 2079 3 is_stmt 1 view .LVU1204
2079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3736              		.loc 1 2079 24 is_stmt 0 view .LVU1205
 3737 000e C902     		lsls	r1, r1, #11
 3738              	.LVL277:
2079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3739              		.loc 1 2079 32 view .LVU1206
 3740 0010 89B2     		uxth	r1, r1
2079:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register a
 3741              		.loc 1 2079 11 view .LVU1207
 3742 0012 1943     		orrs	r1, r1, r3
 3743              	.LVL278:
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
ARM GAS  /tmp/ccJAn5hv.s 			page 157


 3744              		.loc 1 2080 3 is_stmt 1 view .LVU1208
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3745              		.loc 1 2080 33 is_stmt 0 view .LVU1209
 3746 0014 9401     		lsls	r4, r2, #6
2080:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode     
 3747              		.loc 1 2080 40 view .LVU1210
 3748 0016 04F4F864 		and	r4, r4, #1984
 3749              	.LVL279:
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 3750              		.loc 1 2081 3 is_stmt 1 view .LVU1211
2081:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit  
 3751              		.loc 1 2081 11 is_stmt 0 view .LVU1212
 3752 001a 0C43     		orrs	r4, r4, r1
 3753              	.LVL280:
2082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3754              		.loc 1 2082 3 is_stmt 1 view .LVU1213
2082:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3755              		.loc 1 2082 11 is_stmt 0 view .LVU1214
 3756 001c 44F00104 		orr	r4, r4, #1
 3757              	.LVL281:
2085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3758              		.loc 1 2085 3 is_stmt 1 view .LVU1215
2085:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3759              		.loc 1 2085 28 is_stmt 0 view .LVU1216
 3760 0020 0461     		str	r4, [r0, #16]
2088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3761              		.loc 1 2088 3 is_stmt 1 view .LVU1217
2088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3762              		.loc 1 2088 15 is_stmt 0 view .LVU1218
 3763 0022 FFF7FEFF 		bl	HAL_GetTick
 3764              	.LVL282:
2088:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3765              		.loc 1 2088 15 view .LVU1219
 3766 0026 0746     		mov	r7, r0
 3767              	.LVL283:
2091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3768              		.loc 1 2091 3 is_stmt 1 view .LVU1220
2091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3769              		.loc 1 2091 9 is_stmt 0 view .LVU1221
 3770 0028 01E0     		b	.L232
 3771              	.LVL284:
 3772              	.L238:
2099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3773              		.loc 1 2099 5 is_stmt 1 view .LVU1222
2099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3774              		.loc 1 2099 19 is_stmt 0 view .LVU1223
 3775 002a 2B68     		ldr	r3, [r5]
2099:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3776              		.loc 1 2099 13 view .LVU1224
 3777 002c 1C69     		ldr	r4, [r3, #16]
 3778              	.LVL285:
 3779              	.L232:
2091:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3780              		.loc 1 2091 38 is_stmt 1 view .LVU1225
 3781 002e 14F0010F 		tst	r4, #1
 3782 0032 07D0     		beq	.L237
2094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
ARM GAS  /tmp/ccJAn5hv.s 			page 158


 3783              		.loc 1 2094 5 view .LVU1226
2094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3784              		.loc 1 2094 10 is_stmt 0 view .LVU1227
 3785 0034 FFF7FEFF 		bl	HAL_GetTick
 3786              	.LVL286:
2094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3787              		.loc 1 2094 24 view .LVU1228
 3788 0038 C01B     		subs	r0, r0, r7
2094:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3789              		.loc 1 2094 8 view .LVU1229
 3790 003a B0F5803F 		cmp	r0, #65536
 3791 003e F4D3     		bcc	.L238
2096:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 3792              		.loc 1 2096 14 view .LVU1230
 3793 0040 0120     		movs	r0, #1
 3794 0042 04E0     		b	.L233
 3795              	.L237:
2103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3796              		.loc 1 2103 3 is_stmt 1 view .LVU1231
2103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3797              		.loc 1 2103 31 is_stmt 0 view .LVU1232
 3798 0044 2B68     		ldr	r3, [r5]
2103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3799              		.loc 1 2103 41 view .LVU1233
 3800 0046 5B69     		ldr	r3, [r3, #20]
2103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3801              		.loc 1 2103 14 view .LVU1234
 3802 0048 9BB2     		uxth	r3, r3
 3803 004a 3360     		str	r3, [r6]
2105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3804              		.loc 1 2105 3 is_stmt 1 view .LVU1235
2105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3805              		.loc 1 2105 10 is_stmt 0 view .LVU1236
 3806 004c 0020     		movs	r0, #0
 3807              	.L233:
2106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3808              		.loc 1 2106 1 view .LVU1237
 3809 004e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
2106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3810              		.loc 1 2106 1 view .LVU1238
 3811              		.cfi_endproc
 3812              	.LFE163:
 3814              		.section	.text.HAL_ETH_WritePHYRegister,"ax",%progbits
 3815              		.align	1
 3816              		.global	HAL_ETH_WritePHYRegister
 3817              		.syntax unified
 3818              		.thumb
 3819              		.thumb_func
 3821              	HAL_ETH_WritePHYRegister:
 3822              	.LVL287:
 3823              	.LFB164:
2120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 3824              		.loc 1 2120 1 is_stmt 1 view -0
 3825              		.cfi_startproc
 3826              		@ args = 0, pretend = 0, frame = 0
 3827              		@ frame_needed = 0, uses_anonymous_args = 0
2120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
ARM GAS  /tmp/ccJAn5hv.s 			page 159


 3828              		.loc 1 2120 1 is_stmt 0 view .LVU1240
 3829 0000 70B5     		push	{r4, r5, r6, lr}
 3830              	.LCFI30:
 3831              		.cfi_def_cfa_offset 16
 3832              		.cfi_offset 4, -16
 3833              		.cfi_offset 5, -12
 3834              		.cfi_offset 6, -8
 3835              		.cfi_offset 14, -4
 3836 0002 0546     		mov	r5, r0
2121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tickstart;
 3837              		.loc 1 2121 3 is_stmt 1 view .LVU1241
2122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3838              		.loc 1 2122 3 view .LVU1242
2125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3839              		.loc 1 2125 3 view .LVU1243
2125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3840              		.loc 1 2125 17 is_stmt 0 view .LVU1244
 3841 0004 0668     		ldr	r6, [r0]
2125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3842              		.loc 1 2125 11 view .LVU1245
 3843 0006 3069     		ldr	r0, [r6, #16]
 3844              	.LVL288:
2128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3845              		.loc 1 2128 3 is_stmt 1 view .LVU1246
2128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3846              		.loc 1 2128 11 is_stmt 0 view .LVU1247
 3847 0008 00F01C00 		and	r0, r0, #28
 3848              	.LVL289:
2131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3849              		.loc 1 2131 3 is_stmt 1 view .LVU1248
2131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3850              		.loc 1 2131 24 is_stmt 0 view .LVU1249
 3851 000c C902     		lsls	r1, r1, #11
 3852              	.LVL290:
2131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3853              		.loc 1 2131 32 view .LVU1250
 3854 000e 89B2     		uxth	r1, r1
2131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register add
 3855              		.loc 1 2131 11 view .LVU1251
 3856 0010 0143     		orrs	r1, r1, r0
 3857              	.LVL291:
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3858              		.loc 1 2132 3 is_stmt 1 view .LVU1252
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3859              		.loc 1 2132 33 is_stmt 0 view .LVU1253
 3860 0012 9401     		lsls	r4, r2, #6
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3861              		.loc 1 2132 40 view .LVU1254
 3862 0014 04F4F864 		and	r4, r4, #1984
2132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 3863              		.loc 1 2132 11 view .LVU1255
 3864 0018 0C43     		orrs	r4, r4, r1
 3865              	.LVL292:
2133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 3866              		.loc 1 2133 3 is_stmt 1 view .LVU1256
2134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3867              		.loc 1 2134 3 view .LVU1257
ARM GAS  /tmp/ccJAn5hv.s 			page 160


2134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3868              		.loc 1 2134 11 is_stmt 0 view .LVU1258
 3869 001a 44F00304 		orr	r4, r4, #3
 3870              	.LVL293:
2137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3871              		.loc 1 2137 3 is_stmt 1 view .LVU1259
 3872 001e 9BB2     		uxth	r3, r3
 3873              	.LVL294:
2137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3874              		.loc 1 2137 28 is_stmt 0 view .LVU1260
 3875 0020 7361     		str	r3, [r6, #20]
2140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3876              		.loc 1 2140 3 is_stmt 1 view .LVU1261
2140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3877              		.loc 1 2140 7 is_stmt 0 view .LVU1262
 3878 0022 2B68     		ldr	r3, [r5]
2140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3879              		.loc 1 2140 28 view .LVU1263
 3880 0024 1C61     		str	r4, [r3, #16]
2143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3881              		.loc 1 2143 3 is_stmt 1 view .LVU1264
2143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3882              		.loc 1 2143 15 is_stmt 0 view .LVU1265
 3883 0026 FFF7FEFF 		bl	HAL_GetTick
 3884              	.LVL295:
2143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3885              		.loc 1 2143 15 view .LVU1266
 3886 002a 0646     		mov	r6, r0
 3887              	.LVL296:
2146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3888              		.loc 1 2146 3 is_stmt 1 view .LVU1267
2146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3889              		.loc 1 2146 9 is_stmt 0 view .LVU1268
 3890 002c 01E0     		b	.L240
 3891              	.LVL297:
 3892              	.L246:
2154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3893              		.loc 1 2154 5 is_stmt 1 view .LVU1269
2154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3894              		.loc 1 2154 19 is_stmt 0 view .LVU1270
 3895 002e 2B68     		ldr	r3, [r5]
2154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 3896              		.loc 1 2154 13 view .LVU1271
 3897 0030 1C69     		ldr	r4, [r3, #16]
 3898              	.LVL298:
 3899              	.L240:
2146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3900              		.loc 1 2146 38 is_stmt 1 view .LVU1272
 3901 0032 14F0010F 		tst	r4, #1
 3902 0036 07D0     		beq	.L245
2149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3903              		.loc 1 2149 5 view .LVU1273
2149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3904              		.loc 1 2149 10 is_stmt 0 view .LVU1274
 3905 0038 FFF7FEFF 		bl	HAL_GetTick
 3906              	.LVL299:
2149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
ARM GAS  /tmp/ccJAn5hv.s 			page 161


 3907              		.loc 1 2149 24 view .LVU1275
 3908 003c 801B     		subs	r0, r0, r6
2149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     {
 3909              		.loc 1 2149 8 view .LVU1276
 3910 003e B0F5803F 		cmp	r0, #65536
 3911 0042 F4D3     		bcc	.L246
2151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     }
 3912              		.loc 1 2151 14 view .LVU1277
 3913 0044 0120     		movs	r0, #1
 3914 0046 00E0     		b	.L241
 3915              	.L245:
2157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 3916              		.loc 1 2157 10 view .LVU1278
 3917 0048 0020     		movs	r0, #0
 3918              	.L241:
2158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3919              		.loc 1 2158 1 view .LVU1279
 3920 004a 70BD     		pop	{r4, r5, r6, pc}
2158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 3921              		.loc 1 2158 1 view .LVU1280
 3922              		.cfi_endproc
 3923              	.LFE164:
 3925              		.section	.text.HAL_ETH_GetMACConfig,"ax",%progbits
 3926              		.align	1
 3927              		.global	HAL_ETH_GetMACConfig
 3928              		.syntax unified
 3929              		.thumb
 3930              		.thumb_func
 3932              	HAL_ETH_GetMACConfig:
 3933              	.LVL300:
 3934              	.LFB165:
2187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 3935              		.loc 1 2187 1 is_stmt 1 view -0
 3936              		.cfi_startproc
 3937              		@ args = 0, pretend = 0, frame = 0
 3938              		@ frame_needed = 0, uses_anonymous_args = 0
 3939              		@ link register save eliminated.
2188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3940              		.loc 1 2188 3 view .LVU1282
2188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 3941              		.loc 1 2188 6 is_stmt 0 view .LVU1283
 3942 0000 0029     		cmp	r1, #0
 3943 0002 74D0     		beq	.L249
2194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 3944              		.loc 1 2194 3 is_stmt 1 view .LVU1284
2194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 3945              		.loc 1 2194 30 is_stmt 0 view .LVU1285
 3946 0004 0268     		ldr	r2, [r0]
 3947 0006 1268     		ldr	r2, [r2]
2194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 3948              		.loc 1 2194 97 view .LVU1286
 3949 0008 C2F30012 		ubfx	r2, r2, #4, #1
2194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 3950              		.loc 1 2194 26 view .LVU1287
 3951 000c 81F82820 		strb	r2, [r1, #40]
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 3952              		.loc 1 2195 3 is_stmt 1 view .LVU1288
ARM GAS  /tmp/ccJAn5hv.s 			page 162


2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 3953              		.loc 1 2195 27 is_stmt 0 view .LVU1289
 3954 0010 0268     		ldr	r2, [r0]
 3955 0012 1268     		ldr	r2, [r2]
 3956 0014 02F06002 		and	r2, r2, #96
2195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABL
 3957              		.loc 1 2195 25 view .LVU1290
 3958 0018 4A62     		str	r2, [r1, #36]
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 3959              		.loc 1 2196 3 is_stmt 1 view .LVU1291
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 3960              		.loc 1 2196 34 is_stmt 0 view .LVU1292
 3961 001a 0268     		ldr	r2, [r0]
 3962 001c 1268     		ldr	r2, [r2]
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 3963              		.loc 1 2196 102 view .LVU1293
 3964 001e 12F4007F 		tst	r2, #512
 3965 0022 0CBF     		ite	eq
 3966 0024 0122     		moveq	r2, #1
 3967 0026 0022     		movne	r2, #0
2196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0
 3968              		.loc 1 2196 30 view .LVU1294
 3969 0028 81F82020 		strb	r2, [r1, #32]
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 3970              		.loc 1 2197 3 is_stmt 1 view .LVU1295
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 3971              		.loc 1 2197 43 is_stmt 0 view .LVU1296
 3972 002c 0268     		ldr	r2, [r0]
 3973 002e 1268     		ldr	r2, [r2]
2198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : D
 3974              		.loc 1 2198 50 view .LVU1297
 3975 0030 C2F30042 		ubfx	r2, r2, #16, #1
2197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                         ? ENABLE : DISABLE;
 3976              		.loc 1 2197 39 view .LVU1298
 3977 0034 CA77     		strb	r2, [r1, #31]
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 3978              		.loc 1 2199 3 is_stmt 1 view .LVU1299
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 3979              		.loc 1 2199 27 is_stmt 0 view .LVU1300
 3980 0036 0268     		ldr	r2, [r0]
 3981 0038 1268     		ldr	r2, [r2]
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 3982              		.loc 1 2199 97 view .LVU1301
 3983 003a 12F4005F 		tst	r2, #8192
 3984 003e 0CBF     		ite	eq
 3985 0040 0122     		moveq	r2, #1
 3986 0042 0022     		movne	r2, #0
2199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : D
 3987              		.loc 1 2199 23 view .LVU1302
 3988 0044 8A77     		strb	r2, [r1, #30]
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 3989              		.loc 1 2200 3 is_stmt 1 view .LVU1303
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 3990              		.loc 1 2200 29 is_stmt 0 view .LVU1304
 3991 0046 0268     		ldr	r2, [r0]
 3992 0048 1268     		ldr	r2, [r2]
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
ARM GAS  /tmp/ccJAn5hv.s 			page 163


 3993              		.loc 1 2200 97 view .LVU1305
 3994 004a C2F30032 		ubfx	r2, r2, #12, #1
2200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 3995              		.loc 1 2200 25 view .LVU1306
 3996 004e 0A77     		strb	r2, [r1, #28]
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 3997              		.loc 1 2201 3 is_stmt 1 view .LVU1307
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 3998              		.loc 1 2201 25 is_stmt 0 view .LVU1308
 3999 0050 0268     		ldr	r2, [r0]
 4000 0052 1268     		ldr	r2, [r2]
 4001 0054 02F40062 		and	r2, r2, #2048
2201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 4002              		.loc 1 2201 23 view .LVU1309
 4003 0058 8A61     		str	r2, [r1, #24]
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4004              		.loc 1 2202 3 is_stmt 1 view .LVU1310
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4005              		.loc 1 2202 20 is_stmt 0 view .LVU1311
 4006 005a 0268     		ldr	r2, [r0]
 4007 005c 1268     		ldr	r2, [r2]
 4008 005e 02F48042 		and	r2, r2, #16384
2202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABL
 4009              		.loc 1 2202 18 view .LVU1312
 4010 0062 4A61     		str	r2, [r1, #20]
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4011              		.loc 1 2203 3 is_stmt 1 view .LVU1313
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4012              		.loc 1 2203 23 is_stmt 0 view .LVU1314
 4013 0064 0268     		ldr	r2, [r0]
 4014 0066 1268     		ldr	r2, [r2]
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4015              		.loc 1 2203 92 view .LVU1315
 4016 0068 12F4800F 		tst	r2, #4194304
 4017 006c 0CBF     		ite	eq
 4018 006e 0122     		moveq	r2, #1
 4019 0070 0022     		movne	r2, #0
2203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISA
 4020              		.loc 1 2203 19 view .LVU1316
 4021 0072 4A74     		strb	r2, [r1, #17]
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4022              		.loc 1 2204 3 is_stmt 1 view .LVU1317
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4023              		.loc 1 2204 25 is_stmt 0 view .LVU1318
 4024 0074 0268     		ldr	r2, [r0]
 4025 0076 1268     		ldr	r2, [r2]
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4026              		.loc 1 2204 94 view .LVU1319
 4027 0078 12F4000F 		tst	r2, #8388608
 4028 007c 0CBF     		ite	eq
 4029 007e 0122     		moveq	r2, #1
 4030 0080 0022     		movne	r2, #0
2204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? E
 4031              		.loc 1 2204 21 view .LVU1320
 4032 0082 0A74     		strb	r2, [r1, #16]
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4033              		.loc 1 2205 3 is_stmt 1 view .LVU1321
ARM GAS  /tmp/ccJAn5hv.s 			page 164


2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4034              		.loc 1 2205 37 is_stmt 0 view .LVU1322
 4035 0084 0268     		ldr	r2, [r0]
 4036 0086 1268     		ldr	r2, [r2]
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4037              		.loc 1 2205 106 view .LVU1323
 4038 0088 C2F3C012 		ubfx	r2, r2, #7, #1
2205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 4039              		.loc 1 2205 33 view .LVU1324
 4040 008c CA73     		strb	r2, [r1, #15]
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4041              		.loc 1 2206 3 is_stmt 1 view .LVU1325
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4042              		.loc 1 2206 32 is_stmt 0 view .LVU1326
 4043 008e 0268     		ldr	r2, [r0]
 4044 0090 1268     		ldr	r2, [r2]
 4045 0092 02F46022 		and	r2, r2, #917504
2206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENAB
 4046              		.loc 1 2206 30 view .LVU1327
 4047 0096 8A60     		str	r2, [r1, #8]
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4048              		.loc 1 2207 3 is_stmt 1 view .LVU1328
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4049              		.loc 1 2207 32 is_stmt 0 view .LVU1329
 4050 0098 0268     		ldr	r2, [r0]
 4051 009a 1268     		ldr	r2, [r2]
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4052              		.loc 1 2207 103 view .LVU1330
 4053 009c C2F38022 		ubfx	r2, r2, #10, #1
2207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4054              		.loc 1 2207 28 view .LVU1331
 4055 00a0 0A71     		strb	r2, [r1, #4]
2210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4056              		.loc 1 2210 3 is_stmt 1 view .LVU1332
2210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4057              		.loc 1 2210 36 is_stmt 0 view .LVU1333
 4058 00a2 0268     		ldr	r2, [r0]
 4059 00a4 9269     		ldr	r2, [r2, #24]
2210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4060              		.loc 1 2210 107 view .LVU1334
 4061 00a6 C2F34002 		ubfx	r2, r2, #1, #1
2210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENA
 4062              		.loc 1 2210 32 view .LVU1335
 4063 00aa 81F85420 		strb	r2, [r1, #84]
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4064              		.loc 1 2211 3 is_stmt 1 view .LVU1336
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4065              		.loc 1 2211 32 is_stmt 0 view .LVU1337
 4066 00ae 0268     		ldr	r2, [r0]
 4067 00b0 9269     		ldr	r2, [r2, #24]
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 4068              		.loc 1 2211 104 view .LVU1338
 4069 00b2 12F0800F 		tst	r2, #128
 4070 00b6 0CBF     		ite	eq
 4071 00b8 0122     		moveq	r2, #1
 4072 00ba 0022     		movne	r2, #0
2211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
ARM GAS  /tmp/ccJAn5hv.s 			page 165


 4073              		.loc 1 2211 28 view .LVU1339
 4074 00bc 81F84C20 		strb	r2, [r1, #76]
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4075              		.loc 1 2212 3 is_stmt 1 view .LVU1340
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4076              		.loc 1 2212 32 is_stmt 0 view .LVU1341
 4077 00c0 0268     		ldr	r2, [r0]
 4078 00c2 9269     		ldr	r2, [r2, #24]
 4079 00c4 02F03002 		and	r2, r2, #48
2212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 4080              		.loc 1 2212 30 view .LVU1342
 4081 00c8 0A65     		str	r2, [r1, #80]
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4082              		.loc 1 2213 3 is_stmt 1 view .LVU1343
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4083              		.loc 1 2213 25 is_stmt 0 view .LVU1344
 4084 00ca 0268     		ldr	r2, [r0]
 4085 00cc 9269     		ldr	r2, [r2, #24]
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4086              		.loc 1 2213 73 view .LVU1345
 4087 00ce 120C     		lsrs	r2, r2, #16
2213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? 
 4088              		.loc 1 2213 22 view .LVU1346
 4089 00d0 8A64     		str	r2, [r1, #72]
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4090              		.loc 1 2214 3 is_stmt 1 view .LVU1347
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4091              		.loc 1 2214 35 is_stmt 0 view .LVU1348
 4092 00d2 0268     		ldr	r2, [r0]
 4093 00d4 9269     		ldr	r2, [r2, #24]
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4094              		.loc 1 2214 107 view .LVU1349
 4095 00d6 C2F38002 		ubfx	r2, r2, #2, #1
2214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 
 4096              		.loc 1 2214 31 view .LVU1350
 4097 00da 81F85620 		strb	r2, [r1, #86]
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4098              		.loc 1 2215 3 is_stmt 1 view .LVU1351
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4099              		.loc 1 2215 41 is_stmt 0 view .LVU1352
 4100 00de 0268     		ldr	r2, [r0]
 4101 00e0 9269     		ldr	r2, [r2, #24]
2216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4102              		.loc 1 2216 48 view .LVU1353
 4103 00e2 C2F3C002 		ubfx	r2, r2, #3, #1
2215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                       ? ENABLE : DISABLE;
 4104              		.loc 1 2215 37 view .LVU1354
 4105 00e6 81F85520 		strb	r2, [r1, #85]
2218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4106              		.loc 1 2218 3 is_stmt 1 view .LVU1355
2218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4107              		.loc 1 2218 10 is_stmt 0 view .LVU1356
 4108 00ea 0020     		movs	r0, #0
 4109              	.LVL301:
2218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4110              		.loc 1 2218 10 view .LVU1357
 4111 00ec 7047     		bx	lr
ARM GAS  /tmp/ccJAn5hv.s 			page 166


 4112              	.LVL302:
 4113              	.L249:
2190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4114              		.loc 1 2190 12 view .LVU1358
 4115 00ee 0120     		movs	r0, #1
 4116              	.LVL303:
2219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4117              		.loc 1 2219 1 view .LVU1359
 4118 00f0 7047     		bx	lr
 4119              		.cfi_endproc
 4120              	.LFE165:
 4122              		.section	.text.HAL_ETH_GetDMAConfig,"ax",%progbits
 4123              		.align	1
 4124              		.global	HAL_ETH_GetDMAConfig
 4125              		.syntax unified
 4126              		.thumb
 4127              		.thumb_func
 4129              	HAL_ETH_GetDMAConfig:
 4130              	.LVL304:
 4131              	.LFB166:
2230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4132              		.loc 1 2230 1 is_stmt 1 view -0
 4133              		.cfi_startproc
 4134              		@ args = 0, pretend = 0, frame = 0
 4135              		@ frame_needed = 0, uses_anonymous_args = 0
 4136              		@ link register save eliminated.
2231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4137              		.loc 1 2231 3 view .LVU1361
2231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4138              		.loc 1 2231 6 is_stmt 0 view .LVU1362
 4139 0000 0029     		cmp	r1, #0
 4140 0002 00F08280 		beq	.L252
2236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_R
 4141              		.loc 1 2236 3 is_stmt 1 view .LVU1363
2236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_R
 4142              		.loc 1 2236 29 is_stmt 0 view .LVU1364
 4143 0006 0268     		ldr	r2, [r0]
 4144 0008 02F58052 		add	r2, r2, #4096
 4145 000c 1268     		ldr	r2, [r2]
 4146 000e 22F47F52 		bic	r2, r2, #16320
 4147 0012 22F03D02 		bic	r2, r2, #61
 4148 0016 1204     		lsls	r2, r2, #16
 4149 0018 120C     		lsrs	r2, r2, #16
2236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                     (ETH_DMAARBITRATION_RXPRIORTX | ETH_DMAARBITRATION_ROUNDROBIN_R
 4150              		.loc 1 2236 27 view .LVU1365
 4151 001a 0A60     		str	r2, [r1]
2238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4152              		.loc 1 2238 3 is_stmt 1 view .LVU1366
2238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4153              		.loc 1 2238 36 is_stmt 0 view .LVU1367
 4154 001c 0268     		ldr	r2, [r0]
 4155 001e 02F58052 		add	r2, r2, #4096
 4156 0022 1268     		ldr	r2, [r2]
2238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
 4157              		.loc 1 2238 108 view .LVU1368
 4158 0024 C2F34062 		ubfx	r2, r2, #25, #1
2238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->BurstMode = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_FB | ETH_DMABMR_MB);
ARM GAS  /tmp/ccJAn5hv.s 			page 167


 4159              		.loc 1 2238 32 view .LVU1369
 4160 0028 0A71     		strb	r2, [r1, #4]
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4161              		.loc 1 2239 3 is_stmt 1 view .LVU1370
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4162              		.loc 1 2239 24 is_stmt 0 view .LVU1371
 4163 002a 0268     		ldr	r2, [r0]
 4164 002c 02F58052 		add	r2, r2, #4096
 4165 0030 1268     		ldr	r2, [r2]
 4166 0032 22F07B42 		bic	r2, r2, #-83886080
 4167 0036 22F47E02 		bic	r2, r2, #16646144
 4168 003a 120C     		lsrs	r2, r2, #16
 4169 003c 1204     		lsls	r2, r2, #16
2239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->RxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_RDP);
 4170              		.loc 1 2239 22 view .LVU1372
 4171 003e 8A60     		str	r2, [r1, #8]
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4172              		.loc 1 2240 3 is_stmt 1 view .LVU1373
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4173              		.loc 1 2240 31 is_stmt 0 view .LVU1374
 4174 0040 0268     		ldr	r2, [r0]
 4175 0042 02F58052 		add	r2, r2, #4096
 4176 0046 1268     		ldr	r2, [r2]
 4177 0048 02F4FC02 		and	r2, r2, #8257536
2240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TxDMABurstLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_PBL);
 4178              		.loc 1 2240 29 view .LVU1375
 4179 004c 8A61     		str	r2, [r1, #24]
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4180              		.loc 1 2241 3 is_stmt 1 view .LVU1376
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4181              		.loc 1 2241 31 is_stmt 0 view .LVU1377
 4182 004e 0268     		ldr	r2, [r0]
 4183 0050 02F58052 		add	r2, r2, #4096
 4184 0054 1268     		ldr	r2, [r2]
 4185 0056 02F47C52 		and	r2, r2, #16128
2241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->EnhancedDescriptorFormat = ((READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_EDE) >> 7) > 0U
 4186              		.loc 1 2241 29 view .LVU1378
 4187 005a 0A61     		str	r2, [r1, #16]
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4188              		.loc 1 2242 3 is_stmt 1 view .LVU1379
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4189              		.loc 1 2242 41 is_stmt 0 view .LVU1380
 4190 005c 0268     		ldr	r2, [r0]
 4191 005e 02F58052 		add	r2, r2, #4096
 4192 0062 1268     		ldr	r2, [r2]
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4193              		.loc 1 2242 111 view .LVU1381
 4194 0064 C2F3C012 		ubfx	r2, r2, #7, #1
2242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->DescriptorSkipLength = READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_DSL) >> 2;
 4195              		.loc 1 2242 37 view .LVU1382
 4196 0068 81F82520 		strb	r2, [r1, #37]
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4197              		.loc 1 2243 3 is_stmt 1 view .LVU1383
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4198              		.loc 1 2243 35 is_stmt 0 view .LVU1384
 4199 006c 0268     		ldr	r2, [r0]
 4200 006e 02F58052 		add	r2, r2, #4096
ARM GAS  /tmp/ccJAn5hv.s 			page 168


 4201 0072 1268     		ldr	r2, [r2]
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4202              		.loc 1 2243 84 view .LVU1385
 4203 0074 C2F38402 		ubfx	r2, r2, #2, #5
2243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4204              		.loc 1 2243 33 view .LVU1386
 4205 0078 8A62     		str	r2, [r1, #40]
2245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4206              		.loc 1 2245 3 is_stmt 1 view .LVU1387
2245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4207              		.loc 1 2245 44 is_stmt 0 view .LVU1388
 4208 007a 0268     		ldr	r2, [r0]
 4209 007c 02F58052 		add	r2, r2, #4096
 4210 0080 9269     		ldr	r2, [r2, #24]
2246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RSF) >> 25) > 0U) ? 
 4211              		.loc 1 2246 95 view .LVU1389
 4212 0082 12F0806F 		tst	r2, #67108864
 4213 0086 0CBF     		ite	eq
 4214 0088 0122     		moveq	r2, #1
 4215 008a 0022     		movne	r2, #0
2245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_DTCEFD) >> 26) > 0U) ? DISABLE : ENA
 4216              		.loc 1 2245 40 view .LVU1390
 4217 008c 0A73     		strb	r2, [r1, #12]
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4218              		.loc 1 2247 3 is_stmt 1 view .LVU1391
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4219              		.loc 1 2247 36 is_stmt 0 view .LVU1392
 4220 008e 0268     		ldr	r2, [r0]
 4221 0090 02F58052 		add	r2, r2, #4096
 4222 0094 9269     		ldr	r2, [r2, #24]
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4223              		.loc 1 2247 107 view .LVU1393
 4224 0096 C2F34062 		ubfx	r2, r2, #25, #1
2247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->FlushRxPacket = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FTF) >> 20) > 0U) ? DISABL
 4225              		.loc 1 2247 32 view .LVU1394
 4226 009a 4A73     		strb	r2, [r1, #13]
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4227              		.loc 1 2248 3 is_stmt 1 view .LVU1395
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4228              		.loc 1 2248 30 is_stmt 0 view .LVU1396
 4229 009c 0268     		ldr	r2, [r0]
 4230 009e 02F58052 		add	r2, r2, #4096
 4231 00a2 9269     		ldr	r2, [r2, #24]
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4232              		.loc 1 2248 102 view .LVU1397
 4233 00a4 12F4801F 		tst	r2, #1048576
 4234 00a8 0CBF     		ite	eq
 4235 00aa 0122     		moveq	r2, #1
 4236 00ac 0022     		movne	r2, #0
2248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitStoreForward = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TSF) >> 21) > 0U) ?
 4237              		.loc 1 2248 26 view .LVU1398
 4238 00ae 4A77     		strb	r2, [r1, #29]
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4239              		.loc 1 2249 3 is_stmt 1 view .LVU1399
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4240              		.loc 1 2249 37 is_stmt 0 view .LVU1400
 4241 00b0 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccJAn5hv.s 			page 169


 4242 00b2 02F58052 		add	r2, r2, #4096
 4243 00b6 9269     		ldr	r2, [r2, #24]
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4244              		.loc 1 2249 108 view .LVU1401
 4245 00b8 C2F34052 		ubfx	r2, r2, #21, #1
2249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->TransmitThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_TTC);
 4246              		.loc 1 2249 33 view .LVU1402
 4247 00bc 8A73     		strb	r2, [r1, #14]
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4248              		.loc 1 2250 3 is_stmt 1 view .LVU1403
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4249              		.loc 1 2250 39 is_stmt 0 view .LVU1404
 4250 00be 0268     		ldr	r2, [r0]
 4251 00c0 02F58052 		add	r2, r2, #4096
 4252 00c4 9269     		ldr	r2, [r2, #24]
 4253 00c6 02F4E032 		and	r2, r2, #114688
2250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardErrorFrames = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_FEF) >> 7) > 0U) ? EN
 4254              		.loc 1 2250 37 view .LVU1405
 4255 00ca 4A61     		str	r2, [r1, #20]
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4256              		.loc 1 2251 3 is_stmt 1 view .LVU1406
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4257              		.loc 1 2251 35 is_stmt 0 view .LVU1407
 4258 00cc 0268     		ldr	r2, [r0]
 4259 00ce 02F58052 		add	r2, r2, #4096
 4260 00d2 9269     		ldr	r2, [r2, #24]
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4261              		.loc 1 2251 105 view .LVU1408
 4262 00d4 C2F3C012 		ubfx	r2, r2, #7, #1
2251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ForwardUndersizedGoodFrames = ((READ_BIT(heth->Instance->DMAOMR,
 4263              		.loc 1 2251 31 view .LVU1409
 4264 00d8 0A77     		strb	r2, [r1, #28]
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4265              		.loc 1 2252 3 is_stmt 1 view .LVU1410
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4266              		.loc 1 2252 44 is_stmt 0 view .LVU1411
 4267 00da 0268     		ldr	r2, [r0]
 4268 00dc 02F58052 		add	r2, r2, #4096
 4269 00e0 9269     		ldr	r2, [r2, #24]
2253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->ReceiveThresholdControl = READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_RTC);
 4270              		.loc 1 2253 91 view .LVU1412
 4271 00e2 C2F38012 		ubfx	r2, r2, #6, #1
2252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                     ETH_DMAOMR_FUGF) >> 6) > 0U) ? ENABLE : DISABLE
 4272              		.loc 1 2252 40 view .LVU1413
 4273 00e6 8A77     		strb	r2, [r1, #30]
2254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4274              		.loc 1 2254 3 is_stmt 1 view .LVU1414
2254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4275              		.loc 1 2254 38 is_stmt 0 view .LVU1415
 4276 00e8 0268     		ldr	r2, [r0]
 4277 00ea 02F58052 		add	r2, r2, #4096
 4278 00ee 9269     		ldr	r2, [r2, #24]
 4279 00f0 02F01802 		and	r2, r2, #24
2254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   dmaconf->SecondFrameOperate = ((READ_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_OSF) >> 2) > 0U) ? EN
 4280              		.loc 1 2254 36 view .LVU1416
 4281 00f4 0A62     		str	r2, [r1, #32]
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
ARM GAS  /tmp/ccJAn5hv.s 			page 170


 4282              		.loc 1 2255 3 is_stmt 1 view .LVU1417
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4283              		.loc 1 2255 35 is_stmt 0 view .LVU1418
 4284 00f6 0268     		ldr	r2, [r0]
 4285 00f8 02F58052 		add	r2, r2, #4096
 4286 00fc 9269     		ldr	r2, [r2, #24]
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4287              		.loc 1 2255 105 view .LVU1419
 4288 00fe C2F38002 		ubfx	r2, r2, #2, #1
2255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4289              		.loc 1 2255 31 view .LVU1420
 4290 0102 81F82420 		strb	r2, [r1, #36]
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4291              		.loc 1 2257 3 is_stmt 1 view .LVU1421
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4292              		.loc 1 2257 10 is_stmt 0 view .LVU1422
 4293 0106 0020     		movs	r0, #0
 4294              	.LVL305:
2257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4295              		.loc 1 2257 10 view .LVU1423
 4296 0108 7047     		bx	lr
 4297              	.LVL306:
 4298              	.L252:
2233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4299              		.loc 1 2233 12 view .LVU1424
 4300 010a 0120     		movs	r0, #1
 4301              	.LVL307:
2258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4302              		.loc 1 2258 1 view .LVU1425
 4303 010c 7047     		bx	lr
 4304              		.cfi_endproc
 4305              	.LFE166:
 4307              		.section	.text.HAL_ETH_SetMACConfig,"ax",%progbits
 4308              		.align	1
 4309              		.global	HAL_ETH_SetMACConfig
 4310              		.syntax unified
 4311              		.thumb
 4312              		.thumb_func
 4314              	HAL_ETH_SetMACConfig:
 4315              	.LVL308:
 4316              	.LFB167:
2269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 4317              		.loc 1 2269 1 is_stmt 1 view -0
 4318              		.cfi_startproc
 4319              		@ args = 0, pretend = 0, frame = 0
 4320              		@ frame_needed = 0, uses_anonymous_args = 0
2270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4321              		.loc 1 2270 3 view .LVU1427
2270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4322              		.loc 1 2270 6 is_stmt 0 view .LVU1428
 4323 0000 51B1     		cbz	r1, .L255
2269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (macconf == NULL)
 4324              		.loc 1 2269 1 view .LVU1429
 4325 0002 08B5     		push	{r3, lr}
 4326              	.LCFI31:
 4327              		.cfi_def_cfa_offset 8
 4328              		.cfi_offset 3, -8
ARM GAS  /tmp/ccJAn5hv.s 			page 171


 4329              		.cfi_offset 14, -4
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4330              		.loc 1 2275 3 is_stmt 1 view .LVU1430
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4331              		.loc 1 2275 11 is_stmt 0 view .LVU1431
 4332 0004 D0F88430 		ldr	r3, [r0, #132]
2275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4333              		.loc 1 2275 6 view .LVU1432
 4334 0008 102B     		cmp	r3, #16
 4335 000a 01D0     		beq	.L261
2283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4336              		.loc 1 2283 12 view .LVU1433
 4337 000c 0120     		movs	r0, #1
 4338              	.LVL309:
 4339              	.L254:
2285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4340              		.loc 1 2285 1 view .LVU1434
 4341 000e 08BD     		pop	{r3, pc}
 4342              	.LVL310:
 4343              	.L261:
2277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4344              		.loc 1 2277 5 is_stmt 1 view .LVU1435
 4345 0010 FFF7FEFF 		bl	ETH_SetMACConfig
 4346              	.LVL311:
2279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4347              		.loc 1 2279 5 view .LVU1436
2279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4348              		.loc 1 2279 12 is_stmt 0 view .LVU1437
 4349 0014 0020     		movs	r0, #0
 4350 0016 FAE7     		b	.L254
 4351              	.LVL312:
 4352              	.L255:
 4353              	.LCFI32:
 4354              		.cfi_def_cfa_offset 0
 4355              		.cfi_restore 3
 4356              		.cfi_restore 14
2272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4357              		.loc 1 2272 12 view .LVU1438
 4358 0018 0120     		movs	r0, #1
 4359              	.LVL313:
2285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4360              		.loc 1 2285 1 view .LVU1439
 4361 001a 7047     		bx	lr
 4362              		.cfi_endproc
 4363              	.LFE167:
 4365              		.section	.text.HAL_ETH_SetDMAConfig,"ax",%progbits
 4366              		.align	1
 4367              		.global	HAL_ETH_SetDMAConfig
 4368              		.syntax unified
 4369              		.thumb
 4370              		.thumb_func
 4372              	HAL_ETH_SetDMAConfig:
 4373              	.LVL314:
 4374              	.LFB168:
2296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4375              		.loc 1 2296 1 is_stmt 1 view -0
 4376              		.cfi_startproc
ARM GAS  /tmp/ccJAn5hv.s 			page 172


 4377              		@ args = 0, pretend = 0, frame = 0
 4378              		@ frame_needed = 0, uses_anonymous_args = 0
2297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4379              		.loc 1 2297 3 view .LVU1441
2297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4380              		.loc 1 2297 6 is_stmt 0 view .LVU1442
 4381 0000 51B1     		cbz	r1, .L264
2296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (dmaconf == NULL)
 4382              		.loc 1 2296 1 view .LVU1443
 4383 0002 08B5     		push	{r3, lr}
 4384              	.LCFI33:
 4385              		.cfi_def_cfa_offset 8
 4386              		.cfi_offset 3, -8
 4387              		.cfi_offset 14, -4
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4388              		.loc 1 2302 3 is_stmt 1 view .LVU1444
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4389              		.loc 1 2302 11 is_stmt 0 view .LVU1445
 4390 0004 D0F88430 		ldr	r3, [r0, #132]
2302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4391              		.loc 1 2302 6 view .LVU1446
 4392 0008 102B     		cmp	r3, #16
 4393 000a 01D0     		beq	.L270
2310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4394              		.loc 1 2310 12 view .LVU1447
 4395 000c 0120     		movs	r0, #1
 4396              	.LVL315:
 4397              	.L263:
2312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4398              		.loc 1 2312 1 view .LVU1448
 4399 000e 08BD     		pop	{r3, pc}
 4400              	.LVL316:
 4401              	.L270:
2304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4402              		.loc 1 2304 5 is_stmt 1 view .LVU1449
 4403 0010 FFF7FEFF 		bl	ETH_SetDMAConfig
 4404              	.LVL317:
2306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4405              		.loc 1 2306 5 view .LVU1450
2306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4406              		.loc 1 2306 12 is_stmt 0 view .LVU1451
 4407 0014 0020     		movs	r0, #0
 4408 0016 FAE7     		b	.L263
 4409              	.LVL318:
 4410              	.L264:
 4411              	.LCFI34:
 4412              		.cfi_def_cfa_offset 0
 4413              		.cfi_restore 3
 4414              		.cfi_restore 14
2299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4415              		.loc 1 2299 12 view .LVU1452
 4416 0018 0120     		movs	r0, #1
 4417              	.LVL319:
2312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4418              		.loc 1 2312 1 view .LVU1453
 4419 001a 7047     		bx	lr
 4420              		.cfi_endproc
ARM GAS  /tmp/ccJAn5hv.s 			page 173


 4421              	.LFE168:
 4423              		.section	.text.HAL_ETH_SetMDIOClockRange,"ax",%progbits
 4424              		.align	1
 4425              		.global	HAL_ETH_SetMDIOClockRange
 4426              		.syntax unified
 4427              		.thumb
 4428              		.thumb_func
 4430              	HAL_ETH_SetMDIOClockRange:
 4431              	.LVL320:
 4432              	.LFB169:
2321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
 4433              		.loc 1 2321 1 is_stmt 1 view -0
 4434              		.cfi_startproc
 4435              		@ args = 0, pretend = 0, frame = 0
 4436              		@ frame_needed = 0, uses_anonymous_args = 0
2321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t hclk;
 4437              		.loc 1 2321 1 is_stmt 0 view .LVU1455
 4438 0000 38B5     		push	{r3, r4, r5, lr}
 4439              	.LCFI35:
 4440              		.cfi_def_cfa_offset 16
 4441              		.cfi_offset 3, -16
 4442              		.cfi_offset 4, -12
 4443              		.cfi_offset 5, -8
 4444              		.cfi_offset 14, -4
 4445 0002 0546     		mov	r5, r0
2322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg;
 4446              		.loc 1 2322 3 is_stmt 1 view .LVU1456
2323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4447              		.loc 1 2323 3 view .LVU1457
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4448              		.loc 1 2326 3 view .LVU1458
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4449              		.loc 1 2326 17 is_stmt 0 view .LVU1459
 4450 0004 0368     		ldr	r3, [r0]
2326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Clear CSR Clock Range CR[2:0] bits */
 4451              		.loc 1 2326 10 view .LVU1460
 4452 0006 1C69     		ldr	r4, [r3, #16]
 4453              	.LVL321:
2328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4454              		.loc 1 2328 3 is_stmt 1 view .LVU1461
2328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4455              		.loc 1 2328 10 is_stmt 0 view .LVU1462
 4456 0008 24F01C04 		bic	r4, r4, #28
 4457              	.LVL322:
2331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4458              		.loc 1 2331 3 is_stmt 1 view .LVU1463
2331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4459              		.loc 1 2331 10 is_stmt 0 view .LVU1464
 4460 000c FFF7FEFF 		bl	HAL_RCC_GetHCLKFreq
 4461              	.LVL323:
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4462              		.loc 1 2334 3 is_stmt 1 view .LVU1465
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4463              		.loc 1 2334 27 is_stmt 0 view .LVU1466
 4464 0010 104B     		ldr	r3, .L277
 4465 0012 0344     		add	r3, r3, r0
2334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/ccJAn5hv.s 			page 174


 4466              		.loc 1 2334 6 view .LVU1467
 4467 0014 104A     		ldr	r2, .L277+4
 4468 0016 9342     		cmp	r3, r2
 4469 0018 04D2     		bcs	.L272
2337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4470              		.loc 1 2337 5 is_stmt 1 view .LVU1468
2337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4471              		.loc 1 2337 12 is_stmt 0 view .LVU1469
 4472 001a 44F00804 		orr	r4, r4, #8
 4473              	.LVL324:
 4474              	.L273:
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4475              		.loc 1 2361 3 is_stmt 1 view .LVU1470
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4476              		.loc 1 2361 8 is_stmt 0 view .LVU1471
 4477 001e 2B68     		ldr	r3, [r5]
2361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4478              		.loc 1 2361 30 view .LVU1472
 4479 0020 1C61     		str	r4, [r3, #16]
2362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4480              		.loc 1 2362 1 view .LVU1473
 4481 0022 38BD     		pop	{r3, r4, r5, pc}
 4482              	.LVL325:
 4483              	.L272:
2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4484              		.loc 1 2339 8 is_stmt 1 view .LVU1474
2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4485              		.loc 1 2339 32 is_stmt 0 view .LVU1475
 4486 0024 0D4B     		ldr	r3, .L277+8
 4487 0026 0344     		add	r3, r3, r0
2339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4488              		.loc 1 2339 11 view .LVU1476
 4489 0028 0D4A     		ldr	r2, .L277+12
 4490 002a 9342     		cmp	r3, r2
 4491 002c 02D8     		bhi	.L274
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4492              		.loc 1 2342 5 is_stmt 1 view .LVU1477
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4493              		.loc 1 2342 12 is_stmt 0 view .LVU1478
 4494 002e 44F00C04 		orr	r4, r4, #12
 4495              	.LVL326:
2342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4496              		.loc 1 2342 12 view .LVU1479
 4497 0032 F4E7     		b	.L273
 4498              	.L274:
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4499              		.loc 1 2344 8 is_stmt 1 view .LVU1480
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4500              		.loc 1 2344 32 is_stmt 0 view .LVU1481
 4501 0034 0B4B     		ldr	r3, .L277+16
 4502 0036 0344     		add	r3, r3, r0
2344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4503              		.loc 1 2344 11 view .LVU1482
 4504 0038 0B4A     		ldr	r2, .L277+20
 4505 003a 9342     		cmp	r3, r2
 4506 003c EFD3     		bcc	.L273
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
ARM GAS  /tmp/ccJAn5hv.s 			page 175


 4507              		.loc 1 2349 8 is_stmt 1 view .LVU1483
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4508              		.loc 1 2349 33 is_stmt 0 view .LVU1484
 4509 003e 0B4B     		ldr	r3, .L277+24
 4510 0040 0344     		add	r3, r3, r0
2349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4511              		.loc 1 2349 11 view .LVU1485
 4512 0042 0B4A     		ldr	r2, .L277+28
 4513 0044 9342     		cmp	r3, r2
 4514 0046 02D8     		bhi	.L275
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4515              		.loc 1 2352 5 is_stmt 1 view .LVU1486
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4516              		.loc 1 2352 12 is_stmt 0 view .LVU1487
 4517 0048 44F00404 		orr	r4, r4, #4
 4518              	.LVL327:
2352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4519              		.loc 1 2352 12 view .LVU1488
 4520 004c E7E7     		b	.L273
 4521              	.L275:
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4522              		.loc 1 2357 5 is_stmt 1 view .LVU1489
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4523              		.loc 1 2357 12 is_stmt 0 view .LVU1490
 4524 004e 44F01004 		orr	r4, r4, #16
 4525              	.LVL328:
2357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4526              		.loc 1 2357 12 view .LVU1491
 4527 0052 E4E7     		b	.L273
 4528              	.L278:
 4529              		.align	2
 4530              	.L277:
 4531 0054 00D3CEFE 		.word	-20000000
 4532 0058 C0E1E400 		.word	15000000
 4533 005c 40F1E9FD 		.word	-35000000
 4534 0060 3F787D01 		.word	24999999
 4535 0064 00796CFC 		.word	-60000000
 4536 0068 005A6202 		.word	40000000
 4537 006c 001F0AFA 		.word	-100000000
 4538 0070 7FF0FA02 		.word	49999999
 4539              		.cfi_endproc
 4540              	.LFE169:
 4542              		.section	.text.HAL_ETH_SetMACFilterConfig,"ax",%progbits
 4543              		.align	1
 4544              		.global	HAL_ETH_SetMACFilterConfig
 4545              		.syntax unified
 4546              		.thumb
 4547              		.thumb_func
 4549              	HAL_ETH_SetMACFilterConfig:
 4550              	.LVL329:
 4551              	.LFB170:
2373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
 4552              		.loc 1 2373 1 is_stmt 1 view -0
 4553              		.cfi_startproc
 4554              		@ args = 0, pretend = 0, frame = 0
 4555              		@ frame_needed = 0, uses_anonymous_args = 0
2374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
ARM GAS  /tmp/ccJAn5hv.s 			page 176


 4556              		.loc 1 2374 3 view .LVU1493
2375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4557              		.loc 1 2375 3 view .LVU1494
2377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4558              		.loc 1 2377 3 view .LVU1495
2377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4559              		.loc 1 2377 6 is_stmt 0 view .LVU1496
 4560 0000 0029     		cmp	r1, #0
 4561 0002 32D0     		beq	.L282
2373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t filterconfig;
 4562              		.loc 1 2373 1 view .LVU1497
 4563 0004 38B5     		push	{r3, r4, r5, lr}
 4564              	.LCFI36:
 4565              		.cfi_def_cfa_offset 16
 4566              		.cfi_offset 3, -16
 4567              		.cfi_offset 4, -12
 4568              		.cfi_offset 5, -8
 4569              		.cfi_offset 14, -4
 4570 0006 0446     		mov	r4, r0
 4571 0008 0A46     		mov	r2, r1
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4572              		.loc 1 2382 3 is_stmt 1 view .LVU1498
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4573              		.loc 1 2382 42 is_stmt 0 view .LVU1499
 4574 000a 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 4575              		.loc 1 2383 43 view .LVU1500
 4576 000c C978     		ldrb	r1, [r1, #3]	@ zero_extendqisi2
 4577              	.LVL330:
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4578              		.loc 1 2382 60 view .LVU1501
 4579 000e 43EA4103 		orr	r3, r3, r1, lsl #1
2384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 4580              		.loc 1 2384 43 view .LVU1502
 4581 0012 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2
2383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashMulticast << 2)  |
 4582              		.loc 1 2383 63 view .LVU1503
 4583 0014 43EA8103 		orr	r3, r3, r1, lsl #2
2385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 4584              		.loc 1 2385 43 view .LVU1504
 4585 0018 117A     		ldrb	r1, [r2, #8]	@ zero_extendqisi2
2384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->DestAddrInverseFiltering << 3) |
 4586              		.loc 1 2384 66 view .LVU1505
 4587 001a 43EAC103 		orr	r3, r3, r1, lsl #3
2386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == DISABLE) ? 1U : 0U) << 5) |
 4588              		.loc 1 2386 43 view .LVU1506
 4589 001e 5179     		ldrb	r1, [r2, #5]	@ zero_extendqisi2
2385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->PassAllMulticast << 4) |
 4590              		.loc 1 2385 76 view .LVU1507
 4591 0020 43EA0113 		orr	r3, r3, r1, lsl #4
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4592              		.loc 1 2387 45 view .LVU1508
 4593 0024 517A     		ldrb	r1, [r2, #9]	@ zero_extendqisi2
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4594              		.loc 1 2387 86 view .LVU1509
 4595 0026 F1B9     		cbnz	r1, .L283
 4596 0028 2021     		movs	r1, #32
ARM GAS  /tmp/ccJAn5hv.s 			page 177


 4597              	.L281:
2386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)((pFilterConfig->BroadcastFilter == DISABLE) ? 1U : 0U) << 5) |
 4598              		.loc 1 2386 68 view .LVU1510
 4599 002a 0B43     		orrs	r3, r3, r1
2388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 4600              		.loc 1 2388 43 view .LVU1511
 4601 002c D179     		ldrb	r1, [r2, #7]	@ zero_extendqisi2
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4602              		.loc 1 2387 92 view .LVU1512
 4603 002e 43EA0123 		orr	r3, r3, r1, lsl #8
2389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 4604              		.loc 1 2389 43 view .LVU1513
 4605 0032 9179     		ldrb	r1, [r2, #6]	@ zero_extendqisi2
2388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrFiltering << 9) |
 4606              		.loc 1 2388 75 view .LVU1514
 4607 0034 43EA4123 		orr	r3, r3, r1, lsl #9
2390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 4608              		.loc 1 2390 43 view .LVU1515
 4609 0038 9178     		ldrb	r1, [r2, #2]	@ zero_extendqisi2
2389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HachOrPerfectFilter << 10) |
 4610              		.loc 1 2389 68 view .LVU1516
 4611 003a 43EA8123 		orr	r3, r3, r1, lsl #10
2391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   pFilterConfig->ControlPacketsFilter);
 4612              		.loc 1 2391 43 view .LVU1517
 4613 003e 5178     		ldrb	r1, [r2, #1]	@ zero_extendqisi2
2390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->ReceiveAllMode << 31) |
 4614              		.loc 1 2390 72 view .LVU1518
 4615 0040 43EAC173 		orr	r3, r3, r1, lsl #31
2392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4616              		.loc 1 2392 32 view .LVU1519
 4617 0044 D268     		ldr	r2, [r2, #12]
 4618              	.LVL331:
2382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->HashUnicast << 1) |
 4619              		.loc 1 2382 16 view .LVU1520
 4620 0046 1343     		orrs	r3, r3, r2
 4621              	.LVL332:
2394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4622              		.loc 1 2394 3 is_stmt 1 view .LVU1521
 4623 0048 2168     		ldr	r1, [r4]
 4624 004a 4868     		ldr	r0, [r1, #4]
 4625              	.LVL333:
2394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4626              		.loc 1 2394 3 is_stmt 0 view .LVU1522
 4627 004c 084A     		ldr	r2, .L288
 4628 004e 0240     		ands	r2, r2, r0
 4629 0050 1A43     		orrs	r2, r2, r3
 4630 0052 4A60     		str	r2, [r1, #4]
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4631              		.loc 1 2398 3 is_stmt 1 view .LVU1523
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4632              		.loc 1 2398 18 is_stmt 0 view .LVU1524
 4633 0054 2368     		ldr	r3, [r4]
 4634              	.LVL334:
2398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4635              		.loc 1 2398 11 view .LVU1525
 4636 0056 5D68     		ldr	r5, [r3, #4]
 4637              	.LVL335:
ARM GAS  /tmp/ccJAn5hv.s 			page 178


2399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACFFR = tmpreg1;
 4638              		.loc 1 2399 3 is_stmt 1 view .LVU1526
 4639 0058 0120     		movs	r0, #1
 4640 005a FFF7FEFF 		bl	HAL_Delay
 4641              	.LVL336:
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4642              		.loc 1 2400 3 view .LVU1527
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4643              		.loc 1 2400 8 is_stmt 0 view .LVU1528
 4644 005e 2368     		ldr	r3, [r4]
2400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4645              		.loc 1 2400 28 view .LVU1529
 4646 0060 5D60     		str	r5, [r3, #4]
2402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4647              		.loc 1 2402 3 is_stmt 1 view .LVU1530
2402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4648              		.loc 1 2402 10 is_stmt 0 view .LVU1531
 4649 0062 0020     		movs	r0, #0
2403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4650              		.loc 1 2403 1 view .LVU1532
 4651 0064 38BD     		pop	{r3, r4, r5, pc}
 4652              	.LVL337:
 4653              	.L283:
2387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                   ((uint32_t)pFilterConfig->SrcAddrInverseFiltering << 8) |
 4654              		.loc 1 2387 86 view .LVU1533
 4655 0066 0021     		movs	r1, #0
 4656 0068 DFE7     		b	.L281
 4657              	.LVL338:
 4658              	.L282:
 4659              	.LCFI37:
 4660              		.cfi_def_cfa_offset 0
 4661              		.cfi_restore 3
 4662              		.cfi_restore 4
 4663              		.cfi_restore 5
 4664              		.cfi_restore 14
2379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4665              		.loc 1 2379 12 view .LVU1534
 4666 006a 0120     		movs	r0, #1
 4667              	.LVL339:
2403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4668              		.loc 1 2403 1 view .LVU1535
 4669 006c 7047     		bx	lr
 4670              	.L289:
 4671 006e 00BF     		.align	2
 4672              	.L288:
 4673 0070 00F8FF7F 		.word	2147481600
 4674              		.cfi_endproc
 4675              	.LFE170:
 4677              		.section	.text.HAL_ETH_GetMACFilterConfig,"ax",%progbits
 4678              		.align	1
 4679              		.global	HAL_ETH_GetMACFilterConfig
 4680              		.syntax unified
 4681              		.thumb
 4682              		.thumb_func
 4684              	HAL_ETH_GetMACFilterConfig:
 4685              	.LVL340:
 4686              	.LFB171:
ARM GAS  /tmp/ccJAn5hv.s 			page 179


2414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pFilterConfig == NULL)
 4687              		.loc 1 2414 1 is_stmt 1 view -0
 4688              		.cfi_startproc
 4689              		@ args = 0, pretend = 0, frame = 0
 4690              		@ frame_needed = 0, uses_anonymous_args = 0
 4691              		@ link register save eliminated.
2415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4692              		.loc 1 2415 3 view .LVU1537
2415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4693              		.loc 1 2415 6 is_stmt 0 view .LVU1538
 4694 0000 0029     		cmp	r1, #0
 4695 0002 3AD0     		beq	.L292
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4696              		.loc 1 2420 3 is_stmt 1 view .LVU1539
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4697              		.loc 1 2420 38 is_stmt 0 view .LVU1540
 4698 0004 0268     		ldr	r2, [r0]
 4699 0006 5268     		ldr	r2, [r2, #4]
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4700              		.loc 1 2420 102 view .LVU1541
 4701 0008 02F00102 		and	r2, r2, #1
2420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashUnicast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HU) >> 1) > 0U) ? ENAB
 4702              		.loc 1 2420 34 view .LVU1542
 4703 000c 0A70     		strb	r2, [r1]
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4704              		.loc 1 2421 3 is_stmt 1 view .LVU1543
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4705              		.loc 1 2421 34 is_stmt 0 view .LVU1544
 4706 000e 0268     		ldr	r2, [r0]
 4707 0010 5268     		ldr	r2, [r2, #4]
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4708              		.loc 1 2421 103 view .LVU1545
 4709 0012 C2F34002 		ubfx	r2, r2, #1, #1
2421:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HashMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HM) >> 2) > 0U) ? EN
 4710              		.loc 1 2421 30 view .LVU1546
 4711 0016 CA70     		strb	r2, [r1, #3]
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4712              		.loc 1 2422 3 is_stmt 1 view .LVU1547
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4713              		.loc 1 2422 36 is_stmt 0 view .LVU1548
 4714 0018 0268     		ldr	r2, [r0]
 4715 001a 5268     		ldr	r2, [r2, #4]
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4716              		.loc 1 2422 105 view .LVU1549
 4717 001c C2F38002 		ubfx	r2, r2, #2, #1
2422:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->DestAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4718              		.loc 1 2422 32 view .LVU1550
 4719 0020 0A71     		strb	r2, [r1, #4]
2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4720              		.loc 1 2423 3 is_stmt 1 view .LVU1551
2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4721              		.loc 1 2423 47 is_stmt 0 view .LVU1552
 4722 0022 0268     		ldr	r2, [r0]
 4723 0024 5268     		ldr	r2, [r2, #4]
2424:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->PassAllMulticast = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PAM) >> 4) > 0U) 
 4724              		.loc 1 2424 94 view .LVU1553
 4725 0026 C2F3C002 		ubfx	r2, r2, #3, #1
ARM GAS  /tmp/ccJAn5hv.s 			page 180


2423:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                        ETH_MACFFR_DAIF) >> 3) > 0U) ? ENABLE : DISA
 4726              		.loc 1 2423 43 view .LVU1554
 4727 002a 0A72     		strb	r2, [r1, #8]
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
 4728              		.loc 1 2425 3 is_stmt 1 view .LVU1555
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
 4729              		.loc 1 2425 39 is_stmt 0 view .LVU1556
 4730 002c 0268     		ldr	r2, [r0]
 4731 002e 5268     		ldr	r2, [r2, #4]
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
 4732              		.loc 1 2425 109 view .LVU1557
 4733 0030 C2F30012 		ubfx	r2, r2, #4, #1
2425:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->BroadcastFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_BFD) >> 5) == 0U) 
 4734              		.loc 1 2425 35 view .LVU1558
 4735 0034 4A71     		strb	r2, [r1, #5]
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4736              		.loc 1 2426 3 is_stmt 1 view .LVU1559
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4737              		.loc 1 2426 38 is_stmt 0 view .LVU1560
 4738 0036 0268     		ldr	r2, [r0]
 4739 0038 5268     		ldr	r2, [r2, #4]
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4740              		.loc 1 2426 109 view .LVU1561
 4741 003a 12F0200F 		tst	r2, #32
 4742 003e 0CBF     		ite	eq
 4743 0040 0122     		moveq	r2, #1
 4744 0042 0022     		movne	r2, #0
2426:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ControlPacketsFilter = READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_PCF);
 4745              		.loc 1 2426 34 view .LVU1562
 4746 0044 4A72     		strb	r2, [r1, #9]
2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4747              		.loc 1 2427 3 is_stmt 1 view .LVU1563
2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4748              		.loc 1 2427 41 is_stmt 0 view .LVU1564
 4749 0046 0268     		ldr	r2, [r0]
 4750 0048 5268     		ldr	r2, [r2, #4]
 4751 004a 02F0C002 		and	r2, r2, #192
2427:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrInverseFiltering = ((READ_BIT(heth->Instance->MACFFR,
 4752              		.loc 1 2427 39 view .LVU1565
 4753 004e CA60     		str	r2, [r1, #12]
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4754              		.loc 1 2428 3 is_stmt 1 view .LVU1566
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4755              		.loc 1 2428 46 is_stmt 0 view .LVU1567
 4756 0050 0268     		ldr	r2, [r0]
 4757 0052 5268     		ldr	r2, [r2, #4]
2429:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->SrcAddrFiltering = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_SAF) >> 9) > 0U) 
 4758              		.loc 1 2429 93 view .LVU1568
 4759 0054 C2F30022 		ubfx	r2, r2, #8, #1
2428:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                                       ETH_MACFFR_SAIF) >> 8) > 0U) ? ENABLE : DISAB
 4760              		.loc 1 2428 42 view .LVU1569
 4761 0058 CA71     		strb	r2, [r1, #7]
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4762              		.loc 1 2430 3 is_stmt 1 view .LVU1570
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4763              		.loc 1 2430 39 is_stmt 0 view .LVU1571
 4764 005a 0268     		ldr	r2, [r0]
ARM GAS  /tmp/ccJAn5hv.s 			page 181


 4765 005c 5268     		ldr	r2, [r2, #4]
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4766              		.loc 1 2430 109 view .LVU1572
 4767 005e C2F34022 		ubfx	r2, r2, #9, #1
2430:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->HachOrPerfectFilter = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_HPF) >> 10) > 
 4768              		.loc 1 2430 35 view .LVU1573
 4769 0062 8A71     		strb	r2, [r1, #6]
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4770              		.loc 1 2431 3 is_stmt 1 view .LVU1574
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4771              		.loc 1 2431 42 is_stmt 0 view .LVU1575
 4772 0064 0268     		ldr	r2, [r0]
 4773 0066 5268     		ldr	r2, [r2, #4]
2432:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   pFilterConfig->ReceiveAllMode = ((READ_BIT(heth->Instance->MACFFR, ETH_MACFFR_RA) >> 31) > 0U) ? 
 4774              		.loc 1 2432 49 view .LVU1576
 4775 0068 C2F38022 		ubfx	r2, r2, #10, #1
2431:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                        ? ENABLE : DISABLE;
 4776              		.loc 1 2431 38 view .LVU1577
 4777 006c 8A70     		strb	r2, [r1, #2]
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4778              		.loc 1 2433 3 is_stmt 1 view .LVU1578
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4779              		.loc 1 2433 37 is_stmt 0 view .LVU1579
 4780 006e 0268     		ldr	r2, [r0]
 4781 0070 5268     		ldr	r2, [r2, #4]
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4782              		.loc 1 2433 107 view .LVU1580
 4783 0072 D20F     		lsrs	r2, r2, #31
2433:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4784              		.loc 1 2433 33 view .LVU1581
 4785 0074 4A70     		strb	r2, [r1, #1]
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4786              		.loc 1 2435 3 is_stmt 1 view .LVU1582
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4787              		.loc 1 2435 10 is_stmt 0 view .LVU1583
 4788 0076 0020     		movs	r0, #0
 4789              	.LVL341:
2435:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4790              		.loc 1 2435 10 view .LVU1584
 4791 0078 7047     		bx	lr
 4792              	.LVL342:
 4793              	.L292:
2417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4794              		.loc 1 2417 12 view .LVU1585
 4795 007a 0120     		movs	r0, #1
 4796              	.LVL343:
2436:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4797              		.loc 1 2436 1 view .LVU1586
 4798 007c 7047     		bx	lr
 4799              		.cfi_endproc
 4800              	.LFE171:
 4802              		.section	.text.HAL_ETH_SetSourceMACAddrMatch,"ax",%progbits
 4803              		.align	1
 4804              		.global	HAL_ETH_SetSourceMACAddrMatch
 4805              		.syntax unified
 4806              		.thumb
 4807              		.thumb_func
ARM GAS  /tmp/ccJAn5hv.s 			page 182


 4809              	HAL_ETH_SetSourceMACAddrMatch:
 4810              	.LVL344:
 4811              	.LFB172:
2452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
 4812              		.loc 1 2452 1 is_stmt 1 view -0
 4813              		.cfi_startproc
 4814              		@ args = 0, pretend = 0, frame = 0
 4815              		@ frame_needed = 0, uses_anonymous_args = 0
2453:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrhr;
 4816              		.loc 1 2453 3 view .LVU1588
2454:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4817              		.loc 1 2454 3 view .LVU1589
2456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4818              		.loc 1 2456 3 view .LVU1590
2456:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4819              		.loc 1 2456 6 is_stmt 0 view .LVU1591
 4820 0000 1AB3     		cbz	r2, .L295
2452:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t macaddrlr;
 4821              		.loc 1 2452 1 view .LVU1592
 4822 0002 00B5     		push	{lr}
 4823              	.LCFI38:
 4824              		.cfi_def_cfa_offset 4
 4825              		.cfi_offset 14, -4
 4826 0004 9446     		mov	ip, r2
2462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4827              		.loc 1 2462 3 is_stmt 1 view .LVU1593
2462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4828              		.loc 1 2462 33 is_stmt 0 view .LVU1594
 4829 0006 0268     		ldr	r2, [r0]
 4830              	.LVL345:
2462:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Get mac addr low reg offset */
 4831              		.loc 1 2462 27 view .LVU1595
 4832 0008 02F14000 		add	r0, r2, #64
 4833              	.LVL346:
2464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4834              		.loc 1 2464 3 is_stmt 1 view .LVU1596
2464:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4835              		.loc 1 2464 27 is_stmt 0 view .LVU1597
 4836 000c 4432     		adds	r2, r2, #68
 4837              	.LVL347:
2467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4838              		.loc 1 2467 3 is_stmt 1 view .LVU1598
2467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4839              		.loc 1 2467 56 is_stmt 0 view .LVU1599
 4840 000e 9CF805E0 		ldrb	lr, [ip, #5]	@ zero_extendqisi2
2467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4841              		.loc 1 2467 87 view .LVU1600
 4842 0012 9CF80430 		ldrb	r3, [ip, #4]	@ zero_extendqisi2
2467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4843              		.loc 1 2467 67 view .LVU1601
 4844 0016 43EA0E23 		orr	r3, r3, lr, lsl #8
2467:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   /* Set MAC addr bits 0 to 31 */
 4845              		.loc 1 2467 33 view .LVU1602
 4846 001a 4350     		str	r3, [r0, r1]
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4847              		.loc 1 2469 3 is_stmt 1 view .LVU1603
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
ARM GAS  /tmp/ccJAn5hv.s 			page 183


 4848              		.loc 1 2469 56 is_stmt 0 view .LVU1604
 4849 001c 9CF803E0 		ldrb	lr, [ip, #3]	@ zero_extendqisi2
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4850              		.loc 1 2469 90 view .LVU1605
 4851 0020 9CF80230 		ldrb	r3, [ip, #2]	@ zero_extendqisi2
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4852              		.loc 1 2469 95 view .LVU1606
 4853 0024 1B04     		lsls	r3, r3, #16
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4854              		.loc 1 2469 68 view .LVU1607
 4855 0026 43EA0E63 		orr	r3, r3, lr, lsl #24
2470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4856              		.loc 1 2470 56 view .LVU1608
 4857 002a 9CF801E0 		ldrb	lr, [ip, #1]	@ zero_extendqisi2
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4858              		.loc 1 2469 102 view .LVU1609
 4859 002e 43EA0E23 		orr	r3, r3, lr, lsl #8
2470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4860              		.loc 1 2470 87 view .LVU1610
 4861 0032 9CF800C0 		ldrb	ip, [ip]	@ zero_extendqisi2
 4862              	.LVL348:
2470:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4863              		.loc 1 2470 67 view .LVU1611
 4864 0036 43EA0C03 		orr	r3, r3, ip
2469:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                                    ((uint32_t)(pMACAddr[1]) << 8) | (uint32_t)pMACAddr[0]);
 4865              		.loc 1 2469 33 view .LVU1612
 4866 003a 5350     		str	r3, [r2, r1]
2473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4867              		.loc 1 2473 3 is_stmt 1 view .LVU1613
2473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4868              		.loc 1 2473 4 is_stmt 0 view .LVU1614
 4869 003c 4358     		ldr	r3, [r0, r1]
2473:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4870              		.loc 1 2473 33 view .LVU1615
 4871 003e 43F04043 		orr	r3, r3, #-1073741824
 4872 0042 4350     		str	r3, [r0, r1]
2475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4873              		.loc 1 2475 3 is_stmt 1 view .LVU1616
2475:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4874              		.loc 1 2475 10 is_stmt 0 view .LVU1617
 4875 0044 0020     		movs	r0, #0
 4876              	.LVL349:
2476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4877              		.loc 1 2476 1 view .LVU1618
 4878 0046 5DF804FB 		ldr	pc, [sp], #4
 4879              	.LVL350:
 4880              	.L295:
 4881              	.LCFI39:
 4882              		.cfi_def_cfa_offset 0
 4883              		.cfi_restore 14
2458:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4884              		.loc 1 2458 12 view .LVU1619
 4885 004a 0120     		movs	r0, #1
 4886              	.LVL351:
2476:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4887              		.loc 1 2476 1 view .LVU1620
 4888 004c 7047     		bx	lr
ARM GAS  /tmp/ccJAn5hv.s 			page 184


 4889              		.cfi_endproc
 4890              	.LFE172:
 4892              		.section	.text.HAL_ETH_SetHashTable,"ax",%progbits
 4893              		.align	1
 4894              		.global	HAL_ETH_SetHashTable
 4895              		.syntax unified
 4896              		.thumb
 4897              		.thumb_func
 4899              	HAL_ETH_SetHashTable:
 4900              	.LVL352:
 4901              	.LFB173:
2487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4902              		.loc 1 2487 1 is_stmt 1 view -0
 4903              		.cfi_startproc
 4904              		@ args = 0, pretend = 0, frame = 0
 4905              		@ frame_needed = 0, uses_anonymous_args = 0
2488:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (pHashTable == NULL)
 4906              		.loc 1 2488 3 view .LVU1622
2489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4907              		.loc 1 2489 3 view .LVU1623
2489:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 4908              		.loc 1 2489 6 is_stmt 0 view .LVU1624
 4909 0000 C1B1     		cbz	r1, .L302
2487:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4910              		.loc 1 2487 1 view .LVU1625
 4911 0002 70B5     		push	{r4, r5, r6, lr}
 4912              	.LCFI40:
 4913              		.cfi_def_cfa_offset 16
 4914              		.cfi_offset 4, -16
 4915              		.cfi_offset 5, -12
 4916              		.cfi_offset 6, -8
 4917              		.cfi_offset 14, -4
 4918 0004 0446     		mov	r4, r0
 4919 0006 0D46     		mov	r5, r1
2494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4920              		.loc 1 2494 3 is_stmt 1 view .LVU1626
2494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4921              		.loc 1 2494 7 is_stmt 0 view .LVU1627
 4922 0008 0368     		ldr	r3, [r0]
2494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4923              		.loc 1 2494 39 view .LVU1628
 4924 000a 0A68     		ldr	r2, [r1]
2494:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4925              		.loc 1 2494 27 view .LVU1629
 4926 000c 9A60     		str	r2, [r3, #8]
2498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4927              		.loc 1 2498 3 is_stmt 1 view .LVU1630
2498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4928              		.loc 1 2498 18 is_stmt 0 view .LVU1631
 4929 000e 0368     		ldr	r3, [r0]
2498:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4930              		.loc 1 2498 11 view .LVU1632
 4931 0010 9E68     		ldr	r6, [r3, #8]
 4932              	.LVL353:
2499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
 4933              		.loc 1 2499 3 is_stmt 1 view .LVU1633
 4934 0012 0120     		movs	r0, #1
ARM GAS  /tmp/ccJAn5hv.s 			page 185


 4935              	.LVL354:
2499:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTHR = tmpreg1;
 4936              		.loc 1 2499 3 is_stmt 0 view .LVU1634
 4937 0014 FFF7FEFF 		bl	HAL_Delay
 4938              	.LVL355:
2500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4939              		.loc 1 2500 3 is_stmt 1 view .LVU1635
2500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4940              		.loc 1 2500 8 is_stmt 0 view .LVU1636
 4941 0018 2368     		ldr	r3, [r4]
2500:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4942              		.loc 1 2500 29 view .LVU1637
 4943 001a 9E60     		str	r6, [r3, #8]
2502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4944              		.loc 1 2502 3 is_stmt 1 view .LVU1638
2502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4945              		.loc 1 2502 7 is_stmt 0 view .LVU1639
 4946 001c 2368     		ldr	r3, [r4]
2502:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4947              		.loc 1 2502 27 view .LVU1640
 4948 001e 6A68     		ldr	r2, [r5, #4]
 4949 0020 DA60     		str	r2, [r3, #12]
2506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4950              		.loc 1 2506 3 is_stmt 1 view .LVU1641
2506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4951              		.loc 1 2506 18 is_stmt 0 view .LVU1642
 4952 0022 2368     		ldr	r3, [r4]
2506:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 4953              		.loc 1 2506 11 view .LVU1643
 4954 0024 DD68     		ldr	r5, [r3, #12]
 4955              	.LVL356:
2507:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACHTLR = tmpreg1;
 4956              		.loc 1 2507 3 is_stmt 1 view .LVU1644
 4957 0026 0120     		movs	r0, #1
 4958 0028 FFF7FEFF 		bl	HAL_Delay
 4959              	.LVL357:
2508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4960              		.loc 1 2508 3 view .LVU1645
2508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4961              		.loc 1 2508 8 is_stmt 0 view .LVU1646
 4962 002c 2368     		ldr	r3, [r4]
2508:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4963              		.loc 1 2508 29 view .LVU1647
 4964 002e DD60     		str	r5, [r3, #12]
2510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4965              		.loc 1 2510 3 is_stmt 1 view .LVU1648
2510:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 4966              		.loc 1 2510 10 is_stmt 0 view .LVU1649
 4967 0030 0020     		movs	r0, #0
2511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4968              		.loc 1 2511 1 view .LVU1650
 4969 0032 70BD     		pop	{r4, r5, r6, pc}
 4970              	.LVL358:
 4971              	.L302:
 4972              	.LCFI41:
 4973              		.cfi_def_cfa_offset 0
 4974              		.cfi_restore 4
ARM GAS  /tmp/ccJAn5hv.s 			page 186


 4975              		.cfi_restore 5
 4976              		.cfi_restore 6
 4977              		.cfi_restore 14
2491:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 4978              		.loc 1 2491 12 view .LVU1651
 4979 0034 0120     		movs	r0, #1
 4980              	.LVL359:
2511:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 4981              		.loc 1 2511 1 view .LVU1652
 4982 0036 7047     		bx	lr
 4983              		.cfi_endproc
 4984              	.LFE173:
 4986              		.section	.text.HAL_ETH_SetRxVLANIdentifier,"ax",%progbits
 4987              		.align	1
 4988              		.global	HAL_ETH_SetRxVLANIdentifier
 4989              		.syntax unified
 4990              		.thumb
 4991              		.thumb_func
 4993              	HAL_ETH_SetRxVLANIdentifier:
 4994              	.LVL360:
 4995              	.LFB174:
2523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 4996              		.loc 1 2523 1 is_stmt 1 view -0
 4997              		.cfi_startproc
 4998              		@ args = 0, pretend = 0, frame = 0
 4999              		@ frame_needed = 0, uses_anonymous_args = 0
2523:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5000              		.loc 1 2523 1 is_stmt 0 view .LVU1654
 5001 0000 38B5     		push	{r3, r4, r5, lr}
 5002              	.LCFI42:
 5003              		.cfi_def_cfa_offset 16
 5004              		.cfi_offset 3, -16
 5005              		.cfi_offset 4, -12
 5006              		.cfi_offset 5, -8
 5007              		.cfi_offset 14, -4
 5008 0002 0446     		mov	r4, r0
2524:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   MODIFY_REG(heth->Instance->MACVLANTR, ETH_MACVLANTR_VLANTI, VLANIdentifier);
 5009              		.loc 1 2524 3 is_stmt 1 view .LVU1655
2525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
 5010              		.loc 1 2525 3 view .LVU1656
 5011 0004 0068     		ldr	r0, [r0]
 5012              	.LVL361:
2525:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   if (ComparisonBits == ETH_VLANTAGCOMPARISON_16BIT)
 5013              		.loc 1 2525 3 is_stmt 0 view .LVU1657
 5014 0006 C369     		ldr	r3, [r0, #28]
 5015 0008 1B0C     		lsrs	r3, r3, #16
 5016 000a 1B04     		lsls	r3, r3, #16
 5017 000c 1343     		orrs	r3, r3, r2
 5018 000e C361     		str	r3, [r0, #28]
2526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5019              		.loc 1 2526 3 is_stmt 1 view .LVU1658
2526:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5020              		.loc 1 2526 6 is_stmt 0 view .LVU1659
 5021 0010 61B9     		cbnz	r1, .L308
2528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5022              		.loc 1 2528 5 is_stmt 1 view .LVU1660
 5023 0012 2268     		ldr	r2, [r4]
ARM GAS  /tmp/ccJAn5hv.s 			page 187


 5024              	.LVL362:
2528:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5025              		.loc 1 2528 5 is_stmt 0 view .LVU1661
 5026 0014 D369     		ldr	r3, [r2, #28]
 5027 0016 23F48033 		bic	r3, r3, #65536
 5028 001a D361     		str	r3, [r2, #28]
 5029              	.L309:
2537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5030              		.loc 1 2537 3 is_stmt 1 view .LVU1662
2537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5031              		.loc 1 2537 18 is_stmt 0 view .LVU1663
 5032 001c 2368     		ldr	r3, [r4]
2537:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5033              		.loc 1 2537 11 view .LVU1664
 5034 001e DD69     		ldr	r5, [r3, #28]
 5035              	.LVL363:
2538:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACVLANTR = tmpreg1;
 5036              		.loc 1 2538 3 is_stmt 1 view .LVU1665
 5037 0020 0120     		movs	r0, #1
 5038 0022 FFF7FEFF 		bl	HAL_Delay
 5039              	.LVL364:
2539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5040              		.loc 1 2539 3 view .LVU1666
2539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5041              		.loc 1 2539 8 is_stmt 0 view .LVU1667
 5042 0026 2368     		ldr	r3, [r4]
2539:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5043              		.loc 1 2539 31 view .LVU1668
 5044 0028 DD61     		str	r5, [r3, #28]
2540:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5045              		.loc 1 2540 1 view .LVU1669
 5046 002a 38BD     		pop	{r3, r4, r5, pc}
 5047              	.LVL365:
 5048              	.L308:
2532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5049              		.loc 1 2532 5 is_stmt 1 view .LVU1670
 5050 002c 2268     		ldr	r2, [r4]
 5051              	.LVL366:
2532:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5052              		.loc 1 2532 5 is_stmt 0 view .LVU1671
 5053 002e D369     		ldr	r3, [r2, #28]
 5054 0030 43F48033 		orr	r3, r3, #65536
 5055 0034 D361     		str	r3, [r2, #28]
 5056 0036 F1E7     		b	.L309
 5057              		.cfi_endproc
 5058              	.LFE174:
 5060              		.section	.text.HAL_ETH_EnterPowerDownMode,"ax",%progbits
 5061              		.align	1
 5062              		.global	HAL_ETH_EnterPowerDownMode
 5063              		.syntax unified
 5064              		.thumb
 5065              		.thumb_func
 5067              	HAL_ETH_EnterPowerDownMode:
 5068              	.LVL367:
 5069              	.LFB175:
2551:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t powerdownconfig;
 5070              		.loc 1 2551 1 is_stmt 1 view -0
ARM GAS  /tmp/ccJAn5hv.s 			page 188


 5071              		.cfi_startproc
 5072              		@ args = 0, pretend = 0, frame = 0
 5073              		@ frame_needed = 0, uses_anonymous_args = 0
 5074              		@ link register save eliminated.
2552:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5075              		.loc 1 2552 3 view .LVU1673
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5076              		.loc 1 2554 3 view .LVU1674
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5077              		.loc 1 2554 49 is_stmt 0 view .LVU1675
 5078 0000 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
2555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5079              		.loc 1 2555 49 view .LVU1676
 5080 0002 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
2555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5081              		.loc 1 2555 64 view .LVU1677
 5082 0004 9B00     		lsls	r3, r3, #2
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5083              		.loc 1 2554 89 view .LVU1678
 5084 0006 43EA4203 		orr	r3, r3, r2, lsl #1
2556:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ETH_MACPMTCSR_PD);
 5085              		.loc 1 2556 49 view .LVU1679
 5086 000a 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
2555:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->GlobalUnicast << ETH_MACPMTCSR_GU_Pos) |
 5087              		.loc 1 2555 90 view .LVU1680
 5088 000c 43EA4223 		orr	r3, r3, r2, lsl #9
2554:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****                      ((uint32_t)pPowerDownConfig->WakeUpPacket << ETH_MACPMTCSR_WFE_Pos) |
 5089              		.loc 1 2554 19 view .LVU1681
 5090 0010 43F00103 		orr	r3, r3, #1
 5091              	.LVL368:
2559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5092              		.loc 1 2559 3 is_stmt 1 view .LVU1682
 5093 0014 0168     		ldr	r1, [r0]
 5094              	.LVL369:
2559:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5095              		.loc 1 2559 3 is_stmt 0 view .LVU1683
 5096 0016 CA6A     		ldr	r2, [r1, #44]
 5097 0018 22F40172 		bic	r2, r2, #516
 5098 001c 22F00302 		bic	r2, r2, #3
 5099 0020 1A43     		orrs	r2, r2, r3
 5100 0022 CA62     		str	r2, [r1, #44]
2560:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5101              		.loc 1 2560 1 view .LVU1684
 5102 0024 7047     		bx	lr
 5103              		.cfi_endproc
 5104              	.LFE175:
 5106              		.section	.text.HAL_ETH_ExitPowerDownMode,"ax",%progbits
 5107              		.align	1
 5108              		.global	HAL_ETH_ExitPowerDownMode
 5109              		.syntax unified
 5110              		.thumb
 5111              		.thumb_func
 5113              	HAL_ETH_ExitPowerDownMode:
 5114              	.LVL370:
 5115              	.LFB176:
2569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5116              		.loc 1 2569 1 is_stmt 1 view -0
ARM GAS  /tmp/ccJAn5hv.s 			page 189


 5117              		.cfi_startproc
 5118              		@ args = 0, pretend = 0, frame = 0
 5119              		@ frame_needed = 0, uses_anonymous_args = 0
2569:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t tmpreg1;
 5120              		.loc 1 2569 1 is_stmt 0 view .LVU1686
 5121 0000 38B5     		push	{r3, r4, r5, lr}
 5122              	.LCFI43:
 5123              		.cfi_def_cfa_offset 16
 5124              		.cfi_offset 3, -16
 5125              		.cfi_offset 4, -12
 5126              		.cfi_offset 5, -8
 5127              		.cfi_offset 14, -4
 5128 0002 0446     		mov	r4, r0
2570:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5129              		.loc 1 2570 3 is_stmt 1 view .LVU1687
2573:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5130              		.loc 1 2573 3 view .LVU1688
 5131 0004 0268     		ldr	r2, [r0]
 5132 0006 D36A     		ldr	r3, [r2, #44]
 5133 0008 23F40173 		bic	r3, r3, #516
 5134 000c 23F00203 		bic	r3, r3, #2
 5135 0010 D362     		str	r3, [r2, #44]
2577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5136              		.loc 1 2577 3 view .LVU1689
2577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5137              		.loc 1 2577 18 is_stmt 0 view .LVU1690
 5138 0012 0368     		ldr	r3, [r0]
2577:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   HAL_Delay(ETH_REG_WRITE_DELAY);
 5139              		.loc 1 2577 11 view .LVU1691
 5140 0014 DD6A     		ldr	r5, [r3, #44]
 5141              	.LVL371:
2578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
 5142              		.loc 1 2578 3 is_stmt 1 view .LVU1692
 5143 0016 0120     		movs	r0, #1
 5144              	.LVL372:
2578:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   (heth->Instance)->MACPMTCSR = tmpreg1;
 5145              		.loc 1 2578 3 is_stmt 0 view .LVU1693
 5146 0018 FFF7FEFF 		bl	HAL_Delay
 5147              	.LVL373:
2579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5148              		.loc 1 2579 3 is_stmt 1 view .LVU1694
2579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5149              		.loc 1 2579 8 is_stmt 0 view .LVU1695
 5150 001c 2368     		ldr	r3, [r4]
2579:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5151              		.loc 1 2579 31 view .LVU1696
 5152 001e DD62     		str	r5, [r3, #44]
2581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5153              		.loc 1 2581 3 is_stmt 1 view .LVU1697
2581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5154              		.loc 1 2581 7 is_stmt 0 view .LVU1698
 5155 0020 2368     		ldr	r3, [r4]
 5156 0022 DA6A     		ldr	r2, [r3, #44]
2581:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5157              		.loc 1 2581 6 view .LVU1699
 5158 0024 12F0010F 		tst	r2, #1
 5159 0028 05D1     		bne	.L315
ARM GAS  /tmp/ccJAn5hv.s 			page 190


 5160              	.L313:
2594:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5161              		.loc 1 2594 3 is_stmt 1 view .LVU1700
 5162 002a 2268     		ldr	r2, [r4]
 5163 002c D36B     		ldr	r3, [r2, #60]
 5164 002e 43F00803 		orr	r3, r3, #8
 5165 0032 D363     		str	r3, [r2, #60]
2595:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5166              		.loc 1 2595 1 is_stmt 0 view .LVU1701
 5167 0034 38BD     		pop	{r3, r4, r5, pc}
 5168              	.LVL374:
 5169              	.L315:
2584:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5170              		.loc 1 2584 5 is_stmt 1 view .LVU1702
 5171 0036 DA6A     		ldr	r2, [r3, #44]
 5172 0038 22F00102 		bic	r2, r2, #1
 5173 003c DA62     		str	r2, [r3, #44]
2588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5174              		.loc 1 2588 5 view .LVU1703
2588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5175              		.loc 1 2588 20 is_stmt 0 view .LVU1704
 5176 003e 2368     		ldr	r3, [r4]
2588:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     HAL_Delay(ETH_REG_WRITE_DELAY);
 5177              		.loc 1 2588 13 view .LVU1705
 5178 0040 DD6A     		ldr	r5, [r3, #44]
 5179              	.LVL375:
2589:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****     (heth->Instance)->MACPMTCSR = tmpreg1;
 5180              		.loc 1 2589 5 is_stmt 1 view .LVU1706
 5181 0042 0120     		movs	r0, #1
 5182 0044 FFF7FEFF 		bl	HAL_Delay
 5183              	.LVL376:
2590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5184              		.loc 1 2590 5 view .LVU1707
2590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5185              		.loc 1 2590 10 is_stmt 0 view .LVU1708
 5186 0048 2368     		ldr	r3, [r4]
2590:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5187              		.loc 1 2590 33 view .LVU1709
 5188 004a DD62     		str	r5, [r3, #44]
 5189 004c EDE7     		b	.L313
 5190              		.cfi_endproc
 5191              	.LFE176:
 5193              		.section	.text.HAL_ETH_SetWakeUpFilter,"ax",%progbits
 5194              		.align	1
 5195              		.global	HAL_ETH_SetWakeUpFilter
 5196              		.syntax unified
 5197              		.thumb
 5198              		.thumb_func
 5200              	HAL_ETH_SetWakeUpFilter:
 5201              	.LVL377:
 5202              	.LFB177:
2606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
 5203              		.loc 1 2606 1 is_stmt 1 view -0
 5204              		.cfi_startproc
 5205              		@ args = 0, pretend = 0, frame = 0
 5206              		@ frame_needed = 0, uses_anonymous_args = 0
 5207              		@ link register save eliminated.
ARM GAS  /tmp/ccJAn5hv.s 			page 191


2607:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5208              		.loc 1 2607 3 view .LVU1711
2609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5209              		.loc 1 2609 3 view .LVU1712
2609:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5210              		.loc 1 2609 6 is_stmt 0 view .LVU1713
 5211 0000 A1B1     		cbz	r1, .L320
 5212 0002 8C46     		mov	ip, r1
2615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5213              		.loc 1 2615 3 is_stmt 1 view .LVU1714
 5214 0004 0168     		ldr	r1, [r0]
 5215              	.LVL378:
2615:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5216              		.loc 1 2615 3 is_stmt 0 view .LVU1715
 5217 0006 CB6A     		ldr	r3, [r1, #44]
 5218 0008 43F00043 		orr	r3, r3, #-2147483648
 5219 000c CB62     		str	r3, [r1, #44]
2618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5220              		.loc 1 2618 3 is_stmt 1 view .LVU1716
 5221              	.LVL379:
2618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5222              		.loc 1 2618 17 is_stmt 0 view .LVU1717
 5223 000e 0023     		movs	r3, #0
 5224              	.LVL380:
2618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5225              		.loc 1 2618 31 is_stmt 1 view .LVU1718
 5226 0010 9342     		cmp	r3, r2
 5227 0012 0DD2     		bcs	.L327
2606:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   uint32_t regindex;
 5228              		.loc 1 2606 1 is_stmt 0 view .LVU1719
 5229 0014 10B4     		push	{r4}
 5230              	.LCFI44:
 5231              		.cfi_def_cfa_offset 4
 5232              		.cfi_offset 4, -4
 5233              	.L319:
2621:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5234              		.loc 1 2621 5 is_stmt 1 discriminator 3 view .LVU1720
 5235 0016 0168     		ldr	r1, [r0]
 5236 0018 5CF82340 		ldr	r4, [ip, r3, lsl #2]
 5237 001c 8C62     		str	r4, [r1, #40]
2618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5238              		.loc 1 2618 48 discriminator 3 view .LVU1721
 5239 001e 0133     		adds	r3, r3, #1
 5240              	.LVL381:
2618:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   {
 5241              		.loc 1 2618 31 discriminator 3 view .LVU1722
 5242 0020 9342     		cmp	r3, r2
 5243 0022 F8D3     		bcc	.L319
2624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5244              		.loc 1 2624 10 is_stmt 0 view .LVU1723
 5245 0024 0020     		movs	r0, #0
 5246              	.LVL382:
2625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5247              		.loc 1 2625 1 view .LVU1724
 5248 0026 5DF8044B 		ldr	r4, [sp], #4
 5249              	.LCFI45:
 5250              		.cfi_restore 4
ARM GAS  /tmp/ccJAn5hv.s 			page 192


 5251              		.cfi_def_cfa_offset 0
 5252 002a 7047     		bx	lr
 5253              	.LVL383:
 5254              	.L320:
2611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5255              		.loc 1 2611 12 view .LVU1725
 5256 002c 0120     		movs	r0, #1
 5257              	.LVL384:
2611:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   }
 5258              		.loc 1 2611 12 view .LVU1726
 5259 002e 7047     		bx	lr
 5260              	.LVL385:
 5261              	.L327:
2624:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5262              		.loc 1 2624 10 view .LVU1727
 5263 0030 0020     		movs	r0, #0
 5264              	.LVL386:
2625:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5265              		.loc 1 2625 1 view .LVU1728
 5266 0032 7047     		bx	lr
 5267              		.cfi_endproc
 5268              	.LFE177:
 5270              		.section	.text.HAL_ETH_GetState,"ax",%progbits
 5271              		.align	1
 5272              		.global	HAL_ETH_GetState
 5273              		.syntax unified
 5274              		.thumb
 5275              		.thumb_func
 5277              	HAL_ETH_GetState:
 5278              	.LVL387:
 5279              	.LFB178:
2655:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->gState;
 5280              		.loc 1 2655 1 is_stmt 1 view -0
 5281              		.cfi_startproc
 5282              		@ args = 0, pretend = 0, frame = 0
 5283              		@ frame_needed = 0, uses_anonymous_args = 0
 5284              		@ link register save eliminated.
2656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5285              		.loc 1 2656 3 view .LVU1730
2656:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5286              		.loc 1 2656 14 is_stmt 0 view .LVU1731
 5287 0000 D0F88400 		ldr	r0, [r0, #132]
 5288              	.LVL388:
2657:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5289              		.loc 1 2657 1 view .LVU1732
 5290 0004 7047     		bx	lr
 5291              		.cfi_endproc
 5292              	.LFE178:
 5294              		.section	.text.HAL_ETH_GetError,"ax",%progbits
 5295              		.align	1
 5296              		.global	HAL_ETH_GetError
 5297              		.syntax unified
 5298              		.thumb
 5299              		.thumb_func
 5301              	HAL_ETH_GetError:
 5302              	.LVL389:
 5303              	.LFB179:
ARM GAS  /tmp/ccJAn5hv.s 			page 193


2666:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->ErrorCode;
 5304              		.loc 1 2666 1 is_stmt 1 view -0
 5305              		.cfi_startproc
 5306              		@ args = 0, pretend = 0, frame = 0
 5307              		@ frame_needed = 0, uses_anonymous_args = 0
 5308              		@ link register save eliminated.
2667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5309              		.loc 1 2667 3 view .LVU1734
2667:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5310              		.loc 1 2667 14 is_stmt 0 view .LVU1735
 5311 0000 D0F88800 		ldr	r0, [r0, #136]
 5312              	.LVL390:
2668:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5313              		.loc 1 2668 1 view .LVU1736
 5314 0004 7047     		bx	lr
 5315              		.cfi_endproc
 5316              	.LFE179:
 5318              		.section	.text.HAL_ETH_GetDMAError,"ax",%progbits
 5319              		.align	1
 5320              		.global	HAL_ETH_GetDMAError
 5321              		.syntax unified
 5322              		.thumb
 5323              		.thumb_func
 5325              	HAL_ETH_GetDMAError:
 5326              	.LVL391:
 5327              	.LFB180:
2677:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->DMAErrorCode;
 5328              		.loc 1 2677 1 is_stmt 1 view -0
 5329              		.cfi_startproc
 5330              		@ args = 0, pretend = 0, frame = 0
 5331              		@ frame_needed = 0, uses_anonymous_args = 0
 5332              		@ link register save eliminated.
2678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5333              		.loc 1 2678 3 view .LVU1738
2678:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5334              		.loc 1 2678 14 is_stmt 0 view .LVU1739
 5335 0000 D0F88C00 		ldr	r0, [r0, #140]
 5336              	.LVL392:
2679:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5337              		.loc 1 2679 1 view .LVU1740
 5338 0004 7047     		bx	lr
 5339              		.cfi_endproc
 5340              	.LFE180:
 5342              		.section	.text.HAL_ETH_GetMACError,"ax",%progbits
 5343              		.align	1
 5344              		.global	HAL_ETH_GetMACError
 5345              		.syntax unified
 5346              		.thumb
 5347              		.thumb_func
 5349              	HAL_ETH_GetMACError:
 5350              	.LVL393:
 5351              	.LFB181:
2688:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACErrorCode;
 5352              		.loc 1 2688 1 is_stmt 1 view -0
 5353              		.cfi_startproc
 5354              		@ args = 0, pretend = 0, frame = 0
 5355              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccJAn5hv.s 			page 194


 5356              		@ link register save eliminated.
2689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5357              		.loc 1 2689 3 view .LVU1742
2689:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5358              		.loc 1 2689 14 is_stmt 0 view .LVU1743
 5359 0000 D0F89000 		ldr	r0, [r0, #144]
 5360              	.LVL394:
2690:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5361              		.loc 1 2690 1 view .LVU1744
 5362 0004 7047     		bx	lr
 5363              		.cfi_endproc
 5364              	.LFE181:
 5366              		.section	.text.HAL_ETH_GetMACWakeUpSource,"ax",%progbits
 5367              		.align	1
 5368              		.global	HAL_ETH_GetMACWakeUpSource
 5369              		.syntax unified
 5370              		.thumb
 5371              		.thumb_func
 5373              	HAL_ETH_GetMACWakeUpSource:
 5374              	.LVL395:
 5375              	.LFB182:
2699:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c ****   return heth->MACWakeUpEvent;
 5376              		.loc 1 2699 1 is_stmt 1 view -0
 5377              		.cfi_startproc
 5378              		@ args = 0, pretend = 0, frame = 0
 5379              		@ frame_needed = 0, uses_anonymous_args = 0
 5380              		@ link register save eliminated.
2700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5381              		.loc 1 2700 3 view .LVU1746
2700:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** }
 5382              		.loc 1 2700 14 is_stmt 0 view .LVU1747
 5383 0000 D0F89400 		ldr	r0, [r0, #148]
 5384              	.LVL396:
2701:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_eth.c **** 
 5385              		.loc 1 2701 1 view .LVU1748
 5386 0004 7047     		bx	lr
 5387              		.cfi_endproc
 5388              	.LFE182:
 5390              		.text
 5391              	.Letext0:
 5392              		.file 3 "/opt/st/stm32cubeide_1.16.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 5393              		.file 4 "/opt/st/stm32cubeide_1.16.0/plugins/com.st.stm32cube.ide.mcu.externaltools.gnu-tools-for-
 5394              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 5395              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 5396              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 5397              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_eth.h"
 5398              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 5399              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/ccJAn5hv.s 			page 195


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_eth.c
     /tmp/ccJAn5hv.s:21     .text.HAL_ETH_RxAllocateCallback:00000000 $t
     /tmp/ccJAn5hv.s:27     .text.HAL_ETH_RxAllocateCallback:00000000 HAL_ETH_RxAllocateCallback
     /tmp/ccJAn5hv.s:42     .text.ETH_UpdateDescriptor:00000000 $t
     /tmp/ccJAn5hv.s:47     .text.ETH_UpdateDescriptor:00000000 ETH_UpdateDescriptor
     /tmp/ccJAn5hv.s:239    .text.ETH_UpdateDescriptor:000000a4 $d
     /tmp/ccJAn5hv.s:244    .text.HAL_ETH_RxLinkCallback:00000000 $t
     /tmp/ccJAn5hv.s:250    .text.HAL_ETH_RxLinkCallback:00000000 HAL_ETH_RxLinkCallback
     /tmp/ccJAn5hv.s:268    .text.HAL_ETH_TxFreeCallback:00000000 $t
     /tmp/ccJAn5hv.s:274    .text.HAL_ETH_TxFreeCallback:00000000 HAL_ETH_TxFreeCallback
     /tmp/ccJAn5hv.s:289    .text.ETH_MACAddressConfig:00000000 $t
     /tmp/ccJAn5hv.s:294    .text.ETH_MACAddressConfig:00000000 ETH_MACAddressConfig
     /tmp/ccJAn5hv.s:348    .text.ETH_MACAddressConfig:00000028 $d
     /tmp/ccJAn5hv.s:354    .text.ETH_DMATxDescListInit:00000000 $t
     /tmp/ccJAn5hv.s:359    .text.ETH_DMATxDescListInit:00000000 ETH_DMATxDescListInit
     /tmp/ccJAn5hv.s:460    .text.ETH_DMARxDescListInit:00000000 $t
     /tmp/ccJAn5hv.s:465    .text.ETH_DMARxDescListInit:00000000 ETH_DMARxDescListInit
     /tmp/ccJAn5hv.s:572    .text.ETH_Prepare_Tx_Descriptors:00000000 $t
     /tmp/ccJAn5hv.s:577    .text.ETH_Prepare_Tx_Descriptors:00000000 ETH_Prepare_Tx_Descriptors
     /tmp/ccJAn5hv.s:982    .text.ETH_SetMACConfig:00000000 $t
     /tmp/ccJAn5hv.s:987    .text.ETH_SetMACConfig:00000000 ETH_SetMACConfig
     /tmp/ccJAn5hv.s:1232   .text.ETH_SetMACConfig:000000f8 $d
     /tmp/ccJAn5hv.s:1237   .text.ETH_SetDMAConfig:00000000 $t
     /tmp/ccJAn5hv.s:1242   .text.ETH_SetDMAConfig:00000000 ETH_SetDMAConfig
     /tmp/ccJAn5hv.s:1411   .text.ETH_SetDMAConfig:000000bc $d
     /tmp/ccJAn5hv.s:1416   .text.ETH_MACDMAConfig:00000000 $t
     /tmp/ccJAn5hv.s:1421   .text.ETH_MACDMAConfig:00000000 ETH_MACDMAConfig
     /tmp/ccJAn5hv.s:1574   .text.ETH_FlushTransmitFIFO:00000000 $t
     /tmp/ccJAn5hv.s:1579   .text.ETH_FlushTransmitFIFO:00000000 ETH_FlushTransmitFIFO
     /tmp/ccJAn5hv.s:1641   .text.HAL_ETH_MspInit:00000000 $t
     /tmp/ccJAn5hv.s:1647   .text.HAL_ETH_MspInit:00000000 HAL_ETH_MspInit
     /tmp/ccJAn5hv.s:1662   .text.HAL_ETH_Init:00000000 $t
     /tmp/ccJAn5hv.s:1668   .text.HAL_ETH_Init:00000000 HAL_ETH_Init
     /tmp/ccJAn5hv.s:1839   .text.HAL_ETH_Init:000000b8 $d
     /tmp/ccJAn5hv.s:1845   .text.HAL_ETH_MspDeInit:00000000 $t
     /tmp/ccJAn5hv.s:1851   .text.HAL_ETH_MspDeInit:00000000 HAL_ETH_MspDeInit
     /tmp/ccJAn5hv.s:1866   .text.HAL_ETH_DeInit:00000000 $t
     /tmp/ccJAn5hv.s:1872   .text.HAL_ETH_DeInit:00000000 HAL_ETH_DeInit
     /tmp/ccJAn5hv.s:1905   .text.HAL_ETH_Start:00000000 $t
     /tmp/ccJAn5hv.s:1911   .text.HAL_ETH_Start:00000000 HAL_ETH_Start
     /tmp/ccJAn5hv.s:2021   .text.HAL_ETH_Start_IT:00000000 $t
     /tmp/ccJAn5hv.s:2027   .text.HAL_ETH_Start_IT:00000000 HAL_ETH_Start_IT
     /tmp/ccJAn5hv.s:2166   .text.HAL_ETH_Stop:00000000 $t
     /tmp/ccJAn5hv.s:2172   .text.HAL_ETH_Stop:00000000 HAL_ETH_Stop
     /tmp/ccJAn5hv.s:2277   .text.HAL_ETH_Stop_IT:00000000 $t
     /tmp/ccJAn5hv.s:2283   .text.HAL_ETH_Stop_IT:00000000 HAL_ETH_Stop_IT
     /tmp/ccJAn5hv.s:2426   .text.HAL_ETH_Transmit:00000000 $t
     /tmp/ccJAn5hv.s:2432   .text.HAL_ETH_Transmit:00000000 HAL_ETH_Transmit
     /tmp/ccJAn5hv.s:2629   .text.HAL_ETH_Transmit_IT:00000000 $t
     /tmp/ccJAn5hv.s:2635   .text.HAL_ETH_Transmit_IT:00000000 HAL_ETH_Transmit_IT
     /tmp/ccJAn5hv.s:2763   .text.HAL_ETH_ReadData:00000000 $t
     /tmp/ccJAn5hv.s:2769   .text.HAL_ETH_ReadData:00000000 HAL_ETH_ReadData
     /tmp/ccJAn5hv.s:3036   .text.HAL_ETH_RegisterRxAllocateCallback:00000000 $t
     /tmp/ccJAn5hv.s:3042   .text.HAL_ETH_RegisterRxAllocateCallback:00000000 HAL_ETH_RegisterRxAllocateCallback
     /tmp/ccJAn5hv.s:3073   .text.HAL_ETH_UnRegisterRxAllocateCallback:00000000 $t
     /tmp/ccJAn5hv.s:3079   .text.HAL_ETH_UnRegisterRxAllocateCallback:00000000 HAL_ETH_UnRegisterRxAllocateCallback
ARM GAS  /tmp/ccJAn5hv.s 			page 196


     /tmp/ccJAn5hv.s:3100   .text.HAL_ETH_UnRegisterRxAllocateCallback:0000000c $d
     /tmp/ccJAn5hv.s:3105   .text.HAL_ETH_RegisterRxLinkCallback:00000000 $t
     /tmp/ccJAn5hv.s:3111   .text.HAL_ETH_RegisterRxLinkCallback:00000000 HAL_ETH_RegisterRxLinkCallback
     /tmp/ccJAn5hv.s:3142   .text.HAL_ETH_UnRegisterRxLinkCallback:00000000 $t
     /tmp/ccJAn5hv.s:3148   .text.HAL_ETH_UnRegisterRxLinkCallback:00000000 HAL_ETH_UnRegisterRxLinkCallback
     /tmp/ccJAn5hv.s:3169   .text.HAL_ETH_UnRegisterRxLinkCallback:0000000c $d
     /tmp/ccJAn5hv.s:3174   .text.HAL_ETH_GetRxDataErrorCode:00000000 $t
     /tmp/ccJAn5hv.s:3180   .text.HAL_ETH_GetRxDataErrorCode:00000000 HAL_ETH_GetRxDataErrorCode
     /tmp/ccJAn5hv.s:3207   .text.HAL_ETH_RegisterTxFreeCallback:00000000 $t
     /tmp/ccJAn5hv.s:3213   .text.HAL_ETH_RegisterTxFreeCallback:00000000 HAL_ETH_RegisterTxFreeCallback
     /tmp/ccJAn5hv.s:3244   .text.HAL_ETH_UnRegisterTxFreeCallback:00000000 $t
     /tmp/ccJAn5hv.s:3250   .text.HAL_ETH_UnRegisterTxFreeCallback:00000000 HAL_ETH_UnRegisterTxFreeCallback
     /tmp/ccJAn5hv.s:3271   .text.HAL_ETH_UnRegisterTxFreeCallback:0000000c $d
     /tmp/ccJAn5hv.s:3276   .text.HAL_ETH_ReleaseTxPacket:00000000 $t
     /tmp/ccJAn5hv.s:3282   .text.HAL_ETH_ReleaseTxPacket:00000000 HAL_ETH_ReleaseTxPacket
     /tmp/ccJAn5hv.s:3400   .text.HAL_ETH_TxCpltCallback:00000000 $t
     /tmp/ccJAn5hv.s:3406   .text.HAL_ETH_TxCpltCallback:00000000 HAL_ETH_TxCpltCallback
     /tmp/ccJAn5hv.s:3421   .text.HAL_ETH_RxCpltCallback:00000000 $t
     /tmp/ccJAn5hv.s:3427   .text.HAL_ETH_RxCpltCallback:00000000 HAL_ETH_RxCpltCallback
     /tmp/ccJAn5hv.s:3442   .text.HAL_ETH_ErrorCallback:00000000 $t
     /tmp/ccJAn5hv.s:3448   .text.HAL_ETH_ErrorCallback:00000000 HAL_ETH_ErrorCallback
     /tmp/ccJAn5hv.s:3463   .text.HAL_ETH_PMTCallback:00000000 $t
     /tmp/ccJAn5hv.s:3469   .text.HAL_ETH_PMTCallback:00000000 HAL_ETH_PMTCallback
     /tmp/ccJAn5hv.s:3484   .text.HAL_ETH_WakeUpCallback:00000000 $t
     /tmp/ccJAn5hv.s:3490   .text.HAL_ETH_WakeUpCallback:00000000 HAL_ETH_WakeUpCallback
     /tmp/ccJAn5hv.s:3505   .text.HAL_ETH_IRQHandler:00000000 $t
     /tmp/ccJAn5hv.s:3511   .text.HAL_ETH_IRQHandler:00000000 HAL_ETH_IRQHandler
     /tmp/ccJAn5hv.s:3691   .text.HAL_ETH_IRQHandler:0000010c $d
     /tmp/ccJAn5hv.s:3697   .text.HAL_ETH_ReadPHYRegister:00000000 $t
     /tmp/ccJAn5hv.s:3703   .text.HAL_ETH_ReadPHYRegister:00000000 HAL_ETH_ReadPHYRegister
     /tmp/ccJAn5hv.s:3815   .text.HAL_ETH_WritePHYRegister:00000000 $t
     /tmp/ccJAn5hv.s:3821   .text.HAL_ETH_WritePHYRegister:00000000 HAL_ETH_WritePHYRegister
     /tmp/ccJAn5hv.s:3926   .text.HAL_ETH_GetMACConfig:00000000 $t
     /tmp/ccJAn5hv.s:3932   .text.HAL_ETH_GetMACConfig:00000000 HAL_ETH_GetMACConfig
     /tmp/ccJAn5hv.s:4123   .text.HAL_ETH_GetDMAConfig:00000000 $t
     /tmp/ccJAn5hv.s:4129   .text.HAL_ETH_GetDMAConfig:00000000 HAL_ETH_GetDMAConfig
     /tmp/ccJAn5hv.s:4308   .text.HAL_ETH_SetMACConfig:00000000 $t
     /tmp/ccJAn5hv.s:4314   .text.HAL_ETH_SetMACConfig:00000000 HAL_ETH_SetMACConfig
     /tmp/ccJAn5hv.s:4366   .text.HAL_ETH_SetDMAConfig:00000000 $t
     /tmp/ccJAn5hv.s:4372   .text.HAL_ETH_SetDMAConfig:00000000 HAL_ETH_SetDMAConfig
     /tmp/ccJAn5hv.s:4424   .text.HAL_ETH_SetMDIOClockRange:00000000 $t
     /tmp/ccJAn5hv.s:4430   .text.HAL_ETH_SetMDIOClockRange:00000000 HAL_ETH_SetMDIOClockRange
     /tmp/ccJAn5hv.s:4531   .text.HAL_ETH_SetMDIOClockRange:00000054 $d
     /tmp/ccJAn5hv.s:4543   .text.HAL_ETH_SetMACFilterConfig:00000000 $t
     /tmp/ccJAn5hv.s:4549   .text.HAL_ETH_SetMACFilterConfig:00000000 HAL_ETH_SetMACFilterConfig
     /tmp/ccJAn5hv.s:4673   .text.HAL_ETH_SetMACFilterConfig:00000070 $d
     /tmp/ccJAn5hv.s:4678   .text.HAL_ETH_GetMACFilterConfig:00000000 $t
     /tmp/ccJAn5hv.s:4684   .text.HAL_ETH_GetMACFilterConfig:00000000 HAL_ETH_GetMACFilterConfig
     /tmp/ccJAn5hv.s:4803   .text.HAL_ETH_SetSourceMACAddrMatch:00000000 $t
     /tmp/ccJAn5hv.s:4809   .text.HAL_ETH_SetSourceMACAddrMatch:00000000 HAL_ETH_SetSourceMACAddrMatch
     /tmp/ccJAn5hv.s:4893   .text.HAL_ETH_SetHashTable:00000000 $t
     /tmp/ccJAn5hv.s:4899   .text.HAL_ETH_SetHashTable:00000000 HAL_ETH_SetHashTable
     /tmp/ccJAn5hv.s:4987   .text.HAL_ETH_SetRxVLANIdentifier:00000000 $t
     /tmp/ccJAn5hv.s:4993   .text.HAL_ETH_SetRxVLANIdentifier:00000000 HAL_ETH_SetRxVLANIdentifier
     /tmp/ccJAn5hv.s:5061   .text.HAL_ETH_EnterPowerDownMode:00000000 $t
     /tmp/ccJAn5hv.s:5067   .text.HAL_ETH_EnterPowerDownMode:00000000 HAL_ETH_EnterPowerDownMode
     /tmp/ccJAn5hv.s:5107   .text.HAL_ETH_ExitPowerDownMode:00000000 $t
ARM GAS  /tmp/ccJAn5hv.s 			page 197


     /tmp/ccJAn5hv.s:5113   .text.HAL_ETH_ExitPowerDownMode:00000000 HAL_ETH_ExitPowerDownMode
     /tmp/ccJAn5hv.s:5194   .text.HAL_ETH_SetWakeUpFilter:00000000 $t
     /tmp/ccJAn5hv.s:5200   .text.HAL_ETH_SetWakeUpFilter:00000000 HAL_ETH_SetWakeUpFilter
     /tmp/ccJAn5hv.s:5271   .text.HAL_ETH_GetState:00000000 $t
     /tmp/ccJAn5hv.s:5277   .text.HAL_ETH_GetState:00000000 HAL_ETH_GetState
     /tmp/ccJAn5hv.s:5295   .text.HAL_ETH_GetError:00000000 $t
     /tmp/ccJAn5hv.s:5301   .text.HAL_ETH_GetError:00000000 HAL_ETH_GetError
     /tmp/ccJAn5hv.s:5319   .text.HAL_ETH_GetDMAError:00000000 $t
     /tmp/ccJAn5hv.s:5325   .text.HAL_ETH_GetDMAError:00000000 HAL_ETH_GetDMAError
     /tmp/ccJAn5hv.s:5343   .text.HAL_ETH_GetMACError:00000000 $t
     /tmp/ccJAn5hv.s:5349   .text.HAL_ETH_GetMACError:00000000 HAL_ETH_GetMACError
     /tmp/ccJAn5hv.s:5367   .text.HAL_ETH_GetMACWakeUpSource:00000000 $t
     /tmp/ccJAn5hv.s:5373   .text.HAL_ETH_GetMACWakeUpSource:00000000 HAL_ETH_GetMACWakeUpSource

UNDEFINED SYMBOLS
HAL_Delay
HAL_GetTick
HAL_RCC_GetHCLKFreq
