/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_9z & celloutsig_1_12z[1]);
  assign celloutsig_1_15z = ~(celloutsig_1_1z & celloutsig_1_8z);
  assign celloutsig_1_4z = { in_data[181:180], celloutsig_1_1z, celloutsig_1_1z } & { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_5z[5:3], celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_11z } & { celloutsig_1_5z[3:0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_16z = in_data[136:131] & { celloutsig_1_5z[8:5], celloutsig_1_11z, celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[153:151], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_0z } >= { in_data[174:168], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[170:167] >= in_data[162:159];
  assign celloutsig_1_6z = { in_data[172:159], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } > { in_data[189:182], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_4z } > { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_1z = celloutsig_0_0z > in_data[18:15];
  assign celloutsig_1_1z = in_data[187:184] && in_data[175:172];
  assign celloutsig_1_9z = { celloutsig_1_5z[7:0], celloutsig_1_1z, celloutsig_1_5z } && { in_data[184], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z } || { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[151:136] || { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = { celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_6z } * { celloutsig_1_5z[8:7], celloutsig_1_15z };
  assign celloutsig_1_2z = in_data[179:166] != { in_data[178:169], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_3z = { in_data[138:118], celloutsig_1_0z, celloutsig_1_2z } != in_data[161:139];
  assign celloutsig_1_11z = { celloutsig_1_5z[7:0], celloutsig_1_10z } != { in_data[155], celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } << { in_data[176:175], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_6z } <<< { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[42:39];
  assign { out_data[130:128], out_data[112:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_0z, celloutsig_0_1z };
endmodule
