{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1504705798088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504705798089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 15:49:57 2017 " "Processing started: Wed Sep  6 15:49:57 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504705798089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705798089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705798090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1504705798452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1504705798452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accumulator-behavior " "Found design unit 1: accumulator-behavior" {  } { { "../accumulator/accumulator.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817321 ""} { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "../accumulator/accumulator.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705817321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavioral " "Found design unit 1: alu-behavioral" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817337 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705817337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux21/mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux21/mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-behavior " "Found design unit 1: mux21-behavior" {  } { { "../mux21/mux21.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux21/mux21.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817341 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "../mux21/mux21.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux21/mux21.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705817341 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 ../mux41/mux41.vhd " "Entity \"mux41\" obtained from \"../mux41/mux41.vhd\" instead of from Quartus Prime megafunction library" {  } { { "../mux41/mux41.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1504705817352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-behavioral " "Found design unit 1: mux41-behavioral" {  } { { "../mux41/mux41.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817352 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "../mux41/mux41.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/mux41/mux41.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705817352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_reg-behavioural " "Found design unit 1: status_reg-behavioural" {  } { { "../status_reg/status_reg.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817358 ""} { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Found entity 1: status_reg" {  } { { "../status_reg/status_reg.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705817358 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.bdf 1 1 " "Using design file datapath.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1504705817498 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1504705817498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1504705817500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg status_reg:inst4 " "Elaborating entity \"status_reg\" for hierarchy \"status_reg:inst4\"" {  } { { "datapath.bdf" "inst4" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 456 744 872 568 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504705817534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst5 " "Elaborating entity \"alu\" for hierarchy \"alu:inst5\"" {  } { { "datapath.bdf" "inst5" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 440 328 528 552 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504705817542 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(58) " "VHDL Process Statement warning at alu.vhd(58): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(72) " "VHDL Process Statement warning at alu.vhd(72): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(100) " "VHDL Process Statement warning at alu.vhd(100): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(100) " "VHDL Process Statement warning at alu.vhd(100): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(113) " "VHDL Process Statement warning at alu.vhd(113): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(118) " "VHDL Process Statement warning at alu.vhd(118): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817553 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(130) " "VHDL Process Statement warning at alu.vhd(130): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(156) " "VHDL Process Statement warning at alu.vhd(156): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(178) " "VHDL Process Statement warning at alu.vhd(178): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(178) " "VHDL Process Statement warning at alu.vhd(178): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(199) " "VHDL Process Statement warning at alu.vhd(199): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(220) " "VHDL Process Statement warning at alu.vhd(220): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 220 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(240) " "VHDL Process Statement warning at alu.vhd(240): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(270) " "VHDL Process Statement warning at alu.vhd(270): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(296) " "VHDL Process Statement warning at alu.vhd(296): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(316) " "VHDL Process Statement warning at alu.vhd(316): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(316) " "VHDL Process Statement warning at alu.vhd(316): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(336) " "VHDL Process Statement warning at alu.vhd(336): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(356) " "VHDL Process Statement warning at alu.vhd(356): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(356) " "VHDL Process Statement warning at alu.vhd(356): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_acc alu.vhd(369) " "VHDL Process Statement warning at alu.vhd(369): signal \"in_acc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp_b alu.vhd(369) " "VHDL Process Statement warning at alu.vhd(369): signal \"inp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "N alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): inferring latch(es) for signal or variable \"N\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp alu.vhd(28) " "VHDL Process Statement warning at alu.vhd(28): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1504705817554 "|datapath|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C alu.vhd(28) " "Inferred latch for \"C\" at alu.vhd(28)" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705817555 "|datapath|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z alu.vhd(28) " "Inferred latch for \"Z\" at alu.vhd(28)" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705817555 "|datapath|alu:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "N alu.vhd(28) " "Inferred latch for \"N\" at alu.vhd(28)" {  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705817555 "|datapath|alu:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:inst2 " "Elaborating entity \"mux21\" for hierarchy \"mux21:inst2\"" {  } { { "datapath.bdf" "inst2" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 312 816 992 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504705817555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:inst6 " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:inst6\"" {  } { { "datapath.bdf" "inst6" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 208 600 784 320 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504705817557 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load accumulator.vhd(27) " "VHDL Process Statement warning at accumulator.vhd(27): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../accumulator/accumulator.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/accumulator/accumulator.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1504705817559 "|datapath|accumulator:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux41 mux41:inst3 " "Elaborating entity \"mux41\" for hierarchy \"mux41:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 200 352 536 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504705817565 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|N " "Latch alu:inst5\|N has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 608 152 320 624 "opcode\[4..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504705818426 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504705818426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|C " "Latch alu:inst5\|C has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 608 152 320 624 "opcode\[4..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504705818426 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504705818426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst5\|Z " "Latch alu:inst5\|Z has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[2\] " "Ports D and ENA on the latch are fed by the same signal opcode\[2\]" {  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 608 152 320 624 "opcode\[4..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1504705818426 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1504705818426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1504705818847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1504705820843 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1504705820843 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1504705820909 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1504705820909 ""} { "Info" "ICUT_CUT_TM_LCELLS" "247 " "Implemented 247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1504705820909 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1504705820909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "973 " "Peak virtual memory: 973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504705820918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 15:50:20 2017 " "Processing ended: Wed Sep  6 15:50:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504705820918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504705820918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504705820918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1504705820918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1504705824689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504705824690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 15:50:22 2017 " "Processing started: Wed Sep  6 15:50:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504705824690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1504705824690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_fit --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1504705824690 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1504705824793 ""}
{ "Info" "0" "" "Project  = datapath" {  } {  } 0 0 "Project  = datapath" 0 0 "Fitter" 0 0 1504705824794 ""}
{ "Info" "0" "" "Revision = datapath" {  } {  } 0 0 "Revision = datapath" 0 0 "Fitter" 0 0 1504705824795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1504705824888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1504705824888 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "datapath EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design datapath" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1504705825134 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1504705825213 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1504705825213 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504705825489 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1504705825496 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C6 " "Device EP4CE10E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504705825823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504705825823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1504705825823 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1504705825823 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504705825829 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504705825829 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504705825829 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504705825829 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1504705825829 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1504705825829 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1504705825831 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1504705826231 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1504705826578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1504705826580 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1504705826580 ""}
{ "Warning" "WSTA_SCC_LOOP" "20 " "Found combinational loop of 20 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~14\|combout " "Node \"inst5\|Mux0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~6\|dataa " "Node \"inst5\|Mux0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~6\|combout " "Node \"inst5\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~14\|dataa " "Node \"inst5\|Mux0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~7\|dataa " "Node \"inst5\|Mux0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~7\|combout " "Node \"inst5\|Mux0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~13\|dataa " "Node \"inst5\|Mux0~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~13\|combout " "Node \"inst5\|Mux0~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~14\|datab " "Node \"inst5\|Mux0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~9\|datab " "Node \"inst5\|Mux0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~9\|combout " "Node \"inst5\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~11\|datab " "Node \"inst5\|Mux0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~11\|combout " "Node \"inst5\|Mux0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~13\|datac " "Node \"inst5\|Mux0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~10\|dataa " "Node \"inst5\|Mux0~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~10\|combout " "Node \"inst5\|Mux0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~11\|datad " "Node \"inst5\|Mux0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~12\|datab " "Node \"inst5\|Mux0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~12\|combout " "Node \"inst5\|Mux0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~13\|datad " "Node \"inst5\|Mux0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826584 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1504705826584 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|Mux1~7\|combout " "Node \"inst5\|Mux1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux1~0\|dataa " "Node \"inst5\|Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux1~0\|combout " "Node \"inst5\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux1~7\|datac " "Node \"inst5\|Mux1~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1504705826585 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~15\|combout " "Node \"inst5\|Mux7~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~4\|dataa " "Node \"inst5\|Mux7~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~4\|combout " "Node \"inst5\|Mux7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~15\|dataa " "Node \"inst5\|Mux7~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~2\|dataa " "Node \"inst5\|Mux7~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~2\|combout " "Node \"inst5\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~3\|dataa " "Node \"inst5\|Mux7~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~3\|combout " "Node \"inst5\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~4\|datab " "Node \"inst5\|Mux7~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~6\|datab " "Node \"inst5\|Mux7~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~6\|combout " "Node \"inst5\|Mux7~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~10\|datab " "Node \"inst5\|Mux7~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~10\|combout " "Node \"inst5\|Mux7~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~15\|datac " "Node \"inst5\|Mux7~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~9\|dataa " "Node \"inst5\|Mux7~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~9\|combout " "Node \"inst5\|Mux7~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~10\|datad " "Node \"inst5\|Mux7~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~14\|dataa " "Node \"inst5\|Mux7~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~14\|combout " "Node \"inst5\|Mux7~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~15\|datad " "Node \"inst5\|Mux7~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~15\|dataa " "Node \"inst5\|Mux0~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~15\|combout " "Node \"inst5\|Mux0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~14\|datab " "Node \"inst5\|Mux7~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705826585 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1504705826585 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux8~2  from: datad  to: combout " "Cell: inst5\|Mux8~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504705826587 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1504705826587 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1504705826590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1504705826590 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1504705826591 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1504705826635 ""}  } { { "datapath.bdf" "" { Schematic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/datapath.bdf" { { 160 376 544 176 "clk" "" } } } } { "temporary_test_loc" "" { Generic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/" { { 0 { 0 ""} 0 413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504705826635 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:inst5\|Mux8~2  " "Automatically promoted node alu:inst5\|Mux8~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1504705826636 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 33 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504705826636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1504705826942 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504705826943 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504705826943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504705826944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504705826945 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1504705826946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1504705826946 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1504705826946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1504705826972 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1504705826972 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1504705826972 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "45 unused 2.5V 34 11 0 " "Number of I/O pins in group: 45 (unused VREF, 2.5V VCCIO, 34 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1504705826975 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1504705826975 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1504705826975 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504705826976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504705826976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504705826976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504705826976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504705826976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504705826976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504705826976 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1504705826976 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1504705826976 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1504705826976 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504705827015 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1504705827019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1504705827819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504705827936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1504705827959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1504705829281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504705829281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1504705829621 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1504705830597 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1504705830597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1504705832284 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1504705832284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504705832287 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1504705832482 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504705832491 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504705832755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504705832755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504705832985 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504705833994 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/output_files/datapath.fit.smsg " "Generated suppressed messages file /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/output_files/datapath.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1504705834506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1137 " "Peak virtual memory: 1137 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504705834884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 15:50:34 2017 " "Processing ended: Wed Sep  6 15:50:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504705834884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504705834884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504705834884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504705834884 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1504705839655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504705839668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 15:50:39 2017 " "Processing started: Wed Sep  6 15:50:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504705839668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1504705839668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_asm --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1504705839668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1504705840057 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1504705840562 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1504705840585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "813 " "Peak virtual memory: 813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504705840807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 15:50:40 2017 " "Processing ended: Wed Sep  6 15:50:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504705840807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504705840807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504705840807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1504705840807 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1504705841011 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1504705842291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504705842291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 15:50:41 2017 " "Processing started: Wed Sep  6 15:50:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504705842291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta datapath -c datapath " "Command: quartus_sta datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842292 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1504705842373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842490 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842589 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842589 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842843 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapath.sdc " "Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842858 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842858 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1504705842860 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name opcode\[0\] opcode\[0\] " "create_clock -period 1.000 -name opcode\[0\] opcode\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1504705842860 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842860 ""}
{ "Warning" "WSTA_SCC_LOOP" "20 " "Found combinational loop of 20 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~14\|combout " "Node \"inst5\|Mux0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~12\|datad " "Node \"inst5\|Mux0~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~12\|combout " "Node \"inst5\|Mux0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~13\|datab " "Node \"inst5\|Mux0~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~13\|combout " "Node \"inst5\|Mux0~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~14\|datac " "Node \"inst5\|Mux0~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~9\|datad " "Node \"inst5\|Mux0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~9\|combout " "Node \"inst5\|Mux0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~11\|datab " "Node \"inst5\|Mux0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~11\|combout " "Node \"inst5\|Mux0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~13\|datac " "Node \"inst5\|Mux0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~10\|datac " "Node \"inst5\|Mux0~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~10\|combout " "Node \"inst5\|Mux0~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~11\|datad " "Node \"inst5\|Mux0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~7\|datad " "Node \"inst5\|Mux0~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~7\|combout " "Node \"inst5\|Mux0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~13\|datad " "Node \"inst5\|Mux0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~6\|dataa " "Node \"inst5\|Mux0~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~6\|combout " "Node \"inst5\|Mux0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~14\|datad " "Node \"inst5\|Mux0~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842861 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842861 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|Mux1~7\|combout " "Node \"inst5\|Mux1~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux1~0\|dataa " "Node \"inst5\|Mux1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux1~0\|combout " "Node \"inst5\|Mux1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux1~7\|datab " "Node \"inst5\|Mux1~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842862 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~15\|combout " "Node \"inst5\|Mux7~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~15\|datad " "Node \"inst5\|Mux0~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux0~15\|combout " "Node \"inst5\|Mux0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~14\|datab " "Node \"inst5\|Mux7~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~14\|combout " "Node \"inst5\|Mux7~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~15\|dataa " "Node \"inst5\|Mux7~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~14\|datad " "Node \"inst5\|Mux7~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~9\|datad " "Node \"inst5\|Mux7~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~9\|combout " "Node \"inst5\|Mux7~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~10\|datac " "Node \"inst5\|Mux7~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~10\|combout " "Node \"inst5\|Mux7~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~15\|datab " "Node \"inst5\|Mux7~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~6\|datad " "Node \"inst5\|Mux7~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~6\|combout " "Node \"inst5\|Mux7~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~10\|datad " "Node \"inst5\|Mux7~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~4\|datac " "Node \"inst5\|Mux7~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~4\|combout " "Node \"inst5\|Mux7~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~15\|datad " "Node \"inst5\|Mux7~15\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~2\|datac " "Node \"inst5\|Mux7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~2\|combout " "Node \"inst5\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~3\|datad " "Node \"inst5\|Mux7~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~3\|combout " "Node \"inst5\|Mux7~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|Mux7~4\|datad " "Node \"inst5\|Mux7~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1504705842862 ""}  } { { "../alu/alu.vhd" "" { Text "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/alu/alu.vhd" 33 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842862 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux8~2  from: datad  to: combout " "Cell: inst5\|Mux8~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504705842864 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842864 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842865 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842866 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1504705842867 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504705842873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1504705842886 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.876 " "Worst-case setup slack is -4.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.876             -19.447 clk  " "   -4.876             -19.447 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.631             -12.128 opcode\[0\]  " "   -4.631             -12.128 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.931 " "Worst-case hold slack is -0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931              -0.931 opcode\[0\]  " "   -0.931              -0.931 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.065               0.000 clk  " "    1.065               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842890 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 clk  " "   -3.000             -14.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opcode\[0\]  " "   -3.000              -3.000 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705842891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705842891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504705842971 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843005 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843653 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux8~2  from: datad  to: combout " "Cell: inst5\|Mux8~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504705843726 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843726 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843726 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1504705843732 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.223 " "Worst-case setup slack is -4.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.223             -16.798 clk  " "   -4.223             -16.798 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.122             -10.891 opcode\[0\]  " "   -4.122             -10.891 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843733 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.835 " "Worst-case hold slack is -0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.835              -0.835 opcode\[0\]  " "   -0.835              -0.835 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 clk  " "    0.964               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.000 clk  " "   -3.000             -14.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 opcode\[0\]  " "   -3.000              -3.000 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843740 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1504705843821 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux8~2  from: datad  to: combout " "Cell: inst5\|Mux8~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1504705843960 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843960 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843961 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1504705843968 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.373 " "Worst-case setup slack is -2.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.373             -10.350 clk  " "   -2.373             -10.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843971 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002              -5.158 opcode\[0\]  " "   -2.002              -5.158 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843971 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843971 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.690 " "Worst-case hold slack is -0.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690              -0.690 opcode\[0\]  " "   -0.690              -0.690 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 clk  " "    0.478               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843977 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843980 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.806 clk  " "   -3.000             -14.806 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.229 opcode\[0\]  " "   -3.000              -3.229 opcode\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1504705843987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705843987 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705844644 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705844647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 56 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504705844695 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 15:50:44 2017 " "Processing ended: Wed Sep  6 15:50:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504705844695 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504705844695 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504705844695 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705844695 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1504705846235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1504705846236 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep  6 15:50:46 2017 " "Processing started: Wed Sep  6 15:50:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1504705846236 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1504705846236 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off datapath -c datapath " "Command: quartus_eda --read_settings_files=off --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1504705846236 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1504705846596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_6_1200mv_85c_slow.vho /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/ simulation " "Generated file datapath_6_1200mv_85c_slow.vho in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504705846931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_6_1200mv_0c_slow.vho /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/ simulation " "Generated file datapath_6_1200mv_0c_slow.vho in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504705847006 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_min_1200mv_0c_fast.vho /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/ simulation " "Generated file datapath_min_1200mv_0c_fast.vho in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504705847085 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath.vho /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/ simulation " "Generated file datapath.vho in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504705847162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_6_1200mv_85c_vhd_slow.sdo /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/ simulation " "Generated file datapath_6_1200mv_85c_vhd_slow.sdo in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504705847217 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_6_1200mv_0c_vhd_slow.sdo /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/ simulation " "Generated file datapath_6_1200mv_0c_vhd_slow.sdo in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504705847277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_min_1200mv_0c_vhd_fast.sdo /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/ simulation " "Generated file datapath_min_1200mv_0c_vhd_fast.sdo in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504705847328 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapath_vhd.sdo /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/ simulation " "Generated file datapath_vhd.sdo in folder \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1504705847386 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_6_1200mv_85c_board_slow.mod /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_6_1200mv_85c_board_slow.data " "Generated files \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_6_1200mv_85c_board_slow.mod\" and \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_6_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1504705847389 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_6_1200mv_0c_board_slow.mod /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_6_1200mv_0c_board_slow.data " "Generated files \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_6_1200mv_0c_board_slow.mod\" and \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_6_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1504705847389 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_min_1200mv_0c_board_fast.mod /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_min_1200mv_0c_board_fast.data " "Generated files \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_min_1200mv_0c_board_fast.mod\" and \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1504705847390 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_board.mod /home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_board.data " "Generated files \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_board.mod\" and \"/home/tatenda/QuartusProjects/eee3064w_lab6_MVHADM001_NDXRON002/datapath/timing/stamp//datapath_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1504705847391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1051 " "Peak virtual memory: 1051 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1504705847423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep  6 15:50:47 2017 " "Processing ended: Wed Sep  6 15:50:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1504705847423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1504705847423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1504705847423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1504705847423 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1504705847618 ""}
