INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 06:19:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.643ns  (required time - arrival time)
  Source:                 buffer88/fifo/Memory_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        8.488ns  (logic 1.679ns (19.781%)  route 6.809ns (80.219%))
  Logic Levels:           17  (CARRY4=3 LUT3=2 LUT4=3 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2877, unset)         0.508     0.508    buffer88/fifo/clk
                         FDRE                                         r  buffer88/fifo/Memory_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer88/fifo/Memory_reg[0][0]/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer88/fifo/Memory_reg[0][0]_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 r  buffer88/fifo/minusOp_carry_i_6__1/O
                         net (fo=8, unplaced)         0.282     1.664    buffer30/control/transmitValue_reg_10
                         LUT4 (Prop_lut4_I3_O)        0.043     1.707 r  buffer30/control/fullReg_i_2__21/O
                         net (fo=8, unplaced)         0.282     1.989    control_merge0/fork_valid/generateBlocks[0].regblock/transmitValue_reg_4
                         LUT6 (Prop_lut6_I4_O)        0.043     2.032 r  control_merge0/fork_valid/generateBlocks[0].regblock/dataReg[0]_i_2__1/O
                         net (fo=3, unplaced)         0.262     2.294    buffer14/control/transmitValue_reg_18
                         LUT6 (Prop_lut6_I5_O)        0.043     2.337 f  buffer14/control/transmitValue_i_3__22/O
                         net (fo=5, unplaced)         0.272     2.609    control_merge1/tehb/control/dataReg[5]_i_3__0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.652 f  control_merge1/tehb/control/x_loadEn_INST_0_i_4/O
                         net (fo=10, unplaced)        0.287     2.939    buffer14/control/outs_reg[5]_0
                         LUT6 (Prop_lut6_I5_O)        0.043     2.982 r  buffer14/control/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid317_Out0_copy318_c1[2]_i_2/O
                         net (fo=62, unplaced)        0.332     3.314    buffer10/control/gen_assignements[0].first_assignment.regs_reg[0]_0
                         LUT6 (Prop_lut6_I2_O)        0.043     3.357 f  buffer10/control/level4_c1[15]_i_2/O
                         net (fo=9, unplaced)         0.746     4.103    buffer10/control/buffer10_outs[12]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.146 f  buffer10/control/level4_c1[9]_i_11/O
                         net (fo=1, unplaced)         0.705     4.851    buffer10/control/level4_c1[9]_i_11_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.894 r  buffer10/control/level4_c1[9]_i_6/O
                         net (fo=4, unplaced)         0.401     5.295    buffer10/control/addf0/ieee2nfloat_0/eqOp__21
                         LUT3 (Prop_lut3_I0_O)        0.043     5.338 f  buffer10/control/ltOp_carry__2_i_13/O
                         net (fo=2, unplaced)         0.345     5.683    mulf0/operator/RoundingAdder/X[10]
                         LUT5 (Prop_lut5_I4_O)        0.043     5.726 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_1/O
                         net (fo=1, unplaced)         0.248     5.974    addf0/operator/ltOp_carry__3_0[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     6.161 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     6.161    addf0/operator/ltOp_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.135     6.296 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=91, unplaced)        0.269     6.565    addf0/operator/CO[0]
                         LUT4 (Prop_lut4_I3_O)        0.127     6.692 r  addf0/operator/i__carry_i_3__0/O
                         net (fo=1, unplaced)         0.459     7.151    addf0/operator/p_1_in_1[1]
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.292     7.443 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, unplaced)         0.515     7.958    addf0/operator/RightShifterComponent/O[3]
                         LUT6 (Prop_lut6_I0_O)        0.120     8.078 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, unplaced)         0.276     8.354    addf0/operator/RightShifterComponent/level4_c1[25]_i_3_n_0
                         LUT4 (Prop_lut4_I0_O)        0.043     8.397 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_1/O
                         net (fo=16, unplaced)        0.599     8.996    addf0/operator/RightShifterComponent/level4_c1[25]_i_1_n_0
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2877, unset)         0.483     7.683    addf0/operator/RightShifterComponent/clk
                         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
                         FDRE (Setup_fdre_C_R)       -0.294     7.353    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.353    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                 -1.643    




