// Seed: 1560305325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  logic id_6 = 1 < 1;
  assign id_4 = "";
  assign id_6 = id_3;
  logic id_7;
  assign id_1 = id_5;
  string id_8, id_9, id_10 = id_4;
  wire  id_11;
  logic id_12;
  logic id_13;
  assign id_11[""] = id_12;
  assign id_1[1]   = 1'd0;
  logic  id_14 = 1 & 1 & 1 & 1;
  string id_15 = {id_9};
  type_2 id_16 (
      .id_0({1{1 & 1 < id_13}}),
      .id_1(id_5),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_4),
      .id_7(id_6 - 1)
  );
endmodule
