#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Sat Nov 15 16:58:53 2025
# Process ID         : 48424
# Current directory  : /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/build
# Command line       : xsim -mode tcl -source {xsim.dir/uvm_tb_top/xsim_script.tcl}
# Log file           : /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/build/xsim.log
# Journal file       : /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/build/xsim.jou
# Running On         : tahmeed
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : Intel(R) Core(TM) i7-6700 CPU @ 3.40GHz
# CPU Frequency      : 3407.998 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 4
# Host memory        : 25201 MB
# Swap memory        : 0 MB
# Total Virtual      : 25201 MB
# Available Virtual  : 22299 MB
#-----------------------------------------------------------
source xsim.dir/uvm_tb_top/xsim_script.tcl
# xsim {uvm_tb_top} -testplusarg UVM_VERBOSITY=UVM_LOW -testplusarg TESTNAME=base_test -testplusarg CLKFREQMHZ= -autoloadwcfg -runall
Time resolution is 1 ps
run -all
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO @ 0: reporter [RNTST] Running test base_test...
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(30) @ 10937736000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
rx_item.rx_array: 01011011

UVM_INFO /home/tahmeed/Desktop/projects/AXI2UART_UVM_VERIFICATION/test/uvm/scoreboards/simple_scoreboard.sv(30) @ 22396072000: uvm_test_top.u_env.u_scoreboard [u_scoreboard] 
rx_item.rx_array: 10011011

UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19968) @ 23016835000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
UVM_INFO /home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13673) @ 23016835000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :    6
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[RNTST]     1
[TEST_DONE]     1
[UVM/COMP/NAMECHECK]     1
[UVM/RELNOTES]     1
[u_scoreboard]     2

$finish called at time : 23016835 ns : File "/home/tahmeed/Xilinx/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:00:00.61 ; elapsed = 00:01:06 . Memory (MB): peak = 1446.387 ; gain = 0.000 ; free physical = 18046 ; free virtual = 21091
exit
INFO: xsimkernel Simulation Memory Usage: 295856 KB (Peak: 340456 KB), Simulation CPU Usage: 67020 ms
INFO: [Common 17-206] Exiting xsim at Sat Nov 15 17:00:02 2025...
