{
   "#ALL#": {
      "ZerosVector": "zeros_vector",
      "OnesVector": "ones_vector",
      "PartiallyOnesVector": "partially_ones_vector",
      "ShiftLeft": "shift_left",
      "ShiftRight": "shift_right",
      "BinaryToGray": "binary_to_gray",
      "GrayToBinary": "gray_to_binary",
      "PpcOr": "ppc_or",
      "IntToStdLogic": "int_to_std_logic",
      "ReduceOr": "reduce_or",
      "ReduceAnd": "reduce_and",
      "To01X": "to_01X",
      "InvertBitOrder": "invert_bit_order",
      "ClockRatioN_g": "clock_ratio_n_g",
      "ClockRatioD_g": "clock_ratio_d_g",
      "Ratio_g": "ratio_g",
      "HandleRdy_g": "handle_rdy_g",
      "AxiThrottling_g": "axi_throttling_g",
      "UseMem_g": "use_mem_g"
   },
   "psi_common_arb_priority": {
      "Size_g": "width_g",
      "OutputRegister_g": "out_reg_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "Request": "req_i",
      "Grant": "grant_o"
   },
   "psi_common_arb_round_robin": {
      "Size_g": "width_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "Request": "request_i",
      "Grant": "grant_o",
      "Grant_Rdy": "grant_rdy_o",
      "Grant_Vld": "grant_vld_o"
   },
   "psi_common_async_fifo": {
      "Width_g": "width_g",
      "Depth_g": "depth_g",
      "AlmFullOn_g": "afull_on_g",
      "AlmFullLevel_g": "afull_lvl_g",
      "AlmEmptyOn_g": "aempty_on_g",
      "AlmEmptyLevel_g": "aempty_level_g",
      "RamStyle_g": "ram_style_g",
      "RamBehavior_g": "ram_behavior_g",
      "RdyRstState_g": "rdy_rst_state_g",
      "InClk": "in_clk_i",
      "InRst": "in_rst_i",
      "OutClk": "out_clk_i",
      "OutRst": "out_rst_i",
      "InData": "in_dat_i",
      "InVld": "in_vld_i",
      "InRdy": "in_rdy_o",
      "OutData": "out_dat_o",
      "OutVld": "out_vld_o",
      "OutRdy": "out_rdy_o",
      "InFull": "in_full_o",
      "InEmpty": "in_empty_o",
      "InAlmFull": "in_afull_o",
      "InAlmEmpty": "in_aempty_o",
      "InLevel": "in_lvl_o",
      "OutFull": "out_full_o",
      "OutEmpty": "out_empty_o",
      "OutAlmFull": "out_afull_o",
      "OutAlmEmpty": "out_aempty_o",
      "OutLevel": "out_lvl_o"
   },
   "psi_common_axilite_slave_ipif": {
      "NumReg_g": "num_reg_g",
      "ResetVal_g": "rst_val_g",
      "UseMem_g": "use_mem_g",
      "AxiAddrWidth_g": "axi_addr_width_g",
      "s_axilite_aclk": "s_axilite_aclk",
      "s_axilite_aresetn": "s_axilite_aresetn",
      "s_axilite_araddr": "s_axilite_araddr",
      "s_axilite_arvalid": "s_axilite_arvalid",
      "s_axilite_arready": "s_axilite_arready",
      "s_axilite_rdata": "s_axilite_rdata",
      "s_axilite_rresp": "s_axilite_rresp",
      "s_axilite_rvalid": "s_axilite_rvalid",
      "s_axilite_rready": "s_axilite_rready",
      "s_axilite_awaddr": "s_axilite_awaddr",
      "s_axilite_awvalid": "s_axilite_awvalid",
      "s_axilite_awready": "s_axilite_awready",
      "s_axilite_wdata": "s_axilite_wdata",
      "s_axilite_wstrb": "s_axilite_wstrb",
      "s_axilite_wvalid": "s_axilite_wvalid",
      "s_axilite_wready": "s_axilite_wready",
      "s_axilite_bresp": "s_axilite_bresp",
      "s_axilite_bvalid": "s_axilite_bvalid",
      "s_axilite_bready": "s_axilite_bready",
      "o_reg_rd": "o_reg_rd",
      "i_reg_rdata": "i_reg_rdata",
      "o_reg_wr": "o_reg_wr",
      "o_reg_wdata": "o_reg_wdata",
      "o_mem_addr": "o_mem_addr",
      "o_mem_wr": "o_mem_wr",
      "o_mem_wdata": "o_mem_wdata",
      "i_mem_rdata": "i_mem_rdata",
      "i_interface": "i_interface"
   },
   "psi_common_axi_master_full": {
      "AxiAddrWidth_g": "axi_addr_width_g",
      "AxiDataWidth_g": "axi_data_width_g",
      "AxiMaxBeats_g": "axi_max_beats_g",
      "AxiMaxOpenTrasactions_g": "axi_max_open_trasactions_g",
      "UserTransactionSizeBits_g": "user_transaction_size_bits_g",
      "DataFifoDepth_g": "data_fifo_depth_g",
      "AxiFifoDepth_g": "axi_fifo_depth_g",
      "DataWidth_g": "data_width_g",
      "ImplRead_g": "impl_read_g",
      "ImplWrite_g": "impl_write_g",
      "RamBehavior_g": "ram_behavior_g",
      "M_Axi_Aclk": "m_axi_aclk",
      "M_Axi_Aresetn": "m_axi_aresetn",
      "CmdWr_Addr": "cmd_wr_addr_i",
      "CmdWr_Size": "cmd_wr_size_i",
      "CmdWr_LowLat": "cmd_wr_low_lat_i",
      "CmdWr_Vld": "cmd_wr_vld_i",
      "CmdWr_Rdy": "cmd_wr_rdy_o",
      "CmdRd_Addr": "cmd_rd_addr_i",
      "CmdRd_Size": "cmd_rd_size_o",
      "CmdRd_LowLat": "cmd_rd_low_lat_i",
      "CmdRd_Vld": "cmd_rd_vld_i",
      "CmdRd_Rdy": "cmd_rd_rdy_o",
      "WrDat_Data": "wr_dat_i",
      "WrDat_Vld": "wr_vld_i",
      "WrDat_Rdy": "wr_rdy_o",
      "RdDat_Data": "rd_dat_o",
      "RdDat_Vld": "rd_vld_o",
      "RdDat_Rdy": "rd_rdy_i",
      "Wr_Done": "wr_done_o",
      "Wr_Error": "wr_error_o",
      "Rd_Done": "rd_done_o",
      "Rd_Error": "rd_error_o",
      "M_Axi_AwAddr": "m_axi_awaddr",
      "M_Axi_AwLen": "m_axi_awlen",
      "M_Axi_AwSize": "m_axi_awsize",
      "M_Axi_AwBurst": "m_axi_awburst",
      "M_Axi_AwLock": "m_axi_awlock",
      "M_Axi_AwCache": "m_axi_awcache",
      "M_Axi_AwProt": "m_axi_awprot",
      "M_Axi_AwValid": "m_axi_awvalid",
      "M_Axi_AwReady": "m_axi_awready",
      "M_Axi_WData": "m_axi_wdata",
      "M_Axi_WStrb": "m_axi_wstrb",
      "M_Axi_WLast": "m_axi_wlast",
      "M_Axi_WValid": "m_axi_wvalid",
      "M_Axi_WReady": "m_axi_wready",
      "M_Axi_BResp": "m_axi_bresp",
      "M_Axi_BValid": "m_axi_bvalid",
      "M_Axi_BReady": "m_axi_bready",
      "M_Axi_ArAddr": "m_axi_araddr",
      "M_Axi_ArLen": "m_axi_arlen",
      "M_Axi_ArSize": "m_axi_arsize",
      "M_Axi_ArBurst": "m_axi_arburst",
      "M_Axi_ArLock": "m_axi_arlock",
      "M_Axi_ArCache": "m_axi_arcache",
      "M_Axi_ArProt": "m_axi_arprot",
      "M_Axi_ArValid": "m_axi_arvalid",
      "M_Axi_ArReady": "m_axi_arready",
      "M_Axi_RData": "m_axi_rdata",
      "M_Axi_RResp": "m_axi_rresp",
      "M_Axi_RLast": "m_axi_rlast",
      "M_Axi_RValid": "m_axi_rvalid",
      "M_Axi_RReady": "m_axi_rready"
   },
   "psi_common_axi_master_simple": {
      "AxiAddrWidth_g": "axi_addr_width_g",
      "AxiDataWidth_g": "axi_data_width_g",
      "AxiMaxBeats_g": "axi_max_beats_g",
      "AxiMaxOpenTrasactions_g": "axi_max_open_transactions_g",
      "UserTransactionSizeBits_g": "user_transaction_size_bits_g",
      "DataFifoDepth_g": "data_fifo_depth_g",
      "ImplRead_g": "impl_read_g",
      "ImplWrite_g": "impl_write_g",
      "RamBehavior_g": "ram_behavior_g",
      "M_Axi_Aclk": "m_axi_aclk",
      "M_Axi_Aresetn": "m_axi_aresetn",
      "CmdWr_Addr": "cmd_wr_addr_i",
      "CmdWr_Size": "cmd_wr_size_i",
      "CmdWr_LowLat": "cmd_wr_low_lat_i",
      "CmdWr_Vld": "cmd_wr_vld_i",
      "CmdWr_Rdy": "cmd_wr_rdy_o",
      "CmdRd_Addr": "cmd_rd_addr_i",
      "CmdRd_Size": "cmd_rd_size_o",
      "CmdRd_LowLat": "cmd_rd_low_lat_i",
      "CmdRd_Vld": "cmd_rd_vld_i",
      "CmdRd_Rdy": "cmd_rd_rdy_o",
      "WrDat_Data": "wr_dat_i",
      "WrDat_Be": "wr_data_be_i",
      "WrDat_Vld": "wr_vld_i",
      "WrDat_Rdy": "wr_rdy_o",
      "RdDat_Data": "rd_dat_o",
      "RdDat_Vld": "rd_vld_o",
      "RdDat_Rdy": "rd_rdy_i",
      "Wr_Done": "wr_done_o",
      "Wr_Error": "wr_error_o",
      "Rd_Done": "rd_done_o",
      "Rd_Error": "rd_error_o",
      "M_Axi_AwAddr": "m_axi_awaddr",
      "M_Axi_AwLen": "m_axi_awlen",
      "M_Axi_AwSize": "m_axi_awsize",
      "M_Axi_AwBurst": "m_axi_awburst",
      "M_Axi_AwLock": "m_axi_awlock",
      "M_Axi_AwCache": "m_axi_awcache",
      "M_Axi_AwProt": "m_axi_awprot",
      "M_Axi_AwValid": "m_axi_awvalid",
      "M_Axi_AwReady": "m_axi_awready",
      "M_Axi_WData": "m_axi_wdata",
      "M_Axi_WStrb": "m_axi_wstrb",
      "M_Axi_WLast": "m_axi_wlast",
      "M_Axi_WValid": "m_axi_wvalid",
      "M_Axi_WReady": "m_axi_wready",
      "M_Axi_BResp": "m_axi_bresp",
      "M_Axi_BValid": "m_axi_bvalid",
      "M_Axi_BReady": "m_axi_bready",
      "M_Axi_ArAddr": "m_axi_araddr",
      "M_Axi_ArLen": "m_axi_arlen",
      "M_Axi_ArSize": "m_axi_arsize",
      "M_Axi_ArBurst": "m_axi_arburst",
      "M_Axi_ArLock": "m_axi_arlock",
      "M_Axi_ArCache": "m_axi_arcache",
      "M_Axi_ArProt": "m_axi_arprot",
      "M_Axi_ArValid": "m_axi_arvalid",
      "M_Axi_ArReady": "m_axi_arready",
      "M_Axi_RData": "m_axi_rdata",
      "M_Axi_RResp": "m_axi_rresp",
      "M_Axi_RLast": "m_axi_rlast",
      "M_Axi_RValid": "m_axi_rvalid",
      "M_Axi_RReady": "m_axi_rready"
   },
   "psi_common_axi_multi_pl_stage": {
      "AddrWidth_g": "addr_width_g",
      "DataWidth_g": "data_width_g",
      "Stages_g": "stages_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InAwAddr": "in_awaddr",
      "InAwValid": "in_awvalid",
      "InAwReady": "in_awready",
      "InAwLen": "in_awlen",
      "InAwSize": "in_awsize",
      "InAwBurst": "in_awburst",
      "InAwLock": "in_awlock",
      "InAwCache": "in_awcache",
      "InAwProt": "in_awprot",
      "InWData": "in_wdata",
      "InWStrb": "in_wstrb",
      "InWValid": "in_wvalid",
      "InWReady": "in_wready",
      "InWLast": "in_wlast",
      "InBResp": "in_bresp",
      "InBValid": "in_bvalid",
      "InBReady": "in_bready",
      "InArAddr": "in_araddr",
      "InArValid": "in_arvalid",
      "InArReady": "in_arready",
      "InArLen": "in_arlen",
      "InArSize": "in_arsize",
      "InArBurst": "in_arburst",
      "InArLock": "in_arlock",
      "InArCache": "in_arcache",
      "InArProt": "in_arprot",
      "InRData": "in_rdata",
      "InRValid": "in_rvalid",
      "InRReady": "in_rready",
      "InRResp": "in_rresp",
      "InRLast": "in_rlast",
      "OutAwAddr": "out_awaddr",
      "OutAwValid": "out_awvalid",
      "OutAwReady": "out_awready",
      "OutAwLen": "out_awlen",
      "OutAwSize": "out_awsize",
      "OutAwBurst": "out_awburst",
      "OutAwLock": "out_awlock",
      "OutAwCache": "out_awcache",
      "OutAwProt": "out_awprot",
      "OutWData": "out_wdata",
      "OutWStrb": "out_wstrb",
      "OutWValid": "out_wvalid",
      "OutWReady": "out_wready",
      "OutWLast": "out_wlast",
      "OutBResp": "out_bresp",
      "OutBValid": "out_bvalid",
      "OutBReady": "out_bready",
      "OutArAddr": "out_araddr",
      "OutArValid": "out_arvalid",
      "OutArReady": "out_arready",
      "OutArLen": "out_arlen",
      "OutArSize": "out_arsize",
      "OutArBurst": "out_arburst",
      "OutArLock": "out_arlock",
      "OutArCache": "out_arcache",
      "OutArProt": "out_arprot",
      "OutRData": "out_rdata",
      "OutRValid": "out_rvalid",
      "OutRReady": "out_rready",
      "OutRResp": "out_rresp",
      "OutRLast": "out_rlast"
   },
   "psi_common_axi_slave_ipif": {
      "NumReg_g": "num_reg_g",
      "ResetVal_g": "rst_val_g",
      "UseMem_g": "use_mem_g",
      "AxiIdWidth_g": "axi_id_width_g",
      "AxiAddrWidth_g": "axi_addr_width_g",
      "s_axi_aclk": "s_axi_aclk",
      "s_axi_aresetn": "s_axi_aresetn",
      "s_axi_arid": "s_axi_arid",
      "s_axi_araddr": "s_axi_araddr",
      "s_axi_arlen": "s_axi_arlen",
      "s_axi_arsize": "s_axi_arsize",
      "s_axi_arburst": "s_axi_arburst",
      "s_axi_arlock": "s_axi_arlock",
      "s_axi_arcache": "s_axi_arcache",
      "s_axi_arprot": "s_axi_arprot",
      "s_axi_arvalid": "s_axi_arvalid",
      "s_axi_arready": "s_axi_arready",
      "s_axi_rid": "s_axi_rid",
      "s_axi_rdata": "s_axi_rdata",
      "s_axi_rresp": "s_axi_rresp",
      "s_axi_rlast": "s_axi_rlast",
      "s_axi_rvalid": "s_axi_rvalid",
      "s_axi_rready": "s_axi_rready",
      "s_axi_awid": "s_axi_awid",
      "s_axi_awaddr": "s_axi_awaddr",
      "s_axi_awlen": "s_axi_awlen",
      "s_axi_awsize": "s_axi_awsize",
      "s_axi_awburst": "s_axi_awburst",
      "s_axi_awlock": "s_axi_awlock",
      "s_axi_awcache": "s_axi_awcache",
      "s_axi_awprot": "s_axi_awprot",
      "s_axi_awvalid": "s_axi_awvalid",
      "s_axi_awready": "s_axi_awready",
      "s_axi_wdata": "s_axi_wdata",
      "s_axi_wstrb": "s_axi_wstrb",
      "s_axi_wlast": "s_axi_wlast",
      "s_axi_wvalid": "s_axi_wvalid",
      "s_axi_wready": "s_axi_wready",
      "s_axi_bid": "s_axi_bid",
      "s_axi_bresp": "s_axi_bresp",
      "s_axi_bvalid": "s_axi_bvalid",
      "s_axi_bready": "s_axi_bready",
      "o_reg_rd": "o_reg_rd",
      "i_reg_rdata": "i_reg_rdata",
      "o_reg_wr": "o_reg_wr",
      "o_reg_wdata": "o_reg_wdata",
      "o_mem_addr": "o_mem_addr",
      "o_mem_wr": "o_mem_wr",
      "o_mem_wdata": "o_mem_wdata",
      "i_mem_rdata": "i_mem_rdata"
   },
   "psi_common_axi_slave_ipif64": {
      "NumReg_g": "num_reg_g",
      "ResetVal_g": "rst_val_g",
      "UseMem_g": "use_mem_g",
      "AxiIdWidth_g": "axi_id_width_g",
      "AxiAddrWidth_g": "axi_addr_width_g",
      "AxiDataWidth_g": "axi_data_width_g",
      "AxiByteWidth_g": "axi_byte_width_g",
      "s_axi_aclk": "s_axi_aclk",
      "s_axi_aresetn": "s_axi_aresetn",
      "s_axi_arid": "s_axi_arid",
      "s_axi_araddr": "s_axi_araddr",
      "s_axi_arlen": "s_axi_arlen",
      "s_axi_arsize": "s_axi_arsize",
      "s_axi_arburst": "s_axi_arburst",
      "s_axi_arlock": "s_axi_arlock",
      "s_axi_arcache": "s_axi_arcache",
      "s_axi_arprot": "s_axi_arprot",
      "s_axi_arvalid": "s_axi_arvalid",
      "s_axi_arready": "s_axi_arready",
      "s_axi_rid": "s_axi_rid",
      "s_axi_rdata": "s_axi_rdata",
      "s_axi_rresp": "s_axi_rresp",
      "s_axi_rlast": "s_axi_rlast",
      "s_axi_rvalid": "s_axi_rvalid",
      "s_axi_rready": "s_axi_rready",
      "s_axi_awid": "s_axi_awid",
      "s_axi_awaddr": "s_axi_awaddr",
      "s_axi_awlen": "s_axi_awlen",
      "s_axi_awsize": "s_axi_awsize",
      "s_axi_awburst": "s_axi_awburst",
      "s_axi_awlock": "s_axi_awlock",
      "s_axi_awcache": "s_axi_awcache",
      "s_axi_awprot": "s_axi_awprot",
      "s_axi_awvalid": "s_axi_awvalid",
      "s_axi_awready": "s_axi_awready",
      "s_axi_wdata": "s_axi_wdata",
      "s_axi_wstrb": "s_axi_wstrb",
      "s_axi_wlast": "s_axi_wlast",
      "s_axi_wvalid": "s_axi_wvalid",
      "s_axi_wready": "s_axi_wready",
      "s_axi_bid": "s_axi_bid",
      "s_axi_bresp": "s_axi_bresp",
      "s_axi_bvalid": "s_axi_bvalid",
      "s_axi_bready": "s_axi_bready",
      "o_reg_rd": "o_reg_rd",
      "i_reg_rdata": "i_reg_rdata",
      "o_reg_wr": "o_reg_wr",
      "o_reg_wdata": "o_reg_wdata",
      "o_mem_addr": "o_mem_addr",
      "o_mem_wr": "o_mem_wr",
      "o_mem_wdata": "o_mem_wdata",
      "i_mem_rdata": "i_mem_rdata"
   },
   "psi_common_bit_cc": {
      "NumBits_g": "width_g",
      "BitsA": "dat_i",
      "ClkB": "clk_i",
      "BitsB": "dat_o"
   },
   "psi_common_clk_meas": {
      "MasterFrequency_g": "master_frequency_g",
      "MaxMeasFrequency_g": "max_meas_frequency_g",
      "ClkMaster": "clk_master_i",
      "Rst": "rst_i",
      "FrequencyHz": "frequency_hz_o",
      "FrequencyVld": "vld_o",
      "ClkTest": "clk_test_i"
   },
   "psi_common_debouncer": {
      "dbnc_per_g": "dbnc_per_g",
      "freq_clk_g": "freq_clk_g",
      "len_g": "width_g",
      "in_pol_g": "in_pol_g",
      "out_pol_g": "out_pol_g",
      "sync_g": "sync_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "inp_i": "dat_i",
      "out_o": "dat_o"
   },
   "psi_common_delay": {
      "Width_g": "width_g",
      "Delay_g": "delay_g",
      "Resource_g": "resource_g",
      "BramThreshold_g": "bram_threshold_g",
      "RstState_g": "rst_state_g",
      "RamBehavior_g": "ram_behavior_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InData": "dat_i",
      "InVld": "vld_i",
      "OutData": "dat_o"
   },
   "psi_common_delay_cfg": {
      "Width_g": "width_g",
      "MaxDelay_g": "max_delay_g",
      "RStPol_g": "ram_behavior_g",
      "RamBehavior_g": "hold_g",
      "Hold_g": "clk_i",
      "clk_i": "rst_i",
      "rst_i": "dat_i",
      "dat_i": "vld_i",
      "str_i": "del_i",
      "del_i": "dat_o",
      "dat_o": "vld_o"
   },
   "psi_common_dont_opt": {
      "FromDutWidth_g": "from_dut_width_g",
      "ToDutWidth_g": "to_dut_width_g",
      "Clk": "clk_i",
      "IoPins": "pin_io",
      "ToDut": "dat_o",
      "FromDut": "dat_i"
   },
   "psi_common_dyn_sft": {
      "Direction_g": "direction_g",
      "SelectBitsPerStage_g": "sel_bit_per_stage_g",
      "MaxShift_g": "max_shift_g",
      "Width_g": "width_g",
      "SignExtend_g": "sign_extend_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InVld": "vld_i",
      "InShift": "shift_i",
      "InData": "dat_i",
      "OutVld": "vld_o",
      "OutData": "dat_o"
   },
   "psi_common_find_min_max": {
      "length_g": "width_g",
      "signed_g": "signed_g",
      "mode_g": "mode_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "str_i": "vld_i",
      "raz_i": "raz_i",
      "data_i": "dat_i",
      "str_o": "vld_o",
      "data_o": "dat_o",
      "run_dat_o": "run_dat_o",
      "run_str_o": "run_str_o"
   },
   "psi_common_i2c_master": {
      "ClockFrequency_g": "clock_frequency_g",
      "I2cFrequency_g": "i2c_frequency_g",
      "BusBusyTimeout_g": "bus_busy_timeout_g",
      "CmdTimeout_g": "cmd_timeout_g",
      "InternalTriState_g": "internal_tri_state_g",
      "DisableAsserts_g": "disable_asserts_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "CmdRdy": "cmd_rdy_o",
      "CmdVld": "cmd_vld_i",
      "CmdType": "cmd_type_i",
      "CmdData": "cmd_dat_i",
      "CmdAck": "cmd_ack_i",
      "RspVld": "rsp_vld_o",
      "RspType": "rsp_type_o",
      "RspData": "rsp_dat_o",
      "RspAck": "rsp_ack_o",
      "RspArbLost": "rsp_arb_lost_o",
      "RspSeq": "rsp_seq_o",
      "BusBusy": "bus_busy_o",
      "TimeoutCmd": "timeout_cmd_o",
      "I2cScl": "i2c_scl_io",
      "I2cSda": "i2c_sda_io",
      "I2cScl_I": "i2c_scl_i",
      "I2cScl_O": "i2c_scl_o",
      "I2cScl_T": "i2c_scl_t",
      "I2cSda_I": "i2c_sda_i",
      "I2cSda_O": "i2c_sda_o",
      "I2cSda_T": "i2c_sda_t"
   },
   "psi_common_min_max_sum": {
      "clock_cycle_g": "clock_cycle_g",
      "signed_data_g": "signed_data_g",
      "data_length_g": "data_width_g",
      "accu_length_g": "accu_width_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "str_i": "vld_i",
      "sync_i": "sync_i",
      "dat_i": "dat_i",
      "str_o": "vld_o",
      "min_o": "min_o",
      "max_o": "max_o",
      "sum_o": "sum_o"
   },
   "psi_common_multi_pl_stage": {
      "Width_g": "width_g",
      "UseRdy_g": "use_rdy_g",
      "Stages_g": "stages_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InVld": "vld_i",
      "InRdy": "rdy_o",
      "InData": "dat_i",
      "OutVld": "vld_o",
      "OutRdy": "rdy_i",
      "OutData": "dat_o"
   },
   "psi_common_par_ser": {
      "msb_g": "msb_g",
      "ratio_g": "ratio_g",
      "length_g": "width_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "dat_i": "dat_i",
      "vld_i": "vld_i",
      "dat_o": "dat_o",
      "err_o": "err_o",
      "frm_o": "frm_o",
      "ld_o": "ld_o",
      "vld_o": "vld_o"
   },
   "psi_common_par_tdm": {
      "ChannelCount_g": "ch_nb_g",
      "ChannelWidth_g": "ch_width_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "Parallel": "dat_i",
      "ParallelVld": "vld_i",
      "ParallelRdy": "rdy_o",
      "ParallelLast": "last_i",
      "Tdm": "dat_o",
      "TdmVld": "vld_o",
      "TdmRdy": "rdy_i",
      "TdmLast": "last_o"
   },
   "psi_common_par_tdm_cfg": {
      "ChannelCount_g": "ch_nb_g",
      "ChannelWidth_g": "ch_width_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "EnabledChannels": "enabled_ch_i",
      "Parallel": "dat_i",
      "ParallelVld": "vld_i",
      "Tdm": "dat_o",
      "TdmLast": "last_o",
      "TdmVld": "vld_o"
   },
   "psi_common_ping_pong": {
      "ch_nb_g": "ch_nb_g",
      "sample_nb_g": "depth_g",
      "dat_length_g": "width_g",
      "tdm_g": "tdm_g",
      "ram_behavior_g": "ram_behavior_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "dat_i": "dat_i",
      "str_i": "vld_i",
      "mem_irq_o": "mem_irq_o",
      "mem_clk_i": "mem_clk_i",
      "mem_addr_ch_i": "mem_addr_ch_i",
      "mem_addr_spl_i": "mem_addr_spl_i",
      "mem_dat_o": "mem_dat_o"
   },
   "psi_common_pl_stage": {
      "Width_g": "width_g",
      "UseRdy_g": "use_rdy_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InVld": "vld_i",
      "InRdy": "rdy_o",
      "InData": "dat_i",
      "OutVld": "vld_o",
      "OutRdy": "rdy_i",
      "OutData": "dat_o"
   },
   "psi_common_prbs": {
      "width_g": "width_g",
      "rst_i": "rst_i",
      "clk_i": "clk_i",
      "strb_i": "vld_i",
      "seed_i": "seed_i",
      "strb_o": "vld_o",
      "data_o": "dat_o"
   },
   "psi_common_pulse_cc": {
      "NumPulses_g": "num_pulses_g",
      "ClkA": "a_clk_i",
      "RstInA": "a_rst_i",
      "RstOutA": "a_rst_o",
      "PulseA": "a_dat_i",
      "ClkB": "b_clk_i",
      "RstInB": "b_rst_i",
      "RstOutB": "b_rst_o",
      "PulseB": "b_dat_o"
   },
   "psi_common_pulse_generator_ctrl_static": {
      "length_g": "width_g",
      "clk_freq_g": "clk_freq_g",
      "str_freq_g": "str_freq_g",
      "nb_step_up_g": "nb_step_up_g",
      "nb_step_dw_g": "nb_step_dw_g",
      "nb_step_flh_g": "nb_step_flh_g",
      "nb_step_fll_g": "nb_step_fll_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "trig_i": "trig_i",
      "stop_i": "stop_i",
      "busy_o": "busy_o",
      "dat_o": "dat_o",
      "str_o": "vld_o",
      "dbg_o": "dbg_o"
   },
   "psi_common_pulse_shaper": {
      "Duration_g": "duration_g",
      "HoldIn_g": "hold_in_g",
      "HoldOff_g": "hold_off_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InPulse": "dat_i",
      "OutPulse": "dat_o"
   },
   "psi_common_pulse_shaper_cfg": {
      "HoldIn_g": "HoldIn_g",
      "HoldOffEna_g": "hold_off_ena_g",
      "MaxHoldOff_g": "max_hold_off_g",
      "MaxDuration_g": "max_duration_g",
      "RstPol_g": "clk_i",
      "clk_i": "rst_i",
      "rst_i": "width_i",
      "width_i": "hold_i",
      "hold_i": "dat_i",
      "dat_i": "dat_o"
   },
   "psi_common_ramp_gene": {
      "width_g": "width_g",
      "is_sign_g": "is_sign_g",
      "init_val_g": "init_val_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "str_i": "vld_i",
      "tgt_lvl_i": "tgt_lvl_i",
      "ramp_inc_i": "ramp_inc_i",
      "ramp_cmd_i": "ramp_cmd_i",
      "init_cmd_i": "init_cmd_i",
      "sts_o": "sts_o",
      "str_o": "vld_o",
      "puls_o": "puls_o"
   },
   "psi_common_sdp_ram": {
      "Depth_g": "depth_g",
      "Width_g": "width_g",
      "IsAsync_g": "is_async_g",
      "RamStyle_g": "ram_style_g",
      "Behavior_g": "ram_behavior_g",
      "Clk": "wr_clk_i",
      "RdClk": "wr_addr_i",
      "WrAddr": "wr_i",
      "Wr": "wr_dat_i",
      "WrData": "rd_clk_i",
      "RdAddr": "rd_addr_i",
      "Rd": "rd_i",
      "RdData": "rd_dat_o"
   },
   "psi_common_ser_par": {
      "length_g": "width_g",
      "msb_g": "msb_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "dat_i": "dat_i",
      "ld_i": "ld_i",
      "vld_i": "vld_i",
      "dat_o": "dat_o",
      "err_o": "err_o",
      "vld_o": "vld_o"
   },
   "psi_common_simple_cc": {
      "DataWidth_g": "width_g",
      "ClkA": "a_clk_i",
      "RstInA": "a_rst_i",
      "RstOutA": "a_rst_o",
      "DataA": "a_dat_i",
      "VldA": "a_vld_i",
      "ClkB": "b_clk_i",
      "RstInB": "b_rst_i",
      "RstOutB": "b_rst_o",
      "DataB": "b_dat_o",
      "VldB": "b_vld_o"
   },
   "psi_common_spi_master": {
      "ClockDivider_g": "clk_div_g",
      "TransWidth_g": "trans_width_g",
      "CsHighCycles_g": "cs_high_cycles_g",
      "SpiCPOL_g": "spi_cpol_g",
      "SpiCPHA_g": "spi_cpha_g",
      "SlaveCnt_g": "slave_cnt_g",
      "LsbFirst_g": "lsb_first_g",
      "MosiIdleState_g": "mosi_idle_state_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "Start": "start_i",
      "Slave": "slave_i",
      "Busy": "busy_o",
      "Done": "done_o",
      "WrData": "dat_i",
      "RdData": "dat_o",
      "SpiSck": "spi_sck_o",
      "SpiMosi": "spi_mosi_o",
      "SpiMiso": "spi_miso_i",
      "SpiCs_n": "spi_cs_n_o",
      "SpiLe": "spi_le_o"
   },
   "psi_common_spi_master_cfg": {
      "ClockDivider_g": "clock_divider_g",
      "MaxTransWidth_g": "max_trans_width_g",
      "CsHighCycles_g": "cs_high_cycles_g",
      "SpiCPOL_g": "spi_cpol_g",
      "SpiCPHA_g": "spi_cpha_g",
      "SlaveCnt_g": "slave_cnt_g",
      "LsbFirst_g": "lsb_first_g",
      "MosiIdleState_g": "mosi_idle_state_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "Start": "start_i",
      "Slave": "slave_i",
      "Busy": "busy_o",
      "Done": "done_o",
      "WrData": "wr_dat_i",
      "RdData": "rd_dat_o",
      "TransWidth": "trans_width_i",
      "SpiSck": "spi_sck_o",
      "SpiMosi": "spi_mosi_o",
      "SpiMiso": "spi_miso_i",
      "SpiCs_n": "spi_cs_n_o"
   },
   "psi_common_sp_ram_be": {
      "Depth_g": "depth_g",
      "Width_g": "width_g",
      "Behavior_g": "ram_behavior_g",
      "Clk": "clk_i",
      "Addr": "addr_i",
      "Be": "be_i",
      "Wr": "wr_i",
      "Din": "dat_i",
      "Dout": "dat_o"
   },
   "psi_common_status_cc": {
      "DataWidth_g": "width_g",
      "ClkA": "a_clk_i",
      "RstInA": "a_rst_i",
      "RstOutA": "a_rst_o",
      "DataA": "a_dat_i",
      "ClkB": "b_clk_i",
      "RstInB": "b_rst_i",
      "RstOutB": "b_rst_o",
      "DataB": "b_dat_o"
   },
   "psi_common_strobe_divider": {
      "length_g": "width_g",
      "InClk": "clk_i",
      "InRst": "rst_i",
      "InVld": "vld_i",
      "InRatio": "ratio_i",
      "OutVld": "vld_o"
   },
   "psi_common_strobe_generator": {
      "freq_clock_g": "freq_clock_g",
      "freq_strobe_g": "freq_strobe_g",
      "InClk": "clk_i",
      "InRst": "rst_i",
      "InSync": "sync_i",
      "OutVld": "vld_o"
   },
   "psi_common_sync_cc_n2xn": {
      "Width_g": "width_g",
      "InClk": "in_rst_pol_g",
      "InRst": "out_rst_pol_g",
      "InVld": "clk_in_i",
      "InRdy": "rst_in_i",
      "InData": "vld_i",
      "OutClk": "rdy_o",
      "OutRst": "dat_i",
      "OutVld": "clk_out_i",
      "OutRdy": "rst_out_i",
      "OutData": "vld_o"
   },
   "psi_common_sync_cc_xn2n": {
      "Width_g": "width_g",
      "InClk": "in_rst_pol_g",
      "InRst": "out_rst_pol_g",
      "InVld": "clk_in_i",
      "InRdy": "rst_in_i",
      "InData": "vld_i",
      "OutClk": "rdy_o",
      "OutRst": "dat_i",
      "OutVld": "clk_out_i",
      "OutRdy": "rst_out_i",
      "OutData": "vld_o"
   },
   "psi_common_sync_fifo": {
      "Width_g": "width_g",
      "Depth_g": "depth_g",
      "AlmFullOn_g": "alm_full_on_g",
      "AlmFullLevel_g": "alm_full_level_g",
      "AlmEmptyOn_g": "alm_empty_on_g",
      "AlmEmptyLevel_g": "alm_empty_level_g",
      "RamStyle_g": "ram_style_g",
      "RamBehavior_g": "ram_behavior_g",
      "RdyRstState_g": "rdy_rst_state_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InData": "dat_i",
      "InVld": "vld_i",
      "InRdy": "rdy_o",
      "OutData": "dat_o",
      "OutVld": "vld_o",
      "OutRdy": "rdy_i",
      "Full": "full_o",
      "AlmFull": "alm_full_o",
      "InLevel": "in_level_o",
      "Empty": "empty_o",
      "AlmEmpty": "alm_empty_o",
      "OutLevel": "out_level_o"
   },
   "psi_common_tdm_mux": {
      "num_channel_g": "ch_nb_g",
      "data_length_g": "width_g",
      "InClk": "clk_i",
      "InRst": "rst_i",
      "InChSel": "ch_sel_i",
      "InTdmVld": "tdm_vld_i",
      "InTdmDat": "tdm_dat_i",
      "OutTdmVld": "tdm_vld_o",
      "OutTdmDat": "tdm_dat_o"
   },
   "psi_common_tdm_par": {
      "ChannelCount_g": "ch_nb_g",
      "ChannelWidth_g": "width_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "Tdm": "dat_i",
      "TdmVld": "vld_i",
      "TdmRdy": "rdy_o",
      "TdmLast": "tdm_last_i",
      "Parallel": "dat_o",
      "ParallelVld": "vld_o",
      "ParallelRdy": "rdy_i",
      "ParallelKeep": "par_keep_o",
      "ParallelLast": "par_last_o"
   },
   "psi_common_tdm_par_cfg": {
      "ChannelCount_g": "ch_nb_g",
      "ChannelWidth_g": "width_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "EnabledChannels": "enabled_ch_i",
      "Tdm": "dat_i",
      "TdmVld": "vld_i",
      "TdmLast": "last_i",
      "Parallel": "dat_o",
      "ParallelVld": "vld_o"
   },
   "psi_common_tdp_ram": {
      "Depth_g": "depth_g",
      "Width_g": "width_g",
      "Behavior_g": "behavior_g",
      "ClkA": "a_clk_i",
      "AddrA": "a_addr_i",
      "WrA": "a_wr_i",
      "DinA": "a_dat_i",
      "DoutA": "a_dat_o",
      "ClkB": "b_clk_i",
      "AddrB": "b_addr_i",
      "WrB": "b_wr_i",
      "DinB": "b_dat_i",
      "DoutB": "b_dat_o"
   },
   "psi_common_tdp_ram_be": {
      "Depth_g": "depth_g",
      "Width_g": "width_g",
      "Behavior_g": "behavior_g",
      "ClkA": "a_clk_i",
      "AddrA": "a_addr_i",
      "BeA": "a_be_i",
      "WrA": "a_wr_i",
      "DinA": "a_dat_i",
      "DoutA": "a_dat_o",
      "ClkB": "b_clk_i",
      "AddrB": "b_addr_i",
      "BeB": "b_be_i",
      "WrB": "b_wr_i",
      "DinB": "b_dat_i",
      "DoutB": "b_dat_o"
   },
   "psi_common_tickgenerator": {
      "g_CLK_IN_MHZ": "clk_in_mhz_g",
      "g_TICK_WIDTH": "tick_width_g",
      "g_SIM_SEC_SPEEDUP_FACTOR": "sim_sec_speedup_factor_g",
      "clock_i": "clock_i",
      "tick1us_o": "tick1us_o",
      "tick1ms_o": "tick1ms_o",
      "tick1sec_o": "tick1sec_o"
   },
   "psi_common_trigger_analog": {
      "analog_input_number_g": "trig_nb_g",
      "analog_input_width_g": "width_g",
      "analog_trg_signed_g": "is_signed_g",
      "InClk": "clk_i",
      "InRst": "rst_i",
      "InTrgModeCfg": "trg_mode_cfg_i",
      "InTrgArmCfg": "trg_arm_cfg_i",
      "InTrgEdgeCfg": "trg_edge_cfg_i",
      "InTrgAnalogSourceCfg": "trg_anlg_src_cfg_i",
      "InAnalogThTrg": "anl_th_trig_i",
      "InAnalogTrg": "anl_trig_i",
      "InExtDisarm": "ext_disarm_i",
      "OutTrgIsArmed": "trg_is_armed_i",
      "OutTrigger": "trig_o"
   },
   "psi_common_trigger_digital": {
      "digital_input_number_g": "trig_nb_g",
      "InClk": "clk_i",
      "InRst": "rst_i",
      "InTrgModeCfg": "trg_mode_cfg_i",
      "InTrgArmCfg": "trg_arm_cfg_i",
      "InTrgEdgeCfg": "trg_edge_cfg_i",
      "InTrgDigitalSourceCfg": "trg_digital_source_cfg_i",
      "InDigitalTrg": "digital_trg_i",
      "InExtDisarm": "ext_disarm_i",
      "OutTrgIsArmed": "trg_is_armed_o",
      "OutTrigger": "trigger_o"
   },
   "psi_common_watchdog": {
      "freq_clk_g": "freq_clk_g",
      "freq_act_g": "freq_act_g",
      "thld_fault_total_g": "thld_fault_total_g",
      "thld_warn_g": "thld_warn_g",
      "thld_fault_succ_g": "thld_fault_succ_g",
      "length_g": "length_g",
      "clk_i": "clk_i",
      "rst_i": "rst_i",
      "dat_i": "dat_i",
      "warn_o": "warn_o",
      "miss_o": "miss_o",
      "fault_o": "fault_o"
   },
   "psi_common_wconv_n2xn": {
      "InWidth_g": "width_in_g",
      "OutWidth_g": "width_out_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InVld": "vld_i",
      "InRdy": "rdy_o",
      "InData": "dat_i",
      "InLast": "last_i",
      "OutVld": "vld_o",
      "OutRdy": "rdy_i",
      "OutData": "dat_o",
      "OutLast": "last_o",
      "OutWe": "we_o"
   },
   "psi_common_wconv_xn2n": {
      "InWidth_g": "width_in_g",
      "OutWidth_g": "width_out_g",
      "Clk": "clk_i",
      "Rst": "rst_i",
      "InVld": "vld_i",
      "InRdy": "rdy_o",
      "InData": "dat_i",
      "InLast": "last_i",
      "InWe": "we_i",
      "OutVld": "vld_o",
      "OutRdy": "rdy_i",
      "OutData": "dat_o",
      "OutLast": "last_o"
   }
}