

================================================================
== Vitis HLS Report for 'unary'
================================================================
* Date:           Thu Jan 30 20:05:49 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        unary
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu47p-fsvh2892-2LV-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  13.32 ns|  1.654 ns|     3.60 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_1  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln80 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [../../../src/unary.cpp:80]   --->   Operation 6 'spectopmodule' 'spectopmodule_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln80 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0" [../../../src/unary.cpp:80]   --->   Operation 7 'specinterface' 'specinterface_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_val, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_val"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_val, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_val"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.cond" [../../../src/unary.cpp:88]   --->   Operation 13 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.51ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i24P128A, i24 %in_val, i32 1" [../../../src/unary.cpp:88]   --->   Operation 14 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.63> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %tmp, void %while.end, void %while.body" [../../../src/unary.cpp:88]   --->   Operation 15 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.07ns)   --->   "%in_val_read = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in_val" [../../../src/unary.cpp:90]   --->   Operation 16 'read' 'in_val_read' <Predicate = (tmp)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.63> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%val = trunc i24 %in_val_read" [../../../src/unary.cpp:90]   --->   Operation 17 'trunc' 'val' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %in_val_read, i32 16" [/home/ubuntu/samml_fpga/hw/src/common.h:15->../../../src/unary.cpp:71->../../../src/unary.cpp:91]   --->   Operation 18 'bitselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i24 %in_val_read" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 19 'trunc' 'trunc_ln74' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i14.i3, i14 %trunc_ln74, i3 0" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 20 'bitconcatenate' 'p_shl' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i24 %in_val_read" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 21 'trunc' 'trunc_ln74_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %trunc_ln74_1, i1 0" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 22 'bitconcatenate' 'p_shl3' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%result = add i17 %p_shl, i17 %p_shl3" [../../../src/unary.cpp:74->../../../src/unary.cpp:91]   --->   Operation 23 'add' 'result' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.26ns)   --->   "%result_1 = select i1 %tmp_1, i17 %val, i17 %result" [../../../src/unary.cpp:71->../../../src/unary.cpp:91]   --->   Operation 24 'select' 'result_1' <Predicate = (tmp)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.51>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i17 %result_1" [../../../src/unary.cpp:92]   --->   Operation 25 'zext' 'zext_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.51ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_val, i24 %zext_ln92" [../../../src/unary.cpp:92]   --->   Operation 26 'write' 'write_ln92' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.63> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 31 [1/1] (0.38ns)   --->   "%ret_ln94 = ret" [../../../src/unary.cpp:94]   --->   Operation 31 'ret' 'ret_ln94' <Predicate = (!tmp)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.51>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../../src/unary.cpp:89]   --->   Operation 27 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../../../src/unary.cpp:88]   --->   Operation 28 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.51ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.axis.volatile.i24P128A, i24 %out_val, i24 %zext_ln92" [../../../src/unary.cpp:92]   --->   Operation 29 'write' 'write_ln92' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.63> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln88 = br void %while.cond" [../../../src/unary.cpp:88]   --->   Operation 30 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ in_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln80 (spectopmodule ) [ 0000]
specinterface_ln80 (specinterface ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
specbitsmap_ln0    (specbitsmap   ) [ 0000]
specinterface_ln0  (specinterface ) [ 0000]
br_ln88            (br            ) [ 0000]
tmp                (nbreadreq     ) [ 0110]
br_ln88            (br            ) [ 0000]
in_val_read        (read          ) [ 0000]
val                (trunc         ) [ 0000]
tmp_1              (bitselect     ) [ 0000]
trunc_ln74         (trunc         ) [ 0000]
p_shl              (bitconcatenate) [ 0000]
trunc_ln74_1       (trunc         ) [ 0000]
p_shl3             (bitconcatenate) [ 0000]
result             (add           ) [ 0000]
result_1           (select        ) [ 0110]
zext_ln92          (zext          ) [ 0101]
specpipeline_ln89  (specpipeline  ) [ 0000]
specloopname_ln88  (specloopname  ) [ 0000]
write_ln92         (write         ) [ 0000]
br_ln88            (br            ) [ 0000]
ret_ln94           (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i24P128A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P128A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i14.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P128A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_nbreadreq_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="0" index="1" bw="24" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in_val_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="24" slack="0"/>
<pin id="64" dir="0" index="1" bw="24" slack="0"/>
<pin id="65" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_val_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="0"/>
<pin id="71" dir="0" index="2" bw="17" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="val_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="24" slack="0"/>
<pin id="77" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="val/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="24" slack="0"/>
<pin id="82" dir="0" index="2" bw="6" slack="0"/>
<pin id="83" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="trunc_ln74_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="24" slack="0"/>
<pin id="89" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="p_shl_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="17" slack="0"/>
<pin id="93" dir="0" index="1" bw="14" slack="0"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln74_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="24" slack="0"/>
<pin id="101" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_1/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="p_shl3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="17" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="0" index="2" bw="1" slack="0"/>
<pin id="107" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="result_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="17" slack="0"/>
<pin id="113" dir="0" index="1" bw="17" slack="0"/>
<pin id="114" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="result_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="17" slack="0"/>
<pin id="120" dir="0" index="2" bw="17" slack="0"/>
<pin id="121" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_1/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="zext_ln92_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="1"/>
<pin id="127" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/2 "/>
</bind>
</comp>

<comp id="129" class="1005" name="tmp_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="133" class="1005" name="result_1_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="17" slack="1"/>
<pin id="135" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="zext_ln92_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="1"/>
<pin id="140" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln92 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="66"><net_src comp="32" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="62" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="62" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="36" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="90"><net_src comp="62" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="102"><net_src comp="62" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="91" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="103" pin="3"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="79" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="75" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="111" pin="2"/><net_sink comp="117" pin=2"/></net>

<net id="128"><net_src comp="125" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="132"><net_src comp="54" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="117" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="141"><net_src comp="125" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="68" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_val | {3 }
 - Input state : 
	Port: unary : in_val | {1 }
  - Chain level:
	State 1
		p_shl : 1
		p_shl3 : 1
		result : 2
		result_1 : 3
	State 2
		write_ln92 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |      result_fu_111     |    0    |    24   |
|----------|------------------------|---------|---------|
|  select  |     result_1_fu_117    |    0    |    17   |
|----------|------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_54  |    0    |    0    |
|----------|------------------------|---------|---------|
|   read   | in_val_read_read_fu_62 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |     grp_write_fu_68    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |        val_fu_75       |    0    |    0    |
|   trunc  |    trunc_ln74_fu_87    |    0    |    0    |
|          |   trunc_ln74_1_fu_99   |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_1_fu_79      |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|       p_shl_fu_91      |    0    |    0    |
|          |      p_shl3_fu_103     |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln92_fu_125    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    41   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| result_1_reg_133|   17   |
|   tmp_reg_129   |    1   |
|zext_ln92_reg_138|   24   |
+-----------------+--------+
|      Total      |   42   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_68 |  p2  |   2  |  17  |   34   ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   34   ||  0.387  ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   41   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   42   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   42   |   50   |
+-----------+--------+--------+--------+
