5 d 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd slist2.vcd -o slist2.cdd -v slist2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" slist2.v 1 17 1
2 1 0 0 1 1 1000 0 0 1 9 b
2 2 0 0 1 29 1000 1 0 1 26 2
2 3 0 0 1 1 1000 0 0 1 9 c
2 4 0 0 1 29 1000 3 0 1 26 2
2 5 0 0 1 2b 1000 2 4 1 26 2
2 6 5 70008 2 45 1002 5 0 1 26 2
2 7 6 b000b 0 1 1010 0 0 1 9 c
2 8 6 70007 0 1 1010 0 0 1 9 b
2 9 6 7000b 0 8 1030 7 8 1 26 2
2 10 6 30003 0 1 1400 0 0 1 9 a
2 11 6 3000b 0 37 22 9 10
1 a 3 830004 1 0 0 0 1 25 2
1 b 3 30007 1 0 0 0 1 25 2
1 c 3 3000a 1 0 0 0 1 25 2
4 11 6 6 6
4 6 1 11 0
3 1 main.$u0 "main.$u0" slist2.v 0 15 1
