# Readme
## Introduction
Synthesizable RISC-V processor (COMET) with branch predictor
## Folder structure
```
.
+-- src/    
|   +--simulate/
|   +--synthesize/
|
+-- impl_test/
|
|
+-- README.md
|
+-- LICENSE
```
## Reference
* [What You Simulate Is What You Synthesize: Designing a Processor Core from C++ Specifications](https://hal.archives-ouvertes.fr/hal-02303453/document)
* [A new organization for a perceptron-based branch predictor and its FPGA implementation](https://ieeexplore.ieee.org/document/1430166)
* [RISC-V CPU in HLS](https://www.hanselmandrew.com/projects/risc-v-cpu-in-hls)
* [HL5: A 32-bit RISC-V Processor Designed with High-Level Synthesis](https://www.inf.pucrs.br/~calazans/graduate/SDAC/saltos.pdf)
* [Two-Level Adaptive Training Branch Prediction RISC-V-On-PYNQ](https://github.com/drichmond/RISC-V-On-PYNQ)

## LICENSE
