Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 11:45:18 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_103_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.516ns  (required time - arrival time)
  Source:                 Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.997ns (30.313%)  route 2.292ns (69.687%))
  Logic Levels:           12  (CARRY8=4 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.855ns = ( 6.855 - 4.000 ) 
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.478ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.468ns (routing 1.576ns, distribution 0.892ns)
  Clock Net Delay (Destination): 2.195ns (routing 1.429ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=19886, routed)       2.468     3.419    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X127Y216       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y216       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     3.498 r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[20]/Q
                         net (fo=1, routed)           0.052     3.550    Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/shiftedFracY_d1_reg[20]
    SLICE_X127Y216       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.674 r  Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__1/O
                         net (fo=1, routed)           0.149     3.823    Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_6__1_n_0
    SLICE_X127Y218       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.872 r  Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__1/O
                         net (fo=1, routed)           0.134     4.006    Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_5__1_n_0
    SLICE_X127Y214       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     4.055 r  Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1/O
                         net (fo=1, routed)           0.299     4.354    Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_2__1_n_0
    SLICE_X126Y214       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     4.407 r  Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1[0]_i_1__1/O
                         net (fo=4, routed)           0.309     4.716    Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[0]_0
    SLICE_X128Y212       LUT3 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     4.806 r  Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/plusOp_carry_i_9__1/O
                         net (fo=1, routed)           0.013     4.819    Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/S[0]
    SLICE_X128Y212       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     5.011 r  Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry/CO[7]
                         net (fo=1, routed)           0.026     5.037    Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry_n_0
    SLICE_X128Y213       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.052 r  Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     5.078    Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__0_n_0
    SLICE_X128Y214       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.093 r  Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1/CO[7]
                         net (fo=1, routed)           0.026     5.119    Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__1_n_0
    SLICE_X128Y215       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     5.186 f  Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/plusOp_carry__2/O[2]
                         net (fo=6, routed)           0.418     5.604    Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/level5[27]
    SLICE_X126Y214       LUT4 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.161     5.765 f  Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__1/O
                         net (fo=1, routed)           0.170     5.935    Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_5__1_n_0
    SLICE_X126Y213       LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.052     5.987 f  Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__1/O
                         net (fo=6, routed)           0.323     6.310    Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[19]_i_2__1_n_0
    SLICE_X128Y211       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     6.361 r  Sum1_0_impl_instance/FPAddSubOp_instance/fracAdder/level4_d1[11]_i_1__1/O
                         net (fo=13, routed)          0.347     6.708    Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/newX_d1_reg[21]
    SLICE_X128Y213       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=19886, routed)       2.195     6.855    Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y213       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[10]/C
                         clock pessimism              0.478     7.333    
                         clock uncertainty           -0.035     7.298    
    SLICE_X128Y213       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     7.224    Sum1_0_impl_instance/FPAddSubOp_instance/LZC_component/level4_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.224    
                         arrival time                          -6.708    
  -------------------------------------------------------------------
                         slack                                  0.516    




