/* verilator lint_off WIDTH */
module std_add
  #(parameter width = 32)
  (input  logic [width-1:0] left,
    input  logic [width-1:0] right,
    output logic [width-1:0] out);
  assign out = left + right;
endmodule

module std_reg
  #(parameter width = 32)
   (input wire [width-1:0] in,
    input wire write_en,
    input wire clk,
    // output
    output logic [width - 1:0] out,
    output logic done);

  always_ff @(posedge clk) begin
    if (write_en) begin
      out <= in;
      done <= 1'd1;
    end else
      done <= 1'd0;
  end
endmodule

module std_const
  #(parameter width = 32,
    parameter value = 0)
   (output logic [width - 1:0] out);
  assign out = value;
endmodule

module std_div
  #(parameter width = 32)
  (input logic  [width-1:0] left,
    input logic  [width-1:0] right,
    output logic [width-1:0] out);
  assign out = left / right;
endmodule

module std_le
  #(parameter width = 32)
  (input logic [width-1:0] left,
   input logic [width-1:0] right,
   output logic            out);
  assign out = left <= right;
endmodule

module std_lt
  #(parameter width = 32)
  (input logic [width-1:0] left,
    input logic [width-1:0] right,
    output logic            out);
  assign out = left < right;
endmodule

module std_mult
  #(parameter width = 32)
  (input logic  [width-1:0] left,
    input logic  [width-1:0] right,
    output logic [width-1:0] out);
  assign out = left * right;
endmodule

module std_neq
  #(parameter width = 32)
  (input logic [width-1:0] left,
    input logic [width-1:0] right,
    output logic            out);
  assign out = left != right;
endmodule

module std_mem_d1
  #(parameter width = 32,
    parameter size = 16,
    parameter idx_size = 4)
   (input logic [idx_size-1:0] addr0,
    input logic [width-1:0]   write_data,
    input logic               write_en,
    input logic               clk,
    output logic [width-1:0]  read_data,
    output logic done);

  logic [width-1:0]  mem[size-1:0];

  assign read_data = mem[addr0];
  always_ff @(posedge clk) begin
    if (write_en) begin
      mem[addr0] <= write_data;
      done <= 1'd1;
    end else
      done <= 1'd0;
  end
endmodule

module std_sub
  #(parameter width = 32)
  (input  logic [width-1:0] left,
    input  logic [width-1:0] right,
    output logic [width-1:0] out);
  assign out = left - right;
endmodule

// Component Signature
module main (
      input wire go,
      input wire clk,
      output wire done
  );
  
  // Structure wire declarations
  wire [3:0] z_addr0;
  wire [31:0] z_write_data;
  wire z_write_en;
  wire z_clk;
  wire [31:0] z_read_data;
  wire z_done;
  wire [31:0] y_i0_in;
  wire y_i0_write_en;
  wire y_i0_clk;
  wire [31:0] y_i0_out;
  wire y_i0_done;
  wire [3:0] y_addr0;
  wire [31:0] y_write_data;
  wire y_write_en;
  wire y_clk;
  wire [31:0] y_read_data;
  wire y_done;
  wire [31:0] sum0_in;
  wire sum0_write_en;
  wire sum0_clk;
  wire [31:0] sum0_out;
  wire sum0_done;
  wire [3:0] sub6_left;
  wire [3:0] sub6_right;
  wire [3:0] sub6_out;
  wire [3:0] sub5_left;
  wire [3:0] sub5_right;
  wire [3:0] sub5_out;
  wire [31:0] sub4_left;
  wire [31:0] sub4_right;
  wire [31:0] sub4_out;
  wire [3:0] sub3_left;
  wire [3:0] sub3_right;
  wire [3:0] sub3_out;
  wire [3:0] sub2_left;
  wire [3:0] sub2_right;
  wire [3:0] sub2_out;
  wire [31:0] sub1_left;
  wire [31:0] sub1_right;
  wire [31:0] sub1_out;
  wire [31:0] sub0_left;
  wire [31:0] sub0_right;
  wire [31:0] sub0_out;
  wire [3:0] r_addr0;
  wire [31:0] r_write_data;
  wire r_write_en;
  wire r_clk;
  wire [31:0] r_read_data;
  wire r_done;
  wire [31:0] neq0_left;
  wire [31:0] neq0_right;
  wire neq0_out;
  wire [31:0] mult3_left;
  wire [31:0] mult3_right;
  wire [31:0] mult3_out;
  wire [31:0] mult2_left;
  wire [31:0] mult2_right;
  wire [31:0] mult2_out;
  wire [31:0] mult1_left;
  wire [31:0] mult1_right;
  wire [31:0] mult1_out;
  wire [31:0] mult0_left;
  wire [31:0] mult0_right;
  wire [31:0] mult0_out;
  wire [3:0] lt2_left;
  wire [3:0] lt2_right;
  wire lt2_out;
  wire [3:0] lt1_left;
  wire [3:0] lt1_right;
  wire lt1_out;
  wire [3:0] lt0_left;
  wire [3:0] lt0_right;
  wire lt0_out;
  wire [3:0] le0_left;
  wire [3:0] le0_right;
  wire le0_out;
  wire [3:0] k0_in;
  wire k0_write_en;
  wire k0_clk;
  wire [3:0] k0_out;
  wire k0_done;
  wire [3:0] i0_in;
  wire i0_write_en;
  wire i0_clk;
  wire [3:0] i0_out;
  wire i0_done;
  wire [31:0] div0_left;
  wire [31:0] div0_right;
  wire [31:0] div0_out;
  wire [3:0] const9_out;
  wire [3:0] const8_out;
  wire [31:0] const7_out;
  wire [31:0] const6_out;
  wire [3:0] const5_out;
  wire [3:0] const4_out;
  wire [3:0] const3_out;
  wire [31:0] const2_out;
  wire [3:0] const19_out;
  wire [3:0] const18_out;
  wire [3:0] const17_out;
  wire [3:0] const16_out;
  wire [3:0] const15_out;
  wire [3:0] const14_out;
  wire [31:0] const13_out;
  wire [31:0] const12_out;
  wire [31:0] const11_out;
  wire [3:0] const10_out;
  wire [3:0] const1_out;
  wire [31:0] const0_out;
  wire [31:0] beta0_in;
  wire beta0_write_en;
  wire beta0_clk;
  wire [31:0] beta0_out;
  wire beta0_done;
  wire [31:0] alpha0_in;
  wire alpha0_write_en;
  wire alpha0_clk;
  wire [31:0] alpha0_out;
  wire alpha0_done;
  wire [3:0] add6_left;
  wire [3:0] add6_right;
  wire [3:0] add6_out;
  wire [3:0] add5_left;
  wire [3:0] add5_right;
  wire [3:0] add5_out;
  wire [3:0] add4_left;
  wire [3:0] add4_right;
  wire [3:0] add4_out;
  wire [31:0] add3_left;
  wire [31:0] add3_right;
  wire [31:0] add3_out;
  wire [31:0] add2_left;
  wire [31:0] add2_right;
  wire [31:0] add2_out;
  wire [3:0] add1_left;
  wire [3:0] add1_right;
  wire [3:0] add1_out;
  wire [31:0] add0_left;
  wire [31:0] add0_right;
  wire [31:0] add0_out;
  wire [31:0] fsm0_in;
  wire fsm0_write_en;
  wire fsm0_clk;
  wire [31:0] fsm0_out;
  wire fsm0_done;
  wire [31:0] incr0_left;
  wire [31:0] incr0_right;
  wire [31:0] incr0_out;
  wire [31:0] fsm1_in;
  wire fsm1_write_en;
  wire fsm1_clk;
  wire [31:0] fsm1_out;
  wire fsm1_done;
  wire [31:0] incr1_left;
  wire [31:0] incr1_right;
  wire [31:0] incr1_out;
  wire [31:0] fsm2_in;
  wire fsm2_write_en;
  wire fsm2_clk;
  wire [31:0] fsm2_out;
  wire fsm2_done;
  wire cond_stored0_in;
  wire cond_stored0_write_en;
  wire cond_stored0_clk;
  wire cond_stored0_out;
  wire cond_stored0_done;
  wire [31:0] incr2_left;
  wire [31:0] incr2_right;
  wire [31:0] incr2_out;
  wire [31:0] fsm3_in;
  wire fsm3_write_en;
  wire fsm3_clk;
  wire [31:0] fsm3_out;
  wire fsm3_done;
  wire [31:0] incr3_left;
  wire [31:0] incr3_right;
  wire [31:0] incr3_out;
  wire [31:0] fsm4_in;
  wire fsm4_write_en;
  wire fsm4_clk;
  wire [31:0] fsm4_out;
  wire fsm4_done;
  wire [31:0] incr4_left;
  wire [31:0] incr4_right;
  wire [31:0] incr4_out;
  wire [31:0] fsm5_in;
  wire fsm5_write_en;
  wire fsm5_clk;
  wire [31:0] fsm5_out;
  wire fsm5_done;
  wire [31:0] incr5_left;
  wire [31:0] incr5_right;
  wire [31:0] incr5_out;
  wire [31:0] fsm6_in;
  wire fsm6_write_en;
  wire fsm6_clk;
  wire [31:0] fsm6_out;
  wire fsm6_done;
  wire [31:0] incr6_left;
  wire [31:0] incr6_right;
  wire [31:0] incr6_out;
  wire [31:0] fsm7_in;
  wire fsm7_write_en;
  wire fsm7_clk;
  wire [31:0] fsm7_out;
  wire fsm7_done;
  wire cond_computed0_in;
  wire cond_computed0_write_en;
  wire cond_computed0_clk;
  wire cond_computed0_out;
  wire cond_computed0_done;
  wire cond_stored1_in;
  wire cond_stored1_write_en;
  wire cond_stored1_clk;
  wire cond_stored1_out;
  wire cond_stored1_done;
  wire done_reg0_in;
  wire done_reg0_write_en;
  wire done_reg0_clk;
  wire done_reg0_out;
  wire done_reg0_done;
  wire [31:0] fsm8_in;
  wire fsm8_write_en;
  wire fsm8_clk;
  wire [31:0] fsm8_out;
  wire fsm8_done;
  
  // Subcomponent Instances
  std_mem_d1 #(32, 8, 4) z (
      .addr0(z_addr0),
      .write_data(z_write_data),
      .write_en(z_write_en),
      .clk(clk),
      .read_data(z_read_data),
      .done(z_done)
  );
  
  std_reg #(32) y_i0 (
      .in(y_i0_in),
      .write_en(y_i0_write_en),
      .clk(clk),
      .out(y_i0_out),
      .done(y_i0_done)
  );
  
  std_mem_d1 #(32, 8, 4) y (
      .addr0(y_addr0),
      .write_data(y_write_data),
      .write_en(y_write_en),
      .clk(clk),
      .read_data(y_read_data),
      .done(y_done)
  );
  
  std_reg #(32) sum0 (
      .in(sum0_in),
      .write_en(sum0_write_en),
      .clk(clk),
      .out(sum0_out),
      .done(sum0_done)
  );
  
  std_sub #(4) sub6 (
      .left(sub6_left),
      .right(sub6_right),
      .out(sub6_out)
  );
  
  std_sub #(4) sub5 (
      .left(sub5_left),
      .right(sub5_right),
      .out(sub5_out)
  );
  
  std_sub #(32) sub4 (
      .left(sub4_left),
      .right(sub4_right),
      .out(sub4_out)
  );
  
  std_sub #(4) sub3 (
      .left(sub3_left),
      .right(sub3_right),
      .out(sub3_out)
  );
  
  std_sub #(4) sub2 (
      .left(sub2_left),
      .right(sub2_right),
      .out(sub2_out)
  );
  
  std_sub #(32) sub1 (
      .left(sub1_left),
      .right(sub1_right),
      .out(sub1_out)
  );
  
  std_sub #(32) sub0 (
      .left(sub0_left),
      .right(sub0_right),
      .out(sub0_out)
  );
  
  std_mem_d1 #(32, 8, 4) r (
      .addr0(r_addr0),
      .write_data(r_write_data),
      .write_en(r_write_en),
      .clk(clk),
      .read_data(r_read_data),
      .done(r_done)
  );
  
  std_neq #(32) neq0 (
      .left(neq0_left),
      .right(neq0_right),
      .out(neq0_out)
  );
  
  std_mult #(32) mult3 (
      .left(mult3_left),
      .right(mult3_right),
      .out(mult3_out)
  );
  
  std_mult #(32) mult2 (
      .left(mult2_left),
      .right(mult2_right),
      .out(mult2_out)
  );
  
  std_mult #(32) mult1 (
      .left(mult1_left),
      .right(mult1_right),
      .out(mult1_out)
  );
  
  std_mult #(32) mult0 (
      .left(mult0_left),
      .right(mult0_right),
      .out(mult0_out)
  );
  
  std_lt #(4) lt2 (
      .left(lt2_left),
      .right(lt2_right),
      .out(lt2_out)
  );
  
  std_lt #(4) lt1 (
      .left(lt1_left),
      .right(lt1_right),
      .out(lt1_out)
  );
  
  std_lt #(4) lt0 (
      .left(lt0_left),
      .right(lt0_right),
      .out(lt0_out)
  );
  
  std_le #(4) le0 (
      .left(le0_left),
      .right(le0_right),
      .out(le0_out)
  );
  
  std_reg #(4) k0 (
      .in(k0_in),
      .write_en(k0_write_en),
      .clk(clk),
      .out(k0_out),
      .done(k0_done)
  );
  
  std_reg #(4) i0 (
      .in(i0_in),
      .write_en(i0_write_en),
      .clk(clk),
      .out(i0_out),
      .done(i0_done)
  );
  
  std_div #(32) div0 (
      .left(div0_left),
      .right(div0_right),
      .out(div0_out)
  );
  
  std_const #(4, 1) const9 (
      .out(const9_out)
  );
  
  std_const #(4, 0) const8 (
      .out(const8_out)
  );
  
  std_const #(32, 0) const7 (
      .out(const7_out)
  );
  
  std_const #(32, 1) const6 (
      .out(const6_out)
  );
  
  std_const #(4, 7) const5 (
      .out(const5_out)
  );
  
  std_const #(4, 1) const4 (
      .out(const4_out)
  );
  
  std_const #(4, 0) const3 (
      .out(const3_out)
  );
  
  std_const #(32, 1) const2 (
      .out(const2_out)
  );
  
  std_const #(4, 1) const19 (
      .out(const19_out)
  );
  
  std_const #(4, 1) const18 (
      .out(const18_out)
  );
  
  std_const #(4, 0) const17 (
      .out(const17_out)
  );
  
  std_const #(4, 1) const16 (
      .out(const16_out)
  );
  
  std_const #(4, 1) const15 (
      .out(const15_out)
  );
  
  std_const #(4, 0) const14 (
      .out(const14_out)
  );
  
  std_const #(32, 0) const13 (
      .out(const13_out)
  );
  
  std_const #(32, 0) const12 (
      .out(const12_out)
  );
  
  std_const #(32, 0) const11 (
      .out(const11_out)
  );
  
  std_const #(4, 1) const10 (
      .out(const10_out)
  );
  
  std_const #(4, 0) const1 (
      .out(const1_out)
  );
  
  std_const #(32, 0) const0 (
      .out(const0_out)
  );
  
  std_reg #(32) beta0 (
      .in(beta0_in),
      .write_en(beta0_write_en),
      .clk(clk),
      .out(beta0_out),
      .done(beta0_done)
  );
  
  std_reg #(32) alpha0 (
      .in(alpha0_in),
      .write_en(alpha0_write_en),
      .clk(clk),
      .out(alpha0_out),
      .done(alpha0_done)
  );
  
  std_add #(4) add6 (
      .left(add6_left),
      .right(add6_right),
      .out(add6_out)
  );
  
  std_add #(4) add5 (
      .left(add5_left),
      .right(add5_right),
      .out(add5_out)
  );
  
  std_add #(4) add4 (
      .left(add4_left),
      .right(add4_right),
      .out(add4_out)
  );
  
  std_add #(32) add3 (
      .left(add3_left),
      .right(add3_right),
      .out(add3_out)
  );
  
  std_add #(32) add2 (
      .left(add2_left),
      .right(add2_right),
      .out(add2_out)
  );
  
  std_add #(4) add1 (
      .left(add1_left),
      .right(add1_right),
      .out(add1_out)
  );
  
  std_add #(32) add0 (
      .left(add0_left),
      .right(add0_right),
      .out(add0_out)
  );
  
  std_reg #(32) fsm0 (
      .in(fsm0_in),
      .write_en(fsm0_write_en),
      .clk(clk),
      .out(fsm0_out),
      .done(fsm0_done)
  );
  
  std_add #(32) incr0 (
      .left(incr0_left),
      .right(incr0_right),
      .out(incr0_out)
  );
  
  std_reg #(32) fsm1 (
      .in(fsm1_in),
      .write_en(fsm1_write_en),
      .clk(clk),
      .out(fsm1_out),
      .done(fsm1_done)
  );
  
  std_add #(32) incr1 (
      .left(incr1_left),
      .right(incr1_right),
      .out(incr1_out)
  );
  
  std_reg #(32) fsm2 (
      .in(fsm2_in),
      .write_en(fsm2_write_en),
      .clk(clk),
      .out(fsm2_out),
      .done(fsm2_done)
  );
  
  std_reg #(1) cond_stored0 (
      .in(cond_stored0_in),
      .write_en(cond_stored0_write_en),
      .clk(clk),
      .out(cond_stored0_out),
      .done(cond_stored0_done)
  );
  
  std_add #(32) incr2 (
      .left(incr2_left),
      .right(incr2_right),
      .out(incr2_out)
  );
  
  std_reg #(32) fsm3 (
      .in(fsm3_in),
      .write_en(fsm3_write_en),
      .clk(clk),
      .out(fsm3_out),
      .done(fsm3_done)
  );
  
  std_add #(32) incr3 (
      .left(incr3_left),
      .right(incr3_right),
      .out(incr3_out)
  );
  
  std_reg #(32) fsm4 (
      .in(fsm4_in),
      .write_en(fsm4_write_en),
      .clk(clk),
      .out(fsm4_out),
      .done(fsm4_done)
  );
  
  std_add #(32) incr4 (
      .left(incr4_left),
      .right(incr4_right),
      .out(incr4_out)
  );
  
  std_reg #(32) fsm5 (
      .in(fsm5_in),
      .write_en(fsm5_write_en),
      .clk(clk),
      .out(fsm5_out),
      .done(fsm5_done)
  );
  
  std_add #(32) incr5 (
      .left(incr5_left),
      .right(incr5_right),
      .out(incr5_out)
  );
  
  std_reg #(32) fsm6 (
      .in(fsm6_in),
      .write_en(fsm6_write_en),
      .clk(clk),
      .out(fsm6_out),
      .done(fsm6_done)
  );
  
  std_add #(32) incr6 (
      .left(incr6_left),
      .right(incr6_right),
      .out(incr6_out)
  );
  
  std_reg #(32) fsm7 (
      .in(fsm7_in),
      .write_en(fsm7_write_en),
      .clk(clk),
      .out(fsm7_out),
      .done(fsm7_done)
  );
  
  std_reg #(1) cond_computed0 (
      .in(cond_computed0_in),
      .write_en(cond_computed0_write_en),
      .clk(clk),
      .out(cond_computed0_out),
      .done(cond_computed0_done)
  );
  
  std_reg #(1) cond_stored1 (
      .in(cond_stored1_in),
      .write_en(cond_stored1_write_en),
      .clk(clk),
      .out(cond_stored1_out),
      .done(cond_stored1_done)
  );
  
  std_reg #(1) done_reg0 (
      .in(done_reg0_in),
      .write_en(done_reg0_write_en),
      .clk(clk),
      .out(done_reg0_out),
      .done(done_reg0_done)
  );
  
  std_reg #(32) fsm8 (
      .in(fsm8_in),
      .write_en(fsm8_write_en),
      .clk(clk),
      .out(fsm8_out),
      .done(fsm8_done)
  );
  
  // Memory initialization / finalization 
  import "DPI-C" function string futil_getenv (input string env_var);
  string DATA;
   initial begin
  DATA = futil_getenv("DATA");
      $fdisplay(2, "DATA (path to meminit files): %s", DATA);
      $readmemh({ DATA, "/z.dat" }, z.mem);
      $readmemh({ DATA, "/y.dat" }, y.mem);
      $readmemh({ DATA, "/r.dat" }, r.mem);
  end
  
   final begin
      $writememh({ DATA, "/z.out" }, z.mem);
      $writememh({ DATA, "/y.out" }, y.mem);
      $writememh({ DATA, "/r.out" }, r.mem);
  end
  
  // Input / output connections
  assign done = (fsm8_out == 32'd5) ? 1'd1 : '0;
  assign z_addr0 = (fsm5_out == 32'd0 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign z_write_data = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? add3_out : '0;
  assign z_write_en = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign y_i0_in = (fsm3_out == 32'd0 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? y_read_data : '0;
  assign y_i0_write_en = (fsm3_out == 32'd0 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign y_addr0 = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? sub6_out : (fsm7_out == 32'd9 & !y_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : (fsm3_out == 32'd0 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm5_out == 32'd0 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : (fsm8_out == 32'd2 & !y_done & go) ? const3_out : '0;
  assign y_write_data = (fsm5_out == 32'd0 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? z_read_data : (fsm8_out == 32'd2 & !y_done & go | fsm7_out == 32'd9 & !y_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? alpha0_out : '0;
  assign y_write_en = (fsm8_out == 32'd2 & !y_done & go | fsm5_out == 32'd0 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd9 & !y_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign sum0_in = (fsm7_out == 32'd1 & !sum0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const7_out : (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? add0_out : '0;
  assign sum0_write_en = (fsm7_out == 32'd1 & !sum0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign sub6_left = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? sub5_out : '0;
  assign sub6_right = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const15_out : '0;
  assign sub5_left = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : '0;
  assign sub5_right = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign sub4_left = (fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const12_out : '0;
  assign sub4_right = (fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? div0_out : '0;
  assign sub3_left = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? sub2_out : '0;
  assign sub3_right = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const9_out : '0;
  assign sub2_left = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : '0;
  assign sub2_right = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign sub1_left = (fsm7_out == 32'd0 & !beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const6_out : '0;
  assign sub1_right = (fsm7_out == 32'd0 & !beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? mult0_out : '0;
  assign sub0_left = (fsm8_out == 32'd0 & !alpha0_done & go) ? const0_out : '0;
  assign sub0_right = (fsm8_out == 32'd0 & !alpha0_done & go) ? r_read_data : '0;
  assign r_addr0 = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? sub3_out : (fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : (fsm8_out == 32'd0 & !alpha0_done & go) ? const1_out : '0;
  assign neq0_left = (fsm2_out == 32'd0 & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? beta0_out : '0;
  assign neq0_right = (fsm2_out == 32'd0 & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const11_out : '0;
  assign mult3_left = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? alpha0_out : '0;
  assign mult3_right = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? y_read_data : '0;
  assign mult2_left = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? r_read_data : '0;
  assign mult2_right = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? y_read_data : '0;
  assign mult1_left = (fsm7_out == 32'd0 & !beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? sub1_out : '0;
  assign mult1_right = (fsm7_out == 32'd0 & !beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? beta0_out : '0;
  assign mult0_left = (fsm7_out == 32'd0 & !beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? alpha0_out : '0;
  assign mult0_right = (fsm7_out == 32'd0 & !beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? alpha0_out : '0;
  assign lt2_left = (fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign lt2_right = (fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : '0;
  assign lt1_left = (fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign lt1_right = (fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : '0;
  assign lt0_left = (fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign lt0_right = (fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : '0;
  assign le0_left = (!cond_computed0_out & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : '0;
  assign le0_right = (!cond_computed0_out & fsm8_out == 32'd4 & !done_reg0_out & go) ? const5_out : '0;
  assign k0_in = (fsm8_out == 32'd3 & !k0_done & go) ? const4_out : (fsm7_out == 32'd10 & !k0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? add6_out : '0;
  assign k0_write_en = (fsm8_out == 32'd3 & !k0_done & go | fsm7_out == 32'd10 & !k0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign i0_in = (fsm7_out == 32'd2 & !i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const8_out : (fsm7_out == 32'd7 & !i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const17_out : (fsm7_out == 32'd5 & !i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const14_out : (fsm5_out == 32'd1 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? add5_out : (fsm3_out == 32'd2 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? add4_out : (fsm0_out == 32'd1 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? add1_out : '0;
  assign i0_write_en = (fsm7_out == 32'd2 & !i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm5_out == 32'd1 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm0_out == 32'd1 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd5 & !i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm3_out == 32'd2 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd7 & !i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign div0_left = (fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? add2_out : '0;
  assign div0_right = (fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? beta0_out : '0;
  assign beta0_in = (fsm7_out == 32'd0 & !beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? mult1_out : (fsm8_out == 32'd1 & !beta0_done & go) ? const2_out : '0;
  assign beta0_write_en = (fsm8_out == 32'd1 & !beta0_done & go | fsm7_out == 32'd0 & !beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign alpha0_in = (fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? sub4_out : (fsm8_out == 32'd0 & !alpha0_done & go) ? sub0_out : (fsm2_out > 32'd0 & fsm2_out < 32'd2 & !cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const13_out : '0;
  assign alpha0_write_en = (fsm8_out == 32'd0 & !alpha0_done & go | fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm2_out > 32'd0 & fsm2_out < 32'd2 & !cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign add6_left = (fsm7_out == 32'd10 & !k0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? k0_out : '0;
  assign add6_right = (fsm7_out == 32'd10 & !k0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const19_out : '0;
  assign add5_left = (fsm5_out == 32'd1 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign add5_right = (fsm5_out == 32'd1 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const18_out : '0;
  assign add4_left = (fsm3_out == 32'd2 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign add4_right = (fsm3_out == 32'd2 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const16_out : '0;
  assign add3_left = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? y_i0_out : '0;
  assign add3_right = (fsm3_out == 32'd1 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? mult3_out : '0;
  assign add2_left = (fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? r_read_data : '0;
  assign add2_right = (fsm2_out > 32'd0 & fsm2_out < 32'd2 & cond_stored0_out & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? sum0_out : '0;
  assign add1_left = (fsm0_out == 32'd1 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? i0_out : '0;
  assign add1_right = (fsm0_out == 32'd1 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? const10_out : '0;
  assign add0_left = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? sum0_out : '0;
  assign add0_right = (fsm0_out == 32'd0 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? mult2_out : '0;
  assign fsm0_in = (fsm0_out != 32'd2 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? incr0_out : (fsm0_out == 32'd2) ? 32'd0 : '0;
  assign fsm0_write_en = (fsm0_out != 32'd2 & fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm0_out == 32'd2) ? 1'd1 : '0;
  assign incr0_left = (fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : '0;
  assign incr0_right = (fsm1_out > 32'd0 & fsm1_out < 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? fsm0_out : '0;
  assign fsm1_in = (fsm1_out != 32'd3 & fsm1_out != 32'd0 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? incr1_out : (fsm1_out == 32'd0 & !lt0_out & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm1_out == 32'd3 & !lt0_out & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd4 : (fsm1_out == 32'd0 & lt0_out & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm1_out == 32'd3 & lt0_out & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : (fsm1_out == 32'd4) ? 32'd0 : '0;
  assign fsm1_write_en = (fsm1_out != 32'd3 & fsm1_out != 32'd0 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm1_out == 32'd0 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm1_out == 32'd3 & fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm1_out == 32'd4) ? 1'd1 : '0;
  assign incr1_left = (fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? fsm1_out : '0;
  assign incr1_right = (fsm7_out == 32'd3 & !(fsm1_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : '0;
  assign fsm2_in = (fsm2_out != 32'd2 & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? incr2_out : (fsm2_out == 32'd2) ? 32'd0 : '0;
  assign fsm2_write_en = (fsm2_out != 32'd2 & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm2_out == 32'd2) ? 1'd1 : '0;
  assign cond_stored0_in = (fsm2_out == 32'd0 & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? neq0_out : '0;
  assign cond_stored0_write_en = (fsm2_out == 32'd0 & fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign incr2_left = (fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? fsm2_out : '0;
  assign incr2_right = (fsm7_out == 32'd4 & !(fsm2_out == 32'd2) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : '0;
  assign fsm3_in = (fsm3_out != 32'd3 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? incr3_out : (fsm3_out == 32'd3) ? 32'd0 : '0;
  assign fsm3_write_en = (fsm3_out != 32'd3 & fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm3_out == 32'd3) ? 1'd1 : '0;
  assign incr3_left = (fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : '0;
  assign incr3_right = (fsm4_out > 32'd0 & fsm4_out < 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? fsm3_out : '0;
  assign fsm4_in = (fsm4_out != 32'd4 & fsm4_out != 32'd0 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? incr4_out : (fsm4_out == 32'd0 & !lt1_out & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm4_out == 32'd4 & !lt1_out & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd5 : (fsm4_out == 32'd0 & lt1_out & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm4_out == 32'd4 & lt1_out & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : (fsm4_out == 32'd5) ? 32'd0 : '0;
  assign fsm4_write_en = (fsm4_out != 32'd4 & fsm4_out != 32'd0 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm4_out == 32'd0 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm4_out == 32'd4 & fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm4_out == 32'd5) ? 1'd1 : '0;
  assign incr4_left = (fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? fsm4_out : '0;
  assign incr4_right = (fsm7_out == 32'd6 & !(fsm4_out == 32'd5) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : '0;
  assign fsm5_in = (fsm5_out != 32'd2 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? incr5_out : (fsm5_out == 32'd2) ? 32'd0 : '0;
  assign fsm5_write_en = (fsm5_out != 32'd2 & fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm5_out == 32'd2) ? 1'd1 : '0;
  assign incr5_left = (fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : '0;
  assign incr5_right = (fsm6_out > 32'd0 & fsm6_out < 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? fsm5_out : '0;
  assign fsm6_in = (fsm6_out != 32'd3 & fsm6_out != 32'd0 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? incr6_out : (fsm6_out == 32'd0 & !lt2_out & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm6_out == 32'd3 & !lt2_out & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd4 : (fsm6_out == 32'd0 & lt2_out & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm6_out == 32'd3 & lt2_out & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : (fsm6_out == 32'd4) ? 32'd0 : '0;
  assign fsm6_write_en = (fsm6_out != 32'd3 & fsm6_out != 32'd0 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm6_out == 32'd0 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm6_out == 32'd3 & fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm6_out == 32'd4) ? 1'd1 : '0;
  assign incr6_left = (fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? fsm6_out : '0;
  assign incr6_right = (fsm7_out == 32'd8 & !(fsm6_out == 32'd4) & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : '0;
  assign fsm7_in = (fsm7_out == 32'd7 & i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd8 : (fsm7_out == 32'd6 & fsm4_out == 32'd5 & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd7 : (fsm7_out == 32'd5 & i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd6 : (fsm7_out == 32'd4 & fsm2_out == 32'd2 & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd5 : (fsm7_out == 32'd2 & i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd3 : (fsm7_out == 32'd3 & fsm1_out == 32'd4 & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd4 : (fsm7_out == 32'd1 & sum0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd2 : (fsm7_out == 32'd0 & beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd1 : (fsm7_out == 32'd10 & k0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd11 : (fsm7_out == 32'd9 & y_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd10 : (fsm7_out == 32'd8 & fsm6_out == 32'd4 & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go) ? 32'd9 : (fsm7_out == 32'd11) ? 32'd0 : '0;
  assign fsm7_write_en = (fsm7_out == 32'd0 & beta0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd1 & sum0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd2 & i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd3 & fsm1_out == 32'd4 & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd4 & fsm2_out == 32'd2 & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd5 & i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd6 & fsm4_out == 32'd5 & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd7 & i0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd8 & fsm6_out == 32'd4 & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd9 & y_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd10 & k0_done & cond_stored1_out & cond_computed0_out & !(fsm7_out == 32'd11) & fsm8_out == 32'd4 & !done_reg0_out & go | fsm7_out == 32'd11) ? 1'd1 : '0;
  assign cond_computed0_in = (cond_stored1_out & cond_computed0_out & fsm7_out == 32'd11 & fsm8_out == 32'd4 & !done_reg0_out & go | cond_computed0_out & !cond_stored1_out & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd0 : (!cond_computed0_out & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign cond_computed0_write_en = (!cond_computed0_out & fsm8_out == 32'd4 & !done_reg0_out & go | cond_stored1_out & cond_computed0_out & fsm7_out == 32'd11 & fsm8_out == 32'd4 & !done_reg0_out & go | cond_computed0_out & !cond_stored1_out & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign cond_stored1_in = (!cond_computed0_out & fsm8_out == 32'd4 & !done_reg0_out & go) ? le0_out : '0;
  assign cond_stored1_write_en = (!cond_computed0_out & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign done_reg0_in = done_reg0_out ? 1'd0 : (cond_computed0_out & !cond_stored1_out & fsm8_out == 32'd4 & !done_reg0_out & go) ? 1'd1 : '0;
  assign done_reg0_write_en = (cond_computed0_out & !cond_stored1_out & fsm8_out == 32'd4 & !done_reg0_out & go | done_reg0_out) ? 1'd1 : '0;
  assign fsm8_in = (fsm8_out == 32'd4 & done_reg0_out & go) ? 32'd5 : (fsm8_out == 32'd2 & y_done & go) ? 32'd3 : (fsm8_out == 32'd3 & k0_done & go) ? 32'd4 : (fsm8_out == 32'd1 & beta0_done & go) ? 32'd2 : (fsm8_out == 32'd0 & alpha0_done & go) ? 32'd1 : (fsm8_out == 32'd5) ? 32'd0 : '0;
  assign fsm8_write_en = (fsm8_out == 32'd0 & alpha0_done & go | fsm8_out == 32'd1 & beta0_done & go | fsm8_out == 32'd2 & y_done & go | fsm8_out == 32'd3 & k0_done & go | fsm8_out == 32'd4 & done_reg0_out & go | fsm8_out == 32'd5) ? 1'd1 : '0;
endmodule // end main