Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Oct 24 14:19:11 2023
| Host         : DESKTOP-6DEOV28 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hexcount_timing_summary_routed.rpt -pb hexcount_timing_summary_routed.pb -rpx hexcount_timing_summary_routed.rpx -warn_on_violation
| Design       : hexcount
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (30)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (59)
5. checking no_input_delay (0)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (30)
-------------------------
 There are 30 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (59)
-------------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   68          inf        0.000                      0                   68           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 4.371ns (51.119%)  route 4.180ns (48.881%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[27]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[27]/Q
                         net (fo=8, routed)           0.856     1.312    C1/sel0[2]
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.152     1.464 r  C1/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.324     4.788    seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.763     8.551 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.551    seg[5]
    R10                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 4.157ns (51.865%)  route 3.858ns (48.135%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[27]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[27]/Q
                         net (fo=8, routed)           0.707     1.163    C1/sel0[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.124     1.287 r  C1/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.151     4.438    seg_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.015 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.015    seg[6]
    T10                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.880ns  (logic 4.141ns (52.550%)  route 3.739ns (47.450%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[27]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[27]/Q
                         net (fo=8, routed)           0.854     1.310    C1/sel0[2]
    SLICE_X1Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.434 r  C1/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.885     4.319    seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.880 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.880    seg[1]
    T11                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.360ns (56.511%)  route 3.356ns (43.489%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[26]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[26]/Q
                         net (fo=8, routed)           0.883     1.339    C1/sel0[1]
    SLICE_X1Y94          LUT4 (Prop_lut4_I3_O)        0.152     1.491 r  C1/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.472     3.964    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     7.716 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.716    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.312ns  (logic 4.114ns (56.253%)  route 3.199ns (43.747%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[26]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  C1/cnt_reg[26]/Q
                         net (fo=8, routed)           0.883     1.339    C1/sel0[1]
    SLICE_X1Y94          LUT4 (Prop_lut4_I1_O)        0.124     1.463 r  C1/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.316     3.779    seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.312 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.312    seg[2]
    P15                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.347ns (63.246%)  route 2.526ns (36.754%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[27]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[27]/Q
                         net (fo=8, routed)           0.854     1.310    C1/sel0[2]
    SLICE_X1Y93          LUT4 (Prop_lut4_I2_O)        0.152     1.462 r  C1/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.673     3.134    seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.739     6.874 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.874    seg[0]
    L18                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 4.073ns (59.826%)  route 2.735ns (40.174%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[27]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[27]/Q
                         net (fo=8, routed)           0.856     1.312    C1/sel0[2]
    SLICE_X1Y93          LUT4 (Prop_lut4_I3_O)        0.124     1.436 r  C1/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.879     3.315    seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.808 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.808    seg[4]
    K16                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.750ns  (logic 4.350ns (64.436%)  route 2.401ns (35.564%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[25]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  C1/cnt_reg[25]/Q
                         net (fo=10, routed)          0.481     0.937    C1/anode_OBUF[1]
    SLICE_X1Y94          LUT1 (Prop_lut1_I0_O)        0.150     1.087 r  C1/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.919     3.007    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744     6.750 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.750    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.957ns  (logic 3.992ns (67.004%)  route 1.966ns (32.996%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE                         0.000     0.000 r  C1/cnt_reg[25]/C
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[25]/Q
                         net (fo=10, routed)          1.966     2.422    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     5.957 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.957    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.576ns  (logic 2.037ns (79.081%)  route 0.539ns (20.919%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  C1/cnt_reg[1]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  C1/cnt_reg[1]/Q
                         net (fo=1, routed)           0.539     0.995    C1/cnt_reg_n_0_[1]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.669 r  C1/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.669    C1/cnt_reg[0]_i_1_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.783 r  C1/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.783    C1/cnt_reg[4]_i_1_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.897 r  C1/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.897    C1/cnt_reg[8]_i_1_n_0
    SLICE_X0Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.011 r  C1/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.011    C1/cnt_reg[12]_i_1_n_0
    SLICE_X0Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.125 r  C1/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.125    C1/cnt_reg[16]_i_1_n_0
    SLICE_X0Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.239 r  C1/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.239    C1/cnt_reg[20]_i_1_n_0
    SLICE_X0Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.353 r  C1/cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.353    C1/cnt_reg[24]_i_1_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.576 r  C1/cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.576    C1/cnt_reg[28]_i_1_n_7
    SLICE_X0Y95          FDRE                                         r  C1/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.279%)  route 0.164ns (53.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.164     0.305    C1/increment_control
    SLICE_X0Y92          FDRE                                         r  C1/cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.279%)  route 0.164ns (53.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.164     0.305    C1/increment_control
    SLICE_X0Y92          FDRE                                         r  C1/cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[18]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.279%)  route 0.164ns (53.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.164     0.305    C1/increment_control
    SLICE_X0Y92          FDRE                                         r  C1/cnt_reg[18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[19]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.279%)  route 0.164ns (53.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.164     0.305    C1/increment_control
    SLICE_X0Y92          FDRE                                         r  C1/cnt_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.601%)  route 0.168ns (54.399%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.168     0.309    C1/increment_control
    SLICE_X0Y91          FDRE                                         r  C1/cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[13]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.601%)  route 0.168ns (54.399%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.168     0.309    C1/increment_control
    SLICE_X0Y91          FDRE                                         r  C1/cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[14]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.601%)  route 0.168ns (54.399%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.168     0.309    C1/increment_control
    SLICE_X0Y91          FDRE                                         r  C1/cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[15]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.601%)  route 0.168ns (54.399%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.168     0.309    C1/increment_control
    SLICE_X0Y91          FDRE                                         r  C1/cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[20]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.055%)  route 0.220ns (60.945%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.220     0.361    C1/increment_control
    SLICE_X0Y93          FDRE                                         r  C1/cnt_reg[20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1/increment_control_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C1/cnt_reg[21]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.055%)  route 0.220ns (60.945%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE                         0.000     0.000 r  C1/increment_control_reg/C
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  C1/increment_control_reg/Q
                         net (fo=30, routed)          0.220     0.361    C1/increment_control
    SLICE_X0Y93          FDRE                                         r  C1/cnt_reg[21]/CE
  -------------------------------------------------------------------    -------------------





