/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire [18:0] _02_;
  wire [38:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [16:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_28z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire [18:0] celloutsig_0_42z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_67z;
  wire celloutsig_0_68z;
  wire [14:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [32:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_9z[5] ? celloutsig_1_4z[1] : celloutsig_1_3z[2];
  assign celloutsig_0_67z = !(celloutsig_0_15z ? celloutsig_0_30z : _00_);
  assign celloutsig_1_0z = ~(in_data[181] | in_data[135]);
  assign celloutsig_1_7z = ~(celloutsig_1_6z | celloutsig_1_2z);
  assign celloutsig_0_10z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_1_18z = celloutsig_1_9z[7] | ~(celloutsig_1_16z);
  assign celloutsig_0_68z = celloutsig_0_42z[13] | celloutsig_0_10z;
  assign celloutsig_1_6z = celloutsig_1_5z[16] | celloutsig_1_5z[29];
  assign celloutsig_1_13z = ~(celloutsig_1_12z ^ celloutsig_1_3z[0]);
  assign celloutsig_0_25z = ~(celloutsig_0_15z ^ celloutsig_0_10z);
  assign celloutsig_0_8z = in_data[94:80] + { _01_[14:11], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z };
  reg [18:0] _15_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _15_ <= 19'h00000;
    else _15_ <= { in_data[63:47], celloutsig_0_10z, celloutsig_0_3z };
  assign { _01_[14:11], _02_[14:0] } = _15_;
  reg [38:0] _16_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 39'h0000000000;
    else _16_ <= { celloutsig_0_6z[5], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_8z };
  assign { _03_[38:37], _00_, _03_[35:0] } = _16_;
  assign celloutsig_0_4z = { in_data[6], celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_3z } & { celloutsig_0_2z[5:2], celloutsig_0_10z };
  assign celloutsig_1_5z = { in_data[169:168], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } / { 1'h1, in_data[176:153], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_23z = { _01_[12:11], _02_[14:12] } / { 1'h1, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_16z };
  assign celloutsig_0_3z = in_data[41:27] == { celloutsig_0_2z[2:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_9z[1:0], celloutsig_0_0z } == { in_data[27:26], celloutsig_0_3z };
  assign celloutsig_0_16z = { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_15z } === celloutsig_0_6z[10:3];
  assign celloutsig_0_18z = celloutsig_0_8z[11:6] === { in_data[52:48], celloutsig_0_0z };
  assign celloutsig_0_30z = { _03_[35:27], celloutsig_0_13z, celloutsig_0_13z } === celloutsig_0_28z[11:1];
  assign celloutsig_1_2z = { in_data[150:143], celloutsig_1_0z } >= in_data[109:101];
  assign celloutsig_1_16z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_12z } >= celloutsig_1_9z[3:1];
  assign celloutsig_0_15z = { _01_[13:11], _02_[14:7], celloutsig_0_10z } >= celloutsig_0_6z[13:2];
  assign celloutsig_0_17z = { celloutsig_0_14z[12:8], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_10z } >= celloutsig_0_8z[13:3];
  assign celloutsig_0_21z = { _03_[9:7], celloutsig_0_7z, celloutsig_0_0z } >= { _03_[33:32], celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_17z };
  assign celloutsig_1_10z = celloutsig_1_5z[24:11] < { celloutsig_1_1z[9:4], celloutsig_1_9z };
  assign celloutsig_1_12z = { celloutsig_1_1z[6:4], celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_6z } < { celloutsig_1_5z[28:26], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_15z = { celloutsig_1_5z[29:28], celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_10z } < { in_data[149:144], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_11z } < { celloutsig_1_5z[24:11], celloutsig_1_15z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_11z = _02_[6:0] < { _02_[11:6], celloutsig_0_10z };
  assign celloutsig_0_7z = celloutsig_0_2z[0] & ~(celloutsig_0_0z);
  assign celloutsig_1_3z = { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, in_data[113:112] };
  assign celloutsig_0_24z = celloutsig_0_4z[4:2] % { 1'h1, celloutsig_0_21z, celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_14z[8:0], celloutsig_0_7z, celloutsig_0_24z } % { 1'h1, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_25z };
  assign celloutsig_0_6z = { _01_[14:13], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z } % { 1'h1, _02_[11:4], celloutsig_0_2z };
  assign celloutsig_0_9z = celloutsig_0_6z[8:5] % { 1'h1, celloutsig_0_8z[8:6] };
  assign celloutsig_1_14z = { celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_0z } * { celloutsig_1_4z[3:1], celloutsig_1_12z };
  assign celloutsig_0_2z = { in_data[75:74], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z } * in_data[28:23];
  assign celloutsig_0_0z = in_data[75:46] != in_data[83:54];
  assign celloutsig_0_42z = - { celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_1_9z = { celloutsig_1_5z[21:18], celloutsig_1_4z } >> in_data[177:170];
  assign celloutsig_1_1z = { in_data[173:164], celloutsig_1_0z } <<< { in_data[175:170], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[189:186] <<< in_data[123:120];
  assign celloutsig_0_14z = { _03_[17:7], celloutsig_0_13z, celloutsig_0_4z } >>> { _03_[35:21], celloutsig_0_13z, celloutsig_0_13z };
  assign _01_[10:0] = { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z };
  assign _02_[18:15] = _01_[14:11];
  assign _03_[36] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_67z, celloutsig_0_68z };
endmodule
