<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="TestLVDSClock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TestLVDSTop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TestLVDSTop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TestLVDSTop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TestLVDSTop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TestLVDSTop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TestLVDSTop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TestLVDSTop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TestLVDSTop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="TestLVDSTop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="TestLVDSTop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestLVDSTop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="TestLVDSTop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TestLVDSTop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TestLVDSTop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="TestLVDSTop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="TestLVDSTop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="TestLVDSTop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="TestLVDSTop.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="TestLVDSTop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TestLVDSTop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TestLVDSTop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="TestLVDSTop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TestLVDSTop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="TestLVDSTop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="TestLVDSTop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="TestLVDSTop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestLVDSTop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestLVDSTop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TestLVDSTop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="TestLVDSTop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestLVDSTop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TestLVDSTop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TestLVDSTop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="TestLVDSTop_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TestLVDSTop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="testlvdstop.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="testlvdstop.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="testlvdstop.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1581946246" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1581946246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581946246" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3203604950877231216" xil_pn:start_ts="1581946246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581946246" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="471736039377138018" xil_pn:start_ts="1581946246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581946246" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1581946246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581946246" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4202979866161571356" xil_pn:start_ts="1581946246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581946246" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5918749233543108025" xil_pn:start_ts="1581946246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581946246" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4739305118559602452" xil_pn:start_ts="1581946246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581946297" xil_pn:in_ck="-201022183191234009" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="7513338458096658947" xil_pn:start_ts="1581946246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestLVDSTop.lso"/>
      <outfile xil_pn:name="TestLVDSTop.ngc"/>
      <outfile xil_pn:name="TestLVDSTop.ngr"/>
      <outfile xil_pn:name="TestLVDSTop.prj"/>
      <outfile xil_pn:name="TestLVDSTop.stx"/>
      <outfile xil_pn:name="TestLVDSTop.syr"/>
      <outfile xil_pn:name="TestLVDSTop.xst"/>
      <outfile xil_pn:name="TestLVDSTop_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1581946889" xil_pn:in_ck="323307780272647224" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5853696281214017490" xil_pn:start_ts="1581946889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1581946909" xil_pn:in_ck="-5184099882462164758" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="708893586667734942" xil_pn:start_ts="1581946889">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestLVDSTop.bld"/>
      <outfile xil_pn:name="TestLVDSTop.ngd"/>
      <outfile xil_pn:name="TestLVDSTop_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1581947016" xil_pn:in_ck="289903500625178315" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1338921019011734843" xil_pn:start_ts="1581946909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestLVDSTop.pcf"/>
      <outfile xil_pn:name="TestLVDSTop_map.map"/>
      <outfile xil_pn:name="TestLVDSTop_map.mrp"/>
      <outfile xil_pn:name="TestLVDSTop_map.ncd"/>
      <outfile xil_pn:name="TestLVDSTop_map.ngm"/>
      <outfile xil_pn:name="TestLVDSTop_map.xrpt"/>
      <outfile xil_pn:name="TestLVDSTop_summary.xml"/>
      <outfile xil_pn:name="TestLVDSTop_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1581947125" xil_pn:in_ck="4146614587531620548" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="3262386156837591162" xil_pn:start_ts="1581947016">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestLVDSTop.ncd"/>
      <outfile xil_pn:name="TestLVDSTop.pad"/>
      <outfile xil_pn:name="TestLVDSTop.par"/>
      <outfile xil_pn:name="TestLVDSTop.ptwx"/>
      <outfile xil_pn:name="TestLVDSTop.unroutes"/>
      <outfile xil_pn:name="TestLVDSTop.xpi"/>
      <outfile xil_pn:name="TestLVDSTop_pad.csv"/>
      <outfile xil_pn:name="TestLVDSTop_pad.txt"/>
      <outfile xil_pn:name="TestLVDSTop_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1581947272" xil_pn:in_ck="323307780272639599" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1581947125">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestLVDSTop.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="testlvdstop.bgn"/>
      <outfile xil_pn:name="testlvdstop.bit"/>
      <outfile xil_pn:name="testlvdstop.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1581947125" xil_pn:in_ck="-2855524192231594297" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1581947087">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TestLVDSTop.twr"/>
      <outfile xil_pn:name="TestLVDSTop.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
