$date
	Tue Oct 27 09:55:09 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module simple_memory_using_1d_array_tb $end
$var wire 8 ! RDATA [7:0] $end
$var reg 4 " ADDR [3:0] $end
$var reg 1 # CLK $end
$var reg 8 $ WDATA [7:0] $end
$var reg 1 % WRITE $end
$var integer 32 & i [31:0] $end
$scope module uut $end
$var wire 4 ' addr [3:0] $end
$var wire 1 # clk $end
$var wire 8 ( rdata [7:0] $end
$var wire 8 ) wdata [7:0] $end
$var wire 1 % write $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
bx (
b0 '
bx &
0%
b0 $
0#
b0 "
bx !
$end
#10
1#
#15
b0 &
1%
#20
0#
#30
b0 !
b0 (
1#
#35
bx !
bx (
b1 "
b1 '
b1 &
#40
0#
#50
b0 !
b0 (
1#
#55
bx !
bx (
b10 "
b10 '
b10 &
#60
0#
#70
b0 !
b0 (
1#
#75
bx !
bx (
b11 "
b11 '
b11 &
#80
0#
#90
b0 !
b0 (
1#
#95
bx !
bx (
b100 "
b100 '
b100 &
#100
0#
#110
b0 !
b0 (
1#
#115
bx !
bx (
b101 "
b101 '
b101 &
#120
0#
#130
b0 !
b0 (
1#
#135
bx !
bx (
b110 "
b110 '
b110 &
#140
0#
#150
b0 !
b0 (
1#
#155
bx !
bx (
b111 "
b111 '
b111 &
#160
0#
#170
b0 !
b0 (
1#
#175
bx !
bx (
b1000 "
b1000 '
b1000 &
#180
0#
#190
b0 !
b0 (
1#
#195
bx !
bx (
b1001 "
b1001 '
b1001 &
#200
0#
#210
b0 !
b0 (
1#
#215
bx !
bx (
b1010 "
b1010 '
b1010 &
#220
0#
#230
b0 !
b0 (
1#
#235
bx !
bx (
b1011 "
b1011 '
b1011 &
#240
0#
#250
b0 !
b0 (
1#
#255
bx !
bx (
b1100 "
b1100 '
b1100 &
#260
0#
#270
b0 !
b0 (
1#
#275
bx !
bx (
b1101 "
b1101 '
b1101 &
#280
0#
#290
b0 !
b0 (
1#
#295
bx !
bx (
b1110 "
b1110 '
b1110 &
#300
0#
#310
b0 !
b0 (
1#
#315
bx !
bx (
b1111 "
b1111 '
b1111 &
#320
0#
#330
b0 !
b0 (
1#
#335
0%
b10000 &
#340
0#
#350
1#
#360
0#
#370
1#
#375
b100 "
b100 '
#380
0#
#390
1#
#395
b11 "
b11 '
b100010 $
b100010 )
1%
#400
0#
#410
b100010 !
b100010 (
1#
#415
b0 !
b0 (
b111 "
b111 '
b110011 $
b110011 )
#420
0#
#430
b110011 !
b110011 (
1#
#435
b0 !
b0 (
b10 "
b10 '
0%
#440
0#
#450
1#
#455
b100010 !
b100010 (
b11 "
b11 '
#460
0#
#470
1#
#475
b110011 !
b110011 (
b111 "
b111 '
#480
0#
#490
1#
#495
