Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Sat Sep  1 19:55:52 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-423443765.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: info_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.418        0.000                      0                11608        0.035        0.000                      0                11606        0.264        0.000                       0                  3704  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk100           {0.000 5.000}        10.000          100.000         
  pll_clk200     {0.000 2.500}        5.000           200.000         
  pll_fb         {0.000 5.000}        10.000          100.000         
  pll_sys        {0.000 5.000}        10.000          100.000         
  pll_sys4x      {0.000 1.250}        2.500           400.000         
  pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
sys_clk          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                             3.000        0.000                       0                     1  
  pll_clk200           2.425        0.000                      0                   13        0.207        0.000                      0                   13        0.264        0.000                       0                    10  
  pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
sys_clk                0.418        0.000                      0                11593        0.035        0.000                      0                11593        3.750        0.000                       0                  3608  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
              pll_clk200          3.713        0.000                      0                    1                                                                        
              sys_clk             2.406        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk200
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.718ns (30.983%)  route 1.599ns (69.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.831    reset_counter[1]
    SLICE_X161Y174       LUT4 (Prop_lut4_I0_O)        0.299     8.130 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.702     8.832    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.718ns (30.983%)  route 1.599ns (69.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.831    reset_counter[1]
    SLICE_X161Y174       LUT4 (Prop_lut4_I0_O)        0.299     8.130 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.702     8.832    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.718ns (30.983%)  route 1.599ns (69.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.831    reset_counter[1]
    SLICE_X161Y174       LUT4 (Prop_lut4_I0_O)        0.299     8.130 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.702     8.832    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.718ns (30.983%)  route 1.599ns (69.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.419     6.934 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.897     7.831    reset_counter[1]
    SLICE_X161Y174       LUT4 (Prop_lut4_I0_O)        0.299     8.130 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.702     8.832    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_CE)      -0.205    11.257    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                          -8.832    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.580ns (30.471%)  route 1.323ns (69.529%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.456     6.971 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.323     8.294    reset_counter[0]
    SLICE_X161Y174       LUT1 (Prop_lut1_I0_O)        0.124     8.418 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     8.418    reset_counter0[0]
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_D)        0.029    11.491    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         11.491    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.606ns (31.408%)  route 1.323ns (68.592%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.515ns
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.800     6.515    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.456     6.971 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           1.323     8.294    reset_counter[0]
    SLICE_X161Y174       LUT2 (Prop_lut2_I0_O)        0.150     8.444 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.444    reset_counter[1]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.351    11.515    
                         clock uncertainty           -0.053    11.462    
    SLICE_X161Y174       FDSE (Setup_fdse_C_D)        0.075    11.537    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.537    
                         arrival time                          -8.444    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.693%)  route 0.484ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE (Prop_fdpe_C_Q)         0.478     6.995 r  FDPE_3/Q
                         net (fo=5, routed)           0.484     7.479    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y174       FDSE (Setup_fdse_C_S)       -0.600    10.840    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.693%)  route 0.484ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE (Prop_fdpe_C_Q)         0.478     6.995 r  FDPE_3/Q
                         net (fo=5, routed)           0.484     7.479    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y174       FDSE (Setup_fdse_C_S)       -0.600    10.840    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.693%)  route 0.484ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE (Prop_fdpe_C_Q)         0.478     6.995 r  FDPE_3/Q
                         net (fo=5, routed)           0.484     7.479    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y174       FDSE (Setup_fdse_C_S)       -0.600    10.840    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (pll_clk200 rise@5.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.478ns (49.693%)  route 0.484ns (50.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.163ns = ( 11.163 - 5.000 ) 
    Source Clock Delay      (SCD):    6.517ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.253     2.728    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.816 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.802     4.619    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     4.715 r  BUFG_3/O
                         net (fo=8, routed)           1.802     6.517    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE (Prop_fdpe_C_Q)         0.478     6.995 r  FDPE_3/Q
                         net (fo=5, routed)           0.484     7.479    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405     6.405 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.181     7.586    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.669 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.718     9.387    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.478 r  BUFG_3/O
                         net (fo=8, routed)           1.686    11.163    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism              0.329    11.493    
                         clock uncertainty           -0.053    11.440    
    SLICE_X161Y174       FDSE (Setup_fdse_C_S)       -0.600    10.840    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.840    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  3.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.678%)  route 0.154ns (45.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.154     2.233    reset_counter[2]
    SLICE_X162Y174       LUT6 (Prop_lut6_I2_O)        0.045     2.278 r  ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.278    ic_reset_i_1_n_0
    SLICE_X162Y174       FDRE                                         r  ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X162Y174       FDRE                                         r  ic_reset_reg/C
                         clock pessimism             -0.540     1.951    
    SLICE_X162Y174       FDRE (Hold_fdre_C_D)         0.120     2.071    ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.184ns (50.222%)  route 0.182ns (49.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.261    reset_counter[0]
    SLICE_X161Y174       LUT4 (Prop_lut4_I1_O)        0.043     2.304 r  reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.304    reset_counter[3]_i_2_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 r  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.182     2.261    reset_counter[0]
    SLICE_X161Y174       LUT3 (Prop_lut3_I1_O)        0.045     2.306 r  reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.306    reset_counter[2]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_D)         0.092     2.030    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.409%)  route 0.171ns (53.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE (Prop_fdpe_C_Q)         0.148     2.087 r  FDPE_3/Q
                         net (fo=5, routed)           0.171     2.258    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDSE (Hold_fdse_C_S)        -0.071     1.880    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.409%)  route 0.171ns (53.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE (Prop_fdpe_C_Q)         0.148     2.087 r  FDPE_3/Q
                         net (fo=5, routed)           0.171     2.258    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDSE (Hold_fdse_C_S)        -0.071     1.880    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.409%)  route 0.171ns (53.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE (Prop_fdpe_C_Q)         0.148     2.087 r  FDPE_3/Q
                         net (fo=5, routed)           0.171     2.258    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[2]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDSE (Hold_fdse_C_S)        -0.071     1.880    reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.409%)  route 0.171ns (53.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.939ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     1.939    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE (Prop_fdpe_C_Q)         0.148     2.087 r  FDPE_3/Q
                         net (fo=5, routed)           0.171     2.258    clk200_rst
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
                         clock pessimism             -0.540     1.951    
    SLICE_X161Y174       FDSE (Hold_fdse_C_S)        -0.071     1.880    reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.226ns (41.291%)  route 0.321ns (58.709%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.128     2.066 r  reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.321     2.387    reset_counter[1]
    SLICE_X161Y174       LUT2 (Prop_lut2_I1_O)        0.098     2.485 r  reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.485    reset_counter[1]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_D)         0.107     2.045    reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.485    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.654%)  route 0.568ns (75.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.141     2.079 f  reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.568     2.647    reset_counter[0]
    SLICE_X161Y174       LUT1 (Prop_lut1_I0_O)        0.045     2.692 r  reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.692    reset_counter0[0]
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_D)         0.091     2.029    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pll_clk200 rise@0.000ns - pll_clk200 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.226ns (35.930%)  route 0.403ns (64.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.305 r  BUFG_3/O
                         net (fo=8, routed)           0.633     1.938    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y174       FDSE (Prop_fdse_C_Q)         0.128     2.066 r  reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.116     2.182    reset_counter[3]
    SLICE_X161Y174       LUT4 (Prop_lut4_I3_O)        0.098     2.280 r  reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.287     2.567    reset_counter[3]_i_1_n_0
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.912    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.965 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.595     1.560    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.589 r  BUFG_3/O
                         net (fo=8, routed)           0.902     2.491    clk200_clk
    SLICE_X161Y174       FDSE                                         r  reset_counter_reg[0]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X161Y174       FDSE (Hold_fdse_C_CE)       -0.039     1.899    reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  0.668    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X162Y173   FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X161Y174   reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X162Y174   ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   FDPE_3/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X162Y174   ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X162Y173   FDPE_3/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X161Y174   reset_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  pll_fb
  To Clock:  pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys
  To Clock:  pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x
  To Clock:  pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y183   ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y176   ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y188   ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y191   ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y196   ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  pll_sys4x_dqs
  To Clock:  pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y182   OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y194   OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.277ns  (logic 3.716ns (40.058%)  route 5.561ns (59.942%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 11.613 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.898    11.012    lm32_cpu_n_75
    SLICE_X145Y178       FDRE                                         r  bridge_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.613    11.613    sys_clk
    SLICE_X145Y178       FDRE                                         r  bridge_data_reg[15]/C
                         clock pessimism              0.078    11.691    
                         clock uncertainty           -0.057    11.634    
    SLICE_X145Y178       FDRE (Setup_fdre_C_CE)      -0.205    11.429    bridge_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.429    
                         arrival time                         -11.012    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 3.716ns (39.958%)  route 5.584ns (60.042%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.614 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.921    11.035    lm32_cpu_n_75
    SLICE_X144Y179       FDRE                                         r  bridge_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.614    11.614    sys_clk
    SLICE_X144Y179       FDRE                                         r  bridge_data_reg[20]/C
                         clock pessimism              0.078    11.692    
                         clock uncertainty           -0.057    11.635    
    SLICE_X144Y179       FDRE (Setup_fdre_C_CE)      -0.169    11.466    bridge_data_reg[20]
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.300ns  (logic 3.716ns (39.958%)  route 5.584ns (60.042%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.614ns = ( 11.614 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.921    11.035    lm32_cpu_n_75
    SLICE_X144Y179       FDRE                                         r  bridge_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.614    11.614    sys_clk
    SLICE_X144Y179       FDRE                                         r  bridge_data_reg[28]/C
                         clock pessimism              0.078    11.692    
                         clock uncertainty           -0.057    11.635    
    SLICE_X144Y179       FDRE (Setup_fdre_C_CE)      -0.169    11.466    bridge_data_reg[28]
  -------------------------------------------------------------------
                         required time                         11.466    
                         arrival time                         -11.035    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 3.716ns (40.235%)  route 5.520ns (59.765%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.858    10.971    lm32_cpu_n_75
    SLICE_X144Y176       FDRE                                         r  bridge_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.610    11.610    sys_clk
    SLICE_X144Y176       FDRE                                         r  bridge_data_reg[14]/C
                         clock pessimism              0.078    11.688    
                         clock uncertainty           -0.057    11.631    
    SLICE_X144Y176       FDRE (Setup_fdre_C_CE)      -0.169    11.462    bridge_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 3.716ns (40.235%)  route 5.520ns (59.765%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.858    10.971    lm32_cpu_n_75
    SLICE_X144Y176       FDRE                                         r  bridge_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.610    11.610    sys_clk
    SLICE_X144Y176       FDRE                                         r  bridge_data_reg[22]/C
                         clock pessimism              0.078    11.688    
                         clock uncertainty           -0.057    11.631    
    SLICE_X144Y176       FDRE (Setup_fdre_C_CE)      -0.169    11.462    bridge_data_reg[22]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                         -10.971    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.503ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.227ns  (logic 3.716ns (40.273%)  route 5.511ns (59.727%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.613ns = ( 11.613 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.849    10.962    lm32_cpu_n_75
    SLICE_X144Y178       FDRE                                         r  bridge_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.613    11.613    sys_clk
    SLICE_X144Y178       FDRE                                         r  bridge_data_reg[12]/C
                         clock pessimism              0.078    11.691    
                         clock uncertainty           -0.057    11.634    
    SLICE_X144Y178       FDRE (Setup_fdre_C_CE)      -0.169    11.465    bridge_data_reg[12]
  -------------------------------------------------------------------
                         required time                         11.465    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 3.716ns (40.509%)  route 5.457ns (59.491%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.611ns = ( 11.611 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.795    10.908    lm32_cpu_n_75
    SLICE_X147Y177       FDRE                                         r  bridge_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.611    11.611    sys_clk
    SLICE_X147Y177       FDRE                                         r  bridge_data_reg[13]/C
                         clock pessimism              0.078    11.689    
                         clock uncertainty           -0.057    11.632    
    SLICE_X147Y177       FDRE (Setup_fdre_C_CE)      -0.205    11.427    bridge_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.427    
                         arrival time                         -10.908    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 3.716ns (40.378%)  route 5.487ns (59.622%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.612 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.825    10.938    lm32_cpu_n_75
    SLICE_X148Y177       FDRE                                         r  bridge_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.612    11.612    sys_clk
    SLICE_X148Y177       FDRE                                         r  bridge_data_reg[11]/C
                         clock pessimism              0.078    11.690    
                         clock uncertainty           -0.057    11.633    
    SLICE_X148Y177       FDRE (Setup_fdre_C_CE)      -0.169    11.464    bridge_data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 3.716ns (40.378%)  route 5.487ns (59.622%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.612 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.825    10.938    lm32_cpu_n_75
    SLICE_X148Y177       FDRE                                         r  bridge_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.612    11.612    sys_clk
    SLICE_X148Y177       FDRE                                         r  bridge_data_reg[19]/C
                         clock pessimism              0.078    11.690    
                         clock uncertainty           -0.057    11.633    
    SLICE_X148Y177       FDRE (Setup_fdre_C_CE)      -0.169    11.464    bridge_data_reg[19]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 bridge_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bridge_data_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.203ns  (logic 3.716ns (40.378%)  route 5.487ns (59.622%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.612ns = ( 11.612 - 10.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.735     1.735    sys_clk
    SLICE_X152Y167       FDRE                                         r  bridge_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y167       FDRE (Prop_fdre_C_Q)         0.518     2.253 r  bridge_address_reg[1]/Q
                         net (fo=3, routed)           0.664     2.917    bridge_address[1]
    SLICE_X153Y166       LUT2 (Prop_lut2_I0_O)        0.124     3.041 r  tag_mem_reg_i_42/O
                         net (fo=1, routed)           0.000     3.041    tag_mem_reg_i_42_n_0
    SLICE_X153Y166       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.591 r  tag_mem_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.591    tag_mem_reg_i_33_n_0
    SLICE_X153Y167       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.705 r  tag_mem_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000     3.705    tag_mem_reg_i_32_n_0
    SLICE_X153Y168       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.819 r  tag_mem_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.819    tag_mem_reg_i_31_n_0
    SLICE_X153Y169       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.933 r  tag_mem_reg_i_37/CO[3]
                         net (fo=1, routed)           0.000     3.933    tag_mem_reg_i_37_n_0
    SLICE_X153Y170       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.047 r  tag_mem_reg_i_36/CO[3]
                         net (fo=1, routed)           0.000     4.047    tag_mem_reg_i_36_n_0
    SLICE_X153Y171       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.161 r  tag_mem_reg_i_35/CO[3]
                         net (fo=1, routed)           0.000     4.161    tag_mem_reg_i_35_n_0
    SLICE_X153Y172       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.275 r  tag_mem_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.275    tag_mem_reg_i_34_n_0
    SLICE_X153Y173       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.609 r  tag_mem_reg_i_40/O[1]
                         net (fo=1, routed)           0.600     5.208    lm32_cpu/load_store_unit/bridge_wishbone_adr[29]
    SLICE_X154Y171       LUT5 (Prop_lut5_I0_O)        0.303     5.511 r  lm32_cpu/load_store_unit/tag_mem_reg_i_27/O
                         net (fo=2, routed)           0.578     6.089    lm32_cpu/load_store_unit/tag_port_dat_w[18]
    SLICE_X152Y171       LUT4 (Prop_lut4_I2_O)        0.124     6.213 r  lm32_cpu/load_store_unit/tag_mem_reg_i_46/O
                         net (fo=1, routed)           0.000     6.213    lm32_cpu/load_store_unit/tag_mem_reg_i_46_n_0
    SLICE_X152Y171       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.593 r  lm32_cpu/load_store_unit/tag_mem_reg_i_38/CO[3]
                         net (fo=6, routed)           1.036     7.629    lm32_cpu/load_store_unit/interface0_wb_sdram_ack0
    SLICE_X151Y174       LUT4 (Prop_lut4_I1_O)        0.119     7.748 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_7/O
                         net (fo=1, routed)           0.521     8.269    lm32_cpu/load_store_unit/icache_refill_data[31]_i_7_n_0
    SLICE_X150Y174       LUT6 (Prop_lut6_I5_O)        0.332     8.601 r  lm32_cpu/load_store_unit/icache_refill_data[31]_i_3/O
                         net (fo=4, routed)           0.723     9.323    lm32_cpu/load_store_unit/icache_refill_data[31]_i_3_n_0
    SLICE_X149Y172       LUT3 (Prop_lut3_I0_O)        0.124     9.447 r  lm32_cpu/load_store_unit/bridge_data[31]_i_3/O
                         net (fo=3, routed)           0.542     9.989    lm32_cpu/load_store_unit/bridge_data[31]_i_3_n_0
    SLICE_X148Y172       LUT6 (Prop_lut6_I5_O)        0.124    10.113 r  lm32_cpu/load_store_unit/bridge_data[31]_i_1/O
                         net (fo=32, routed)          0.825    10.938    lm32_cpu_n_75
    SLICE_X148Y177       FDRE                                         r  bridge_data_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3609, routed)        1.612    11.612    sys_clk
    SLICE_X148Y177       FDRE                                         r  bridge_data_reg[27]/C
                         clock pessimism              0.078    11.690    
                         clock uncertainty           -0.057    11.633    
    SLICE_X148Y177       FDRE (Setup_fdre_C_CE)      -0.169    11.464    bridge_data_reg[27]
  -------------------------------------------------------------------
                         required time                         11.464    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.605     0.605    sys_clk
    SLICE_X143Y176       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.963    storage_reg_0_15_6_7/ADDRD0
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.873     0.873    storage_reg_0_15_6_7/WCLK
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.256     0.618    
    SLICE_X142Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.605     0.605    sys_clk
    SLICE_X143Y176       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.963    storage_reg_0_15_6_7/ADDRD0
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.873     0.873    storage_reg_0_15_6_7/WCLK
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.256     0.618    
    SLICE_X142Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.605     0.605    sys_clk
    SLICE_X143Y176       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.963    storage_reg_0_15_6_7/ADDRD0
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.873     0.873    storage_reg_0_15_6_7/WCLK
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.256     0.618    
    SLICE_X142Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.605     0.605    sys_clk
    SLICE_X143Y176       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.963    storage_reg_0_15_6_7/ADDRD0
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.873     0.873    storage_reg_0_15_6_7/WCLK
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.256     0.618    
    SLICE_X142Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.605     0.605    sys_clk
    SLICE_X143Y176       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.963    storage_reg_0_15_6_7/ADDRD0
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.873     0.873    storage_reg_0_15_6_7/WCLK
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.256     0.618    
    SLICE_X142Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.605     0.605    sys_clk
    SLICE_X143Y176       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.963    storage_reg_0_15_6_7/ADDRD0
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.873     0.873    storage_reg_0_15_6_7/WCLK
    SLICE_X142Y176       RAMD32                                       r  storage_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.256     0.618    
    SLICE_X142Y176       RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.928    storage_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.605     0.605    sys_clk
    SLICE_X143Y176       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.963    storage_reg_0_15_6_7/ADDRD0
    SLICE_X142Y176       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.873     0.873    storage_reg_0_15_6_7/WCLK
    SLICE_X142Y176       RAMS32                                       r  storage_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.256     0.618    
    SLICE_X142Y176       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.928    storage_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.605     0.605    sys_clk
    SLICE_X143Y176       FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y176       FDRE (Prop_fdre_C_Q)         0.141     0.746 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.963    storage_reg_0_15_6_7/ADDRD0
    SLICE_X142Y176       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.873     0.873    storage_reg_0_15_6_7/WCLK
    SLICE_X142Y176       RAMS32                                       r  storage_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.256     0.618    
    SLICE_X142Y176       RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.928    storage_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 sdram_bandwidth_nwrites_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdram_bandwidth_nwrites_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.197%)  route 0.116ns (22.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.646     0.646    sys_clk
    SLICE_X159Y199       FDRE                                         r  sdram_bandwidth_nwrites_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y199       FDRE (Prop_fdre_C_Q)         0.141     0.787 r  sdram_bandwidth_nwrites_reg[16]/Q
                         net (fo=2, routed)           0.115     0.902    sdram_bandwidth_nwrites_reg[16]
    SLICE_X159Y199       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.099 r  sdram_bandwidth_nwrites_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.099    sdram_bandwidth_nwrites_reg[16]_i_1_n_0
    SLICE_X159Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.153 r  sdram_bandwidth_nwrites_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.153    sdram_bandwidth_nwrites_reg[20]_i_1_n_7
    SLICE_X159Y200       FDRE                                         r  sdram_bandwidth_nwrites_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        1.014     1.014    sys_clk
    SLICE_X159Y200       FDRE                                         r  sdram_bandwidth_nwrites_reg[20]/C
                         clock pessimism             -0.005     1.009    
    SLICE_X159Y200       FDRE (Hold_fdre_C_D)         0.105     1.114    sdram_bandwidth_nwrites_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.971%)  route 0.257ns (61.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.607ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.607     0.607    lm32_cpu/instruction_unit/out
    SLICE_X142Y171       FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y171       FDRE (Prop_fdre_C_Q)         0.164     0.771 r  lm32_cpu/instruction_unit/icache_refill_data_reg[12]/Q
                         net (fo=1, routed)           0.257     1.028    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][12]
    RAMB36_X7Y33         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3609, routed)        0.921     0.921    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X7Y33         RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.687    
    RAMB36_X7Y33         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296     0.983    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0       XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y66     lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X6Y67     lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y37    mem_1_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y30    memadr_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X7Y31    memadr_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y34    memadr_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y37    memadr_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y33    memadr_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X6Y36    memadr_reg_5/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y163  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y163  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y163  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y163  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y163  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y163  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y163  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y163  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y170  lm32_cpu/registers_reg_r1_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X124Y172  lm32_cpu/registers_reg_r1_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X128Y172  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X128Y172  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.713ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.713ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y173       FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X162Y173       FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R4                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     2.243 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.440     2.683    clk100_IBUF
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.733 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     3.279    pll_clk200
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.305 r  BUFG_3/O
                         net (fo=8, routed)           0.634     3.939    clk200_clk
    SLICE_X162Y173       FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.939    
                         clock uncertainty           -0.125     3.814    
    SLICE_X162Y173       FDPE (Setup_fdpe_C_D)       -0.035     3.779    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.779    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.713    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.406ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.406ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.636ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y171       FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X162Y171       FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y0        BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3609, routed)        0.636     2.636    sys_clk
    SLICE_X162Y171       FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.636    
                         clock uncertainty           -0.129     2.506    
    SLICE_X162Y171       FDPE (Setup_fdpe_C_D)       -0.035     2.471    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.471    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.406    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
Reference | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal   |
Clock     | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock      |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+
clk100    | cpu_reset        | FDPE           | -        |    -0.508 (r) | FAST    |     3.779 (r) | SLOW    | pll_clk200 |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.263 (r) | FAST    |     5.177 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.191 (f) | FAST    |     5.177 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.268 (r) | FAST    |     5.177 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.196 (f) | FAST    |     5.177 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.274 (r) | FAST    |     5.185 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.202 (f) | FAST    |     5.185 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.247 (r) | FAST    |     5.162 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.175 (f) | FAST    |     5.162 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.245 (r) | FAST    |     5.160 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.173 (f) | FAST    |     5.160 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.267 (r) | FAST    |     5.177 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.195 (f) | FAST    |     5.177 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.262 (r) | FAST    |     5.176 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.190 (f) | FAST    |     5.176 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.277 (r) | FAST    |     5.187 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.205 (f) | FAST    |     5.187 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.259 (r) | FAST    |     5.176 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (f) | FAST    |     5.176 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.248 (r) | FAST    |     5.165 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.176 (f) | FAST    |     5.165 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.271 (r) | FAST    |     5.188 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.199 (f) | FAST    |     5.188 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.169 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.169 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.256 (r) | FAST    |     5.173 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.184 (f) | FAST    |     5.173 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.241 (r) | FAST    |     5.159 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.169 (f) | FAST    |     5.159 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.258 (r) | FAST    |     5.176 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.186 (f) | FAST    |     5.176 (f) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.251 (r) | FAST    |     5.168 (r) | SLOW    | pll_sys4x  |
clk100    | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.179 (f) | FAST    |     5.168 (f) | SLOW    | pll_sys4x  |
sys_clk   | cpu_reset        | FDPE           | -        |     1.620 (r) | SLOW    |    -0.043 (r) | FAST    |            |
sys_clk   | serial_rx        | FDRE           | -        |     6.428 (r) | SLOW    |    -2.386 (r) | FAST    |            |
sys_clk   | spiflash_1x_miso | FDRE           | -        |     6.190 (r) | SLOW    |    -2.132 (r) | FAST    |            |
sys_clk   | user_sw0         | FDRE           | -        |    11.293 (r) | SLOW    |    -2.554 (r) | FAST    |            |
----------+------------------+----------------+----------+---------------+---------+---------------+---------+------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal      |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock         |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+
clk100    | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.627 (r) | SLOW    |      2.538 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.647 (r) | SLOW    |      2.553 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.639 (r) | SLOW    |      2.550 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.549 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.611 (r) | SLOW    |      2.518 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.557 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.651 (r) | SLOW    |      2.559 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.636 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.649 (r) | SLOW    |      2.556 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.657 (r) | SLOW    |      2.565 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.614 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.637 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.661 (r) | SLOW    |      2.569 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.644 (r) | SLOW    |      2.551 (r) | FAST    | pll_sys4x     |
clk100    | ddram_a[14]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.542 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.618 (r) | SLOW    |      2.532 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.607 (r) | SLOW    |      2.517 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.622 (r) | SLOW    |      2.531 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.612 (r) | SLOW    |      2.526 (r) | FAST    | pll_sys4x     |
clk100    | ddram_cke        | OSERDESE2 (IO) | -     |      8.609 (r) | SLOW    |      2.519 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.793 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.795 (r) | SLOW    |      2.547 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.613 (r) | SLOW    |      2.528 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.635 (r) | SLOW    |      2.543 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.221 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.560 (r) | SLOW    |      2.206 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.203 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.237 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.571 (r) | SLOW    |      2.239 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.562 (r) | SLOW    |      2.209 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.570 (r) | SLOW    |      2.222 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.563 (r) | SLOW    |      2.201 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.228 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.242 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.574 (r) | SLOW    |      2.216 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.236 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.576 (r) | SLOW    |      2.233 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.250 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.575 (r) | SLOW    |      2.229 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.577 (r) | SLOW    |      2.241 (r) | FAST    | pll_sys4x     |
clk100    | ddram_odt        | OSERDESE2 (IO) | -     |      8.608 (r) | SLOW    |      2.523 (r) | FAST    | pll_sys4x     |
clk100    | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.605 (r) | SLOW    |      2.520 (r) | FAST    | pll_sys4x     |
clk100    | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.632 (r) | SLOW    |      2.540 (r) | FAST    | pll_sys4x     |
clk100    | ddram_we_n       | OSERDESE2 (IO) | -     |      8.630 (r) | SLOW    |      2.544 (r) | FAST    | pll_sys4x     |
clk100    | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |     10.192 (r) | SLOW    |      2.824 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |     10.199 (r) | SLOW    |      2.829 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |     10.193 (r) | SLOW    |      2.826 (r) | FAST    | pll_sys4x_dqs |
clk100    | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |     10.200 (r) | SLOW    |      2.827 (r) | FAST    | pll_sys4x_dqs |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.125 (r) | SLOW    |      1.783 (r) | FAST    |               |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      7.129 (r) | SLOW    |      1.736 (r) | FAST    |               |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      6.672 (r) | SLOW    |      1.569 (r) | FAST    |               |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      7.278 (r) | SLOW    |      1.868 (r) | FAST    |               |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      7.428 (r) | SLOW    |      1.935 (r) | FAST    |               |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      6.836 (r) | SLOW    |      1.635 (r) | FAST    |               |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      7.275 (r) | SLOW    |      1.849 (r) | FAST    |               |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      6.822 (r) | SLOW    |      1.631 (r) | FAST    |               |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.420 (r) | SLOW    |      1.917 (r) | FAST    |               |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      8.190 (r) | SLOW    |      2.281 (r) | FAST    |               |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.580 (r) | SLOW    |      1.980 (r) | FAST    |               |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.885 (r) | SLOW    |      2.137 (r) | FAST    |               |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      8.340 (r) | SLOW    |      2.338 (r) | FAST    |               |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      8.097 (r) | SLOW    |      2.246 (r) | FAST    |               |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.897 (r) | SLOW    |      2.145 (r) | FAST    |               |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      8.099 (r) | SLOW    |      2.240 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      6.370 (r) | SLOW    |      1.430 (r) | FAST    |               |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      8.197 (r) | SLOW    |      2.251 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      6.371 (r) | SLOW    |      1.432 (r) | FAST    |               |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      8.198 (r) | SLOW    |      2.248 (r) | FAST    |               |
sys_clk   | oled_dc          | FDRE           | -     |     12.814 (r) | SLOW    |      4.852 (r) | FAST    |               |
sys_clk   | oled_res         | FDRE           | -     |     10.833 (r) | SLOW    |      3.727 (r) | FAST    |               |
sys_clk   | oled_sclk        | FDRE           | -     |     12.655 (r) | SLOW    |      4.773 (r) | FAST    |               |
sys_clk   | oled_sdin        | FDRE           | -     |     11.063 (r) | SLOW    |      3.801 (r) | FAST    |               |
sys_clk   | oled_vbat        | FDRE           | -     |     12.668 (r) | SLOW    |      4.794 (r) | FAST    |               |
sys_clk   | oled_vdd         | FDRE           | -     |     11.165 (r) | SLOW    |      3.926 (r) | FAST    |               |
sys_clk   | serial_tx        | FDSE           | -     |     11.418 (r) | SLOW    |      3.923 (r) | FAST    |               |
sys_clk   | spiflash_1x_cs_n | FDRE           | -     |     14.025 (r) | SLOW    |      5.198 (r) | FAST    |               |
sys_clk   | spiflash_1x_mosi | FDRE           | -     |     11.995 (r) | SLOW    |      3.932 (r) | FAST    |               |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+---------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100  | clk100      |         2.575 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.582 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 4.018 ns
Ideal Clock Offset to Actual Clock: 3.178 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.263 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.191 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.268 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.196 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.274 (r) | FAST    |   5.185 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.202 (f) | FAST    |   5.185 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.247 (r) | FAST    |   5.162 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.175 (f) | FAST    |   5.162 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.245 (r) | FAST    |   5.160 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.173 (f) | FAST    |   5.160 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.267 (r) | FAST    |   5.177 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.195 (f) | FAST    |   5.177 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.262 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.190 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.277 (r) | FAST    |   5.187 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.205 (f) | FAST    |   5.187 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.259 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.187 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.248 (r) | FAST    |   5.165 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.176 (f) | FAST    |   5.165 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.271 (r) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.199 (f) | FAST    |   5.188 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.251 (r) | FAST    |   5.169 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.179 (f) | FAST    |   5.169 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.256 (r) | FAST    |   5.173 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.184 (f) | FAST    |   5.173 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.241 (r) | FAST    |   5.159 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.169 (f) | FAST    |   5.159 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.258 (r) | FAST    |   5.176 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.186 (f) | FAST    |   5.176 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.251 (r) | FAST    |   5.168 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.179 (f) | FAST    |   5.168 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.169 (f) | FAST    |   5.188 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.051 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.627 (r) | SLOW    |   2.538 (r) | FAST    |    0.019 |
ddram_a[1]         |   8.647 (r) | SLOW    |   2.553 (r) | FAST    |    0.036 |
ddram_a[2]         |   8.639 (r) | SLOW    |   2.550 (r) | FAST    |    0.032 |
ddram_a[3]         |   8.635 (r) | SLOW    |   2.549 (r) | FAST    |    0.030 |
ddram_a[4]         |   8.611 (r) | SLOW    |   2.518 (r) | FAST    |    0.000 |
ddram_a[5]         |   8.649 (r) | SLOW    |   2.557 (r) | FAST    |    0.039 |
ddram_a[6]         |   8.651 (r) | SLOW    |   2.559 (r) | FAST    |    0.041 |
ddram_a[7]         |   8.636 (r) | SLOW    |   2.543 (r) | FAST    |    0.025 |
ddram_a[8]         |   8.649 (r) | SLOW    |   2.556 (r) | FAST    |    0.038 |
ddram_a[9]         |   8.657 (r) | SLOW    |   2.565 (r) | FAST    |    0.047 |
ddram_a[10]        |   8.614 (r) | SLOW    |   2.523 (r) | FAST    |    0.005 |
ddram_a[11]        |   8.637 (r) | SLOW    |   2.544 (r) | FAST    |    0.026 |
ddram_a[12]        |   8.661 (r) | SLOW    |   2.569 (r) | FAST    |    0.051 |
ddram_a[13]        |   8.644 (r) | SLOW    |   2.551 (r) | FAST    |    0.033 |
ddram_a[14]        |   8.635 (r) | SLOW    |   2.542 (r) | FAST    |    0.024 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.661 (r) | SLOW    |   2.518 (r) | FAST    |    0.051 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.015 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.618 (r) | SLOW    |   2.532 (r) | FAST    |    0.015 |
ddram_ba[1]        |   8.607 (r) | SLOW    |   2.517 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.622 (r) | SLOW    |   2.531 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.622 (r) | SLOW    |   2.517 (r) | FAST    |    0.015 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.022 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.613 (r) | SLOW    |   2.528 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.635 (r) | SLOW    |   2.543 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.635 (r) | SLOW    |   2.528 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.049 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.570 (r) | SLOW    |   2.221 (r) | FAST    |    0.020 |
ddram_dq[1]        |   9.560 (r) | SLOW    |   2.206 (r) | FAST    |    0.005 |
ddram_dq[2]        |   9.563 (r) | SLOW    |   2.203 (r) | FAST    |    0.003 |
ddram_dq[3]        |   9.571 (r) | SLOW    |   2.237 (r) | FAST    |    0.035 |
ddram_dq[4]        |   9.571 (r) | SLOW    |   2.239 (r) | FAST    |    0.037 |
ddram_dq[5]        |   9.562 (r) | SLOW    |   2.209 (r) | FAST    |    0.008 |
ddram_dq[6]        |   9.570 (r) | SLOW    |   2.222 (r) | FAST    |    0.020 |
ddram_dq[7]        |   9.563 (r) | SLOW    |   2.201 (r) | FAST    |    0.003 |
ddram_dq[8]        |   9.574 (r) | SLOW    |   2.228 (r) | FAST    |    0.027 |
ddram_dq[9]        |   9.576 (r) | SLOW    |   2.242 (r) | FAST    |    0.041 |
ddram_dq[10]       |   9.574 (r) | SLOW    |   2.216 (r) | FAST    |    0.015 |
ddram_dq[11]       |   9.575 (r) | SLOW    |   2.236 (r) | FAST    |    0.035 |
ddram_dq[12]       |   9.576 (r) | SLOW    |   2.233 (r) | FAST    |    0.032 |
ddram_dq[13]       |   9.577 (r) | SLOW    |   2.250 (r) | FAST    |    0.049 |
ddram_dq[14]       |   9.575 (r) | SLOW    |   2.229 (r) | FAST    |    0.028 |
ddram_dq[15]       |   9.577 (r) | SLOW    |   2.241 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.577 (r) | SLOW    |   2.201 (r) | FAST    |    0.049 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.668 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.125 (r) | SLOW    |   1.783 (r) | FAST    |    0.453 |
ddram_dq[1]        |   7.129 (r) | SLOW    |   1.736 (r) | FAST    |    0.457 |
ddram_dq[2]        |   6.672 (r) | SLOW    |   1.569 (r) | FAST    |    0.000 |
ddram_dq[3]        |   7.278 (r) | SLOW    |   1.868 (r) | FAST    |    0.606 |
ddram_dq[4]        |   7.428 (r) | SLOW    |   1.935 (r) | FAST    |    0.756 |
ddram_dq[5]        |   6.836 (r) | SLOW    |   1.635 (r) | FAST    |    0.163 |
ddram_dq[6]        |   7.275 (r) | SLOW    |   1.849 (r) | FAST    |    0.603 |
ddram_dq[7]        |   6.822 (r) | SLOW    |   1.631 (r) | FAST    |    0.150 |
ddram_dq[8]        |   7.420 (r) | SLOW    |   1.917 (r) | FAST    |    0.748 |
ddram_dq[9]        |   8.190 (r) | SLOW    |   2.281 (r) | FAST    |    1.518 |
ddram_dq[10]       |   7.580 (r) | SLOW    |   1.980 (r) | FAST    |    0.908 |
ddram_dq[11]       |   7.885 (r) | SLOW    |   2.137 (r) | FAST    |    1.213 |
ddram_dq[12]       |   8.340 (r) | SLOW    |   2.338 (r) | FAST    |    1.668 |
ddram_dq[13]       |   8.097 (r) | SLOW    |   2.246 (r) | FAST    |    1.425 |
ddram_dq[14]       |   7.897 (r) | SLOW    |   2.145 (r) | FAST    |    1.225 |
ddram_dq[15]       |   8.099 (r) | SLOW    |   2.240 (r) | FAST    |    1.427 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.340 (r) | SLOW    |   1.569 (r) | FAST    |    1.668 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   10.192 (r) | SLOW    |   2.824 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   10.199 (r) | SLOW    |   2.829 (r) | FAST    |    0.007 |
ddram_dqs_p[0]     |   10.193 (r) | SLOW    |   2.826 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   10.200 (r) | SLOW    |   2.827 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   10.200 (r) | SLOW    |   2.824 (r) | FAST    |    0.008 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.828 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.370 (r) | SLOW    |   1.430 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   8.197 (r) | SLOW    |   2.251 (r) | FAST    |    1.827 |
ddram_dqs_p[0]     |   6.371 (r) | SLOW    |   1.432 (r) | FAST    |    0.002 |
ddram_dqs_p[1]     |   8.198 (r) | SLOW    |   2.248 (r) | FAST    |    1.828 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.198 (r) | SLOW    |   1.430 (r) | FAST    |    1.828 |
-------------------+-------------+---------+-------------+---------+----------+




