{
	"cells": [
		{
			"id": 10,
			"tex": " Rate=1/3",
			"content": [
				"Rate=1/3"
			],
			"start_row": 2,
			"end_row": 2,
			"start_col": 1,
			"end_col": 4
		},
		{
			"id": 2,
			"tex": "Appli.",
			"content": [
				"Appli."
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 5,
			"tex": "1",
			"content": [
				"1"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 27,
			"tex": "Simulation time",
			"content": [
				"Simulation",
				"time"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 12,
			"tex": "QAM Modulation",
			"content": [
				"QAM",
				"Modulation"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 19,
			"tex": "TX antenna",
			"content": [
				"TX",
				"antenna"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 7,
			"tex": "3",
			"content": [
				"3"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 0,
			"tex": "Scenario",
			"content": [
				"Scenario"
			],
			"start_row": 0,
			"end_row": 1,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 17,
			"tex": "1024",
			"content": [
				"1024"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 9,
			"tex": " Channel Coding ",
			"content": [
				"Channel",
				"Coding"
			],
			"start_row": 2,
			"end_row": 3,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 11,
			"tex": " Code block size = 1024",
			"content": [
				"Code",
				"block",
				"size",
				"=",
				"1024"
			],
			"start_row": 3,
			"end_row": 3,
			"start_col": 1,
			"end_col": 4
		},
		{
			"id": 28,
			"tex": " Generation of 5 LTE sub-frames",
			"content": [
				"Generation",
				"of",
				"5",
				"LTE",
				"sub-frames"
			],
			"start_row": 10,
			"end_row": 10,
			"start_col": 1,
			"end_col": 4
		},
		{
			"id": 24,
			"tex": " Xilinx Virtex-6 LX240T",
			"content": [
				"Xilinx",
				"Virtex-6",
				"LX240T"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 1,
			"end_col": 4
		},
		{
			"id": 13,
			"tex": "QPSK",
			"content": [
				"QPSK"
			],
			"start_row": 4,
			"end_row": 4,
			"start_col": 1,
			"end_col": 4
		},
		{
			"id": 3,
			"tex": "Appli.",
			"content": [
				"Appli."
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 3,
			"end_col": 3
		},
		{
			"id": 16,
			"tex": "512",
			"content": [
				"512"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 26,
			"tex": " 50 MHz",
			"content": [
				"50",
				"MHz"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 1,
			"end_col": 4
		},
		{
			"id": 4,
			"tex": "Appli.",
			"content": [
				"Appli."
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 4,
			"end_col": 4
		},
		{
			"id": 8,
			"tex": "4",
			"content": [
				"4"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 4,
			"end_col": 4
		},
		{
			"id": 14,
			"tex": "(I)FFT Size",
			"content": [
				"(I)FFT",
				"Size"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 22,
			"tex": "14 bits",
			"content": [
				"14",
				"bits"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 1,
			"end_col": 4
		},
		{
			"id": 1,
			"tex": "Appli.",
			"content": [
				"Appli."
			],
			"start_row": 0,
			"end_row": 0,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 18,
			"tex": "2048",
			"content": [
				"2048"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 4,
			"end_col": 4
		},
		{
			"id": 21,
			"tex": "Data quantization",
			"content": [
				"Data",
				"quantization"
			],
			"start_row": 7,
			"end_row": 7,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 20,
			"tex": "2",
			"content": [
				"2"
			],
			"start_row": 6,
			"end_row": 6,
			"start_col": 1,
			"end_col": 4
		},
		{
			"id": 15,
			"tex": "256",
			"content": [
				"256"
			],
			"start_row": 5,
			"end_row": 5,
			"start_col": 1,
			"end_col": 1
		},
		{
			"id": 6,
			"tex": "2",
			"content": [
				"2"
			],
			"start_row": 1,
			"end_row": 1,
			"start_col": 2,
			"end_col": 2
		},
		{
			"id": 25,
			"tex": "Clock Frequency",
			"content": [
				"Clock",
				"Frequency"
			],
			"start_row": 9,
			"end_row": 9,
			"start_col": 0,
			"end_col": 0
		},
		{
			"id": 23,
			"tex": "FPGA Type",
			"content": [
				"FPGA",
				"Type"
			],
			"start_row": 8,
			"end_row": 8,
			"start_col": 0,
			"end_col": 0
		}
	]
}