Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: keypad.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keypad.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keypad"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : keypad
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Programming\EE2230\Lab6_1\keypad_scan.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <keypad_scan>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_1\FTSD_scan.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <FTSD_scan>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_1\FTSD_decoder.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <FTSD_decoder>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_1\frequency_divider.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <frequency_divider>.
Analyzing Verilog file "D:\Programming\EE2230\Lab6_1\keypad.v" into library work
Parsing verilog file "global.v" included at line 9.
Parsing module <keypad>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <keypad>.

Elaborating module <frequency_divider>.

Elaborating module <keypad_scan>.

Elaborating module <FTSD_decoder>.

Elaborating module <FTSD_scan>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <keypad>.
    Related source file is "D:\Programming\EE2230\Lab6_1\keypad.v".
INFO:Xst:3210 - "D:\Programming\EE2230\Lab6_1\keypad.v" line 33: Output port <clk_cnt> of the instance <freq_div> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <keypad> synthesized.

Synthesizing Unit <frequency_divider>.
    Related source file is "D:\Programming\EE2230\Lab6_1\frequency_divider.v".
    Found 2-bit register for signal <clk_scn>.
    Found 7-bit register for signal <cnt_h>.
    Found 15-bit register for signal <cnt_l>.
    Found 1-bit register for signal <clk_cnt>.
    Found 25-bit adder for signal <cnt_tmp> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <frequency_divider> synthesized.

Synthesizing Unit <keypad_scan>.
    Related source file is "D:\Programming\EE2230\Lab6_1\keypad_scan.v".
    Found 4-bit register for signal <pause_delay>.
    Found 4-bit register for signal <key>.
    Found 2-bit register for signal <sel>.
    Found 1-bit register for signal <keypad_state>.
    Found 1-bit register for signal <pressed>.
    Found 2-bit adder for signal <sel_next> created at line 43.
    Found 4-bit adder for signal <pause_delay[3]_GND_3_o_add_25_OUT> created at line 179.
    Found 4x4-bit Read Only RAM for signal <row_scn>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <keypad_scan> synthesized.

Synthesizing Unit <FTSD_decoder>.
    Related source file is "D:\Programming\EE2230\Lab6_1\FTSD_decoder.v".
    Found 16x15-bit Read Only RAM for signal <ftsd>
    Summary:
	inferred   1 RAM(s).
Unit <FTSD_decoder> synthesized.

Synthesizing Unit <FTSD_scan>.
    Related source file is "D:\Programming\EE2230\Lab6_1\FTSD_scan.v".
    Found 19-bit 4-to-1 multiplexer for signal <display> created at line 26.
    Summary:
	inferred   1 Multiplexer(s).
Unit <FTSD_scan> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port Read Only RAM                   : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 25-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 3
 15-bit register                                       : 1
 2-bit register                                        : 2
 4-bit register                                        : 2
 7-bit register                                        : 1
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 19-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <FTSD_decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ftsd> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 15-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <bcd>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ftsd>          |          |
    -----------------------------------------------------------------------
Unit <FTSD_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <keypad_scan>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_row_scn> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <row_scn>       |          |
    -----------------------------------------------------------------------
Unit <keypad_scan> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x15-bit single-port distributed Read Only RAM       : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 25-bit adder                                          : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Multiplexers                                         : 5
 1-bit 2-to-1 multiplexer                              : 2
 19-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <keypad> ...

Optimizing unit <keypad_scan> ...

Optimizing unit <frequency_divider> ...
WARNING:Xst:2677 - Node <freq_div/clk_cnt> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_6> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_5> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_4> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_3> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_2> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_1> of sequential type is unconnected in block <keypad>.
WARNING:Xst:2677 - Node <freq_div/cnt_h_0> of sequential type is unconnected in block <keypad>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keypad, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 29
 Flip-Flops                                            : 29

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : keypad.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 87
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 16
#      LUT2                        : 10
#      LUT3                        : 1
#      LUT4                        : 11
#      LUT5                        : 1
#      LUT6                        : 10
#      MUXCY                       : 16
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 29
#      FDC                         : 25
#      FDCE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 29
#      IBUF                        : 5
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  18224     0%  
 Number of Slice LUTs:                   52  out of   9112     0%  
    Number used as Logic:                52  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     52
   Number with an unused Flip Flop:      23  out of     52    44%  
   Number with an unused LUT:             0  out of     52     0%  
   Number of fully used LUT-FF pairs:    29  out of     52    55%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          45
 Number of bonded IOBs:                  30  out of    232    12%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
freq_div/clk_scn_1                 | NONE(pad_scn/sel_1)    | 12    |
clk                                | BUFGP                  | 17    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.471ns (Maximum Frequency: 404.760MHz)
   Minimum input arrival time before clock: 3.788ns
   Maximum output required time after clock: 4.941ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'freq_div/clk_scn_1'
  Clock period: 2.471ns (frequency: 404.760MHz)
  Total number of paths / destination ports: 43 / 16
-------------------------------------------------------------------------
Delay:               2.471ns (Levels of Logic = 2)
  Source:            pad_scn/sel_1 (FF)
  Destination:       pad_scn/key_3 (FF)
  Source Clock:      freq_div/clk_scn_1 rising
  Destination Clock: freq_div/clk_scn_1 rising

  Data Path: pad_scn/sel_1 to pad_scn/key_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   0.934  pad_scn/sel_1 (pad_scn/sel_1)
     LUT6:I4->O            1   0.203   0.580  pad_scn/key_detected<2>1 (pad_scn/key_detected<2>)
     LUT6:I5->O            1   0.205   0.000  pad_scn/key_2_dpot (pad_scn/key_2_dpot)
     FDCE:D                    0.102          pad_scn/key_2
    ----------------------------------------
    Total                      2.471ns (0.957ns logic, 1.514ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.971ns (frequency: 507.395MHz)
  Total number of paths / destination ports: 153 / 17
-------------------------------------------------------------------------
Delay:               1.971ns (Levels of Logic = 18)
  Source:            freq_div/cnt_l_0 (FF)
  Destination:       freq_div/clk_scn_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: freq_div/cnt_l_0 to freq_div/clk_scn_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.447   0.579  freq_div/cnt_l_0 (freq_div/cnt_l_0)
     INV:I->O              1   0.206   0.000  freq_div/Madd_cnt_tmp_lut<0>_INV_0 (freq_div/Madd_cnt_tmp_lut<0>)
     MUXCY:S->O            1   0.172   0.000  freq_div/Madd_cnt_tmp_cy<0> (freq_div/Madd_cnt_tmp_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<1> (freq_div/Madd_cnt_tmp_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<2> (freq_div/Madd_cnt_tmp_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<3> (freq_div/Madd_cnt_tmp_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<4> (freq_div/Madd_cnt_tmp_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<5> (freq_div/Madd_cnt_tmp_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<6> (freq_div/Madd_cnt_tmp_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<7> (freq_div/Madd_cnt_tmp_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<8> (freq_div/Madd_cnt_tmp_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<9> (freq_div/Madd_cnt_tmp_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<10> (freq_div/Madd_cnt_tmp_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<11> (freq_div/Madd_cnt_tmp_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<12> (freq_div/Madd_cnt_tmp_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<13> (freq_div/Madd_cnt_tmp_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  freq_div/Madd_cnt_tmp_cy<14> (freq_div/Madd_cnt_tmp_cy<14>)
     MUXCY:CI->O           0   0.019   0.000  freq_div/Madd_cnt_tmp_cy<15> (freq_div/Madd_cnt_tmp_cy<15>)
     XORCY:CI->O           1   0.180   0.000  freq_div/Madd_cnt_tmp_xor<16> (freq_div/cnt_tmp<16>)
     FDC:D                     0.102          freq_div/clk_scn_1
    ----------------------------------------
    Total                      1.971ns (1.392ns logic, 0.579ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'freq_div/clk_scn_1'
  Total number of paths / destination ports: 52 / 18
-------------------------------------------------------------------------
Offset:              3.788ns (Levels of Logic = 3)
  Source:            col_in<3> (PAD)
  Destination:       pad_scn/pressed (FF)
  Destination Clock: freq_div/clk_scn_1 rising

  Data Path: col_in<3> to pad_scn/pressed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.077  col_in_3_IBUF (col_in_3_IBUF)
     LUT4:I0->O            2   0.203   0.981  pad_scn/Mmux_keypad_state_next1_SW0 (N01)
     LUT6:I0->O            1   0.203   0.000  pad_scn/Mmux_keypad_state_next1 (pad_scn/keypad_state_next)
     FDC:D                     0.102          pad_scn/keypad_state
    ----------------------------------------
    Total                      3.788ns (1.730ns logic, 2.058ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       freq_div/clk_scn_1 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to freq_div/clk_scn_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             29   0.206   1.249  pad_scn/rst_n_inv1_INV_0 (freq_div/rst_n_inv)
     FDC:CLR                   0.430          freq_div/cnt_l_0
    ----------------------------------------
    Total                      3.685ns (1.858ns logic, 1.827ns route)
                                       (50.4% logic, 49.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'freq_div/clk_scn_1'
  Total number of paths / destination ports: 49 / 15
-------------------------------------------------------------------------
Offset:              4.941ns (Levels of Logic = 2)
  Source:            pad_scn/key_1 (FF)
  Destination:       display<5> (PAD)
  Source Clock:      freq_div/clk_scn_1 rising

  Data Path: pad_scn/key_1 to display<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.104  pad_scn/key_1 (pad_scn/key_1)
     LUT4:I0->O            2   0.203   0.616  FTSD_num<5>1 (FTSD_num<5>)
     OBUF:I->O                 2.571          display_5_OBUF (display<5>)
    ----------------------------------------
    Total                      4.941ns (3.221ns logic, 1.720ns route)
                                       (65.2% logic, 34.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              4.932ns (Levels of Logic = 2)
  Source:            freq_div/clk_scn_1 (FF)
  Destination:       display<18> (PAD)
  Source Clock:      clk rising

  Data Path: freq_div/clk_scn_1 to display<18>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.447   1.132  freq_div/clk_scn_1 (freq_div/clk_scn_1)
     LUT2:I0->O            1   0.203   0.579  ftsd_scn/Mmux_display91 (display_18_OBUF)
     OBUF:I->O                 2.571          display_18_OBUF (display<18>)
    ----------------------------------------
    Total                      4.932ns (3.221ns logic, 1.711ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.971|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock freq_div/clk_scn_1
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
freq_div/clk_scn_1|    2.471|         |         |         |
------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.66 secs
 
--> 

Total memory usage is 219204 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    4 (   0 filtered)

