v 20091004 2
C 40000 40000 0 0 0 Noqsi-title-B.sym
{
T 50000 40500 15 10 1 1 0 0 1
date=$Date$
T 53900 40500 15 10 1 1 0 0 1
rev=$Revision$
T 55400 40200 15 10 1 1 0 0 1
auth=$Author$
T 50200 40800 15 8 1 1 0 0 1
fname=$Source$
T 53200 41200 15 14 1 1 0 4 1
title=DAC to driver filter and translation
}
T 50700 40200 9 10 1 0 0 0 1
1
T 52100 40200 9 10 1 0 0 0 1
1
C 45900 44500 1 0 0 resistor.sym
{
T 46200 44900 5 10 0 0 0 0 1
device=RESISTOR
T 46100 44800 5 10 1 1 0 0 1
refdes=R5
T 46200 44300 5 10 1 1 0 0 1
value=4.7
T 45900 44500 5 10 0 1 0 0 1
footprint=0603
T 45900 44500 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 44700 45500 1 0 0 capacitor-1.sym
{
T 44900 46200 5 10 0 0 0 0 1
device=CAPACITOR
T 44900 46000 5 10 1 1 0 0 1
refdes=C1
T 44900 46400 5 10 0 0 0 0 1
symversion=0.1
T 45300 45800 5 10 1 1 0 0 1
value=1nF
T 44700 45500 5 10 0 1 0 0 1
footprint=0603
T 44700 45500 5 10 0 1 0 0 1
spec=25WVDC X7R
}
C 44700 46500 1 0 0 resistor.sym
{
T 45000 46900 5 10 0 0 0 0 1
device=RESISTOR
T 44900 46800 5 10 1 1 0 0 1
refdes=R6
T 45000 46300 5 10 1 1 0 0 1
value=499k
T 44700 46500 5 10 0 1 0 0 1
footprint=0603
T 44700 46500 5 10 0 1 0 0 1
spec=1% 1/10W
}
N 45900 44600 45700 44600 4
N 45700 44600 45700 45700 4
N 45700 45700 45600 45700 4
N 44700 45700 44600 45700 4
N 44600 44800 44700 44800 4
N 44600 44800 44600 46600 4
N 44600 46600 44700 46600 4
N 46800 43200 46800 46600 4
C 51300 44500 1 0 0 resistor.sym
{
T 51600 44900 5 10 0 0 0 0 1
device=RESISTOR
T 51500 44800 5 10 1 1 0 0 1
refdes=R4
T 51600 44300 5 10 1 1 0 0 1
value=4.7
T 51300 44500 5 10 0 1 0 0 1
footprint=0603
T 51300 44500 5 10 0 1 0 0 1
spec=5% 1/10W
}
C 50100 45500 1 0 0 capacitor-1.sym
{
T 50300 46200 5 10 0 0 0 0 1
device=CAPACITOR
T 50300 46000 5 10 1 1 0 0 1
refdes=C2
T 50300 46400 5 10 0 0 0 0 1
symversion=0.1
T 50700 45800 5 10 1 1 0 0 1
value=1nF
T 50100 45500 5 10 0 1 0 0 1
footprint=0603
T 50100 45500 5 10 0 1 0 0 1
spec=25WVDC X7R
}
C 50100 46500 1 0 0 resistor.sym
{
T 50400 46900 5 10 0 0 0 0 1
device=RESISTOR
T 50300 46800 5 10 1 1 0 0 1
refdes=R3
T 50400 46300 5 10 1 1 0 0 1
value=499k
T 50100 46500 5 10 0 1 0 0 1
footprint=0603
T 50100 46500 5 10 0 1 0 0 1
spec=1% 1/10W
}
C 49100 44700 1 0 0 resistor.sym
{
T 49400 45100 5 10 0 0 0 0 1
device=RESISTOR
T 49300 45000 5 10 1 1 0 0 1
refdes=R2
T 49400 44500 5 10 1 1 0 0 1
value=249k
T 49100 44700 5 10 0 1 0 0 1
footprint=0603
T 49100 44700 5 10 0 1 0 0 1
spec=1% 1/10W
}
N 51300 44600 51100 44600 4
N 51100 44600 51100 45700 4
N 51100 45700 51000 45700 4
N 50100 45700 50000 45700 4
N 50000 44800 50100 44800 4
N 50000 44800 50000 46600 4
N 50000 46600 50100 46600 4
N 52200 43700 52200 46600 4
N 49100 44800 48500 44800 4
N 44700 44400 42800 44400 4
N 45600 46600 47300 46600 4
N 51000 46600 52500 46600 4
C 42200 44300 1 0 0 in-1.sym
{
T 42200 44600 5 10 0 0 0 0 1
device=INPUT
T 42200 44600 5 10 1 1 0 0 1
refdes=Dhi
}
C 52500 46500 1 0 0 out-1.sym
{
T 52500 46800 5 10 0 0 0 0 1
device=OUTPUT
T 52500 46800 5 10 1 1 0 0 1
refdes=Vlo
}
C 47300 46500 1 0 0 out-1.sym
{
T 47300 46800 5 10 0 0 0 0 1
device=OUTPUT
T 47300 46800 5 10 1 1 0 0 1
refdes=Vhi
}
C 47900 44700 1 0 0 in-1.sym
{
T 47900 45000 5 10 0 0 0 0 1
device=INPUT
T 47900 45000 5 10 1 1 0 0 1
refdes=Dlo
}
C 41400 45500 1 0 0 gnd-1.sym
C 40900 45700 1 0 0 in-1.sym
{
T 40900 46000 5 10 0 0 0 0 1
device=INPUT
T 40900 46000 5 10 1 1 0 0 1
refdes=GND
}
C 43700 46500 1 0 0 resistor.sym
{
T 44000 46900 5 10 0 0 0 0 1
device=RESISTOR
T 43900 46800 5 10 1 1 0 0 1
refdes=R1
T 44000 46300 5 10 1 1 0 0 1
value=499k
T 43700 46500 5 10 0 1 0 0 1
footprint=0603
T 43700 46500 5 10 0 1 0 0 1
spec=1% 1/10W
}
C 43600 46300 1 0 0 gnd-1.sym
C 50000 44100 1 0 0 gnd-1.sym
C 44700 45000 1 180 1 LT1078S8.sym
{
T 45400 44200 5 10 0 0 180 6 1
device=LT1078IS8
T 45400 44400 5 10 1 1 180 6 1
refdes=U1
T 45400 43600 5 10 0 0 180 6 1
symversion=0.1
T 45700 44400 5 10 0 0 180 6 1
footprint=SO8
}
C 50100 45000 1 180 1 LT1078S8.sym
{
T 50800 44200 5 10 0 0 180 6 1
device=LT1078IS8
T 50800 44400 5 10 1 1 180 6 1
refdes=U1
T 50800 43600 5 10 0 0 180 6 1
symversion=0.1
T 51100 44400 5 10 0 0 180 6 1
footprint=SO8
T 50100 45000 5 10 0 0 0 0 1
slot=2
}
C 42200 48200 1 0 0 LT1078S8-pwr.sym
{
T 42900 49000 5 10 0 0 0 0 1
device=LT1078IS8
T 42700 48600 5 10 1 1 0 0 1
refdes=U1
T 42900 49600 5 10 0 0 0 0 1
symversion=0.1
T 43200 48800 5 10 0 0 0 0 1
footprint=SO8
}
C 41300 49100 1 0 0 capacitor-1.sym
{
T 41500 49800 5 10 0 0 0 0 1
device=CAPACITOR
T 41500 49600 5 10 1 1 0 0 1
refdes=C5
T 41500 50000 5 10 0 0 0 0 1
symversion=0.1
T 41900 49100 5 10 1 1 0 0 1
value=0.1uF
T 41300 49100 5 10 0 1 0 0 1
footprint=0603
T 41300 49100 5 10 0 1 0 0 1
spec=25WVDC X7R
}
C 41200 49000 1 0 0 gnd-1.sym
N 42200 49300 42400 49300 4
C 40900 49900 1 0 0 in-1.sym
{
T 40900 50200 5 10 0 0 0 0 1
device=INPUT
T 40900 50200 5 10 1 1 0 0 1
refdes=V+
}
C 41500 49900 1 0 0 resistor.sym
{
T 41800 50300 5 10 0 0 0 0 1
device=RESISTOR
T 41700 50200 5 10 1 1 0 0 1
refdes=R7
T 41800 49700 5 10 1 1 0 0 1
value=470
T 41500 49900 5 10 0 1 0 0 1
footprint=2512
T 41500 49900 5 10 0 1 0 0 1
spec=5% 1W
}
N 42400 49000 42400 50000 4
C 41200 47900 1 0 0 capacitor-1.sym
{
T 41400 48600 5 10 0 0 0 0 1
device=CAPACITOR
T 41400 48400 5 10 1 1 0 0 1
refdes=C6
T 41400 48800 5 10 0 0 0 0 1
symversion=0.1
T 41800 47900 5 10 1 1 0 0 1
value=0.1uF
T 41200 47900 5 10 0 1 0 0 1
footprint=0603
T 41700 48100 5 10 0 1 0 0 1
spec=25WVDC X7R
}
C 41100 47800 1 0 0 gnd-1.sym
N 42100 48100 42400 48100 4
N 42400 46800 42400 48200 4
C 40900 46700 1 0 0 in-1.sym
{
T 40900 47000 5 10 0 0 0 0 1
device=INPUT
T 40900 47000 5 10 1 1 0 0 1
refdes=V-
}
C 41500 46700 1 0 0 resistor.sym
{
T 41800 47100 5 10 0 0 0 0 1
device=RESISTOR
T 41700 47000 5 10 1 1 0 0 1
refdes=R8
T 41800 46500 5 10 1 1 0 0 1
value=470
T 41500 46700 5 10 0 1 0 0 1
footprint=2512
T 41500 46700 5 10 0 1 0 0 1
spec=5% 1W
}
C 49100 45800 1 0 0 resistor.sym
{
T 49400 46200 5 10 0 0 0 0 1
device=RESISTOR
T 49300 46100 5 10 1 1 0 0 1
refdes=R9
T 49400 45600 5 10 1 1 0 0 1
value=249k
T 49100 45800 5 10 0 1 0 0 1
footprint=0603
T 49100 45800 5 10 0 1 0 0 1
spec=1% 1/10W
}
N 49100 45900 48500 45900 4
C 47900 45800 1 0 0 in-1.sym
{
T 47900 46100 5 10 0 0 0 0 1
device=INPUT
T 47900 46100 5 10 1 1 0 0 1
refdes=Ref
}
C 53500 43600 1 0 0 out-1.sym
{
T 53500 43900 5 10 0 0 0 0 1
device=OUTPUT
T 53500 43900 5 10 1 1 0 0 1
refdes=Ret
}
N 47700 43200 53500 43200 4
N 53500 43200 53500 43700 4
N 53500 43700 53100 43700 4
C 53100 43500 1 0 1 polarcap.sym
{
T 52900 44200 5 10 0 0 0 6 1
device=POLARIZED_CAPACITOR
T 52900 44000 5 10 1 1 0 6 1
refdes=C4
T 52900 44400 5 10 0 0 0 6 1
symversion=0.1
T 52900 43300 5 10 1 1 0 6 1
value=22uF
T 53100 43500 5 10 0 1 0 6 1
footprint=EIA7343
T 53100 43500 5 10 0 1 0 6 1
spec=25WVDC
}
C 46800 43000 1 0 0 polarcap.sym
{
T 47000 43700 5 10 0 0 0 0 1
device=POLARIZED_CAPACITOR
T 47000 43500 5 10 1 1 0 0 1
refdes=C2
T 47000 43900 5 10 0 0 0 0 1
symversion=0.1
T 47000 42800 5 10 1 1 0 0 1
value=22uF
T 46800 43000 5 10 0 1 0 0 1
footprint=EIA7343
T 46800 43000 5 10 0 1 0 0 1
spec=25WVDC
}
