$date
  Wed Nov  2 10:24:45 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ha_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # s $end
$var reg 1 $ c $end
$scope module half_adder $end
$var reg 1 % a $end
$var reg 1 & b $end
$var reg 1 ' s $end
$var reg 1 ( c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
#10000000
1!
1#
1%
1'
#20000000
0!
1"
0%
1&
#30000000
1!
0#
1$
1%
0'
1(
#40000000
