

================================================================
== Vitis HLS Report for 'cross_r'
================================================================
* Date:           Mon Jun 23 18:15:03 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.55>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%c_y_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_y_val" [./accel.cpp:8]   --->   Operation 5 'read' 'c_y_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c_x_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %c_x_val" [./accel.cpp:8]   --->   Operation 6 'read' 'c_x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%b_y_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_y_val" [./accel.cpp:8]   --->   Operation 7 'read' 'b_y_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%b_x_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_x_val" [./accel.cpp:8]   --->   Operation 8 'read' 'b_x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_y_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_y_val" [./accel.cpp:8]   --->   Operation 9 'read' 'a_y_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%a_x_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_x_val" [./accel.cpp:8]   --->   Operation 10 'read' 'a_x_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.55ns)   --->   "%sub_ln8 = sub i32 %b_x_val_read, i32 %a_x_val_read" [./accel.cpp:8]   --->   Operation 11 'sub' 'sub_ln8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.55ns)   --->   "%sub_ln8_1 = sub i32 %c_y_val_read, i32 %a_y_val_read" [./accel.cpp:8]   --->   Operation 12 'sub' 'sub_ln8_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%sub_ln8_2 = sub i32 %b_y_val_read, i32 %a_y_val_read" [./accel.cpp:8]   --->   Operation 13 'sub' 'sub_ln8_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%sub_ln8_3 = sub i32 %c_x_val_read, i32 %a_x_val_read" [./accel.cpp:8]   --->   Operation 14 'sub' 'sub_ln8_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 15 [2/2] (6.91ns)   --->   "%mul_ln8 = mul i32 %sub_ln8_1, i32 %sub_ln8" [./accel.cpp:8]   --->   Operation 15 'mul' 'mul_ln8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [2/2] (6.91ns)   --->   "%mul_ln8_1 = mul i32 %sub_ln8_3, i32 %sub_ln8_2" [./accel.cpp:8]   --->   Operation 16 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 17 [1/2] (6.91ns)   --->   "%mul_ln8 = mul i32 %sub_ln8_1, i32 %sub_ln8" [./accel.cpp:8]   --->   Operation 17 'mul' 'mul_ln8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/2] (6.91ns)   --->   "%mul_ln8_1 = mul i32 %sub_ln8_3, i32 %sub_ln8_2" [./accel.cpp:8]   --->   Operation 18 'mul' 'mul_ln8_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 19 [1/1] (2.55ns)   --->   "%sub_ln8_4 = sub i32 %mul_ln8, i32 %mul_ln8_1" [./accel.cpp:8]   --->   Operation 19 'sub' 'sub_ln8_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln8 = ret i32 %sub_ln8_4" [./accel.cpp:8]   --->   Operation 20 'ret' 'ret_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_x_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_y_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_x_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_y_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_x_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_y_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c_y_val_read (read) [ 00000]
c_x_val_read (read) [ 00000]
b_y_val_read (read) [ 00000]
b_x_val_read (read) [ 00000]
a_y_val_read (read) [ 00000]
a_x_val_read (read) [ 00000]
sub_ln8      (sub ) [ 01110]
sub_ln8_1    (sub ) [ 01110]
sub_ln8_2    (sub ) [ 01110]
sub_ln8_3    (sub ) [ 01110]
mul_ln8      (mul ) [ 01001]
mul_ln8_1    (mul ) [ 01001]
sub_ln8_4    (sub ) [ 00000]
ret_ln8      (ret ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_x_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_x_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_y_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_y_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_x_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_x_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_y_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_y_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="c_x_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_x_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_y_val">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_y_val"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="c_y_val_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_y_val_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="c_x_val_read_read_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_x_val_read/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="b_y_val_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_y_val_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="b_x_val_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_x_val_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="a_y_val_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_y_val_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="a_x_val_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_x_val_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="1"/>
<pin id="52" dir="0" index="1" bw="32" slack="1"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="1"/>
<pin id="56" dir="0" index="1" bw="32" slack="1"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8_1/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sub_ln8_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sub_ln8_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_ln8_2_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sub_ln8_3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="sub_ln8_4_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="0" index="1" bw="32" slack="1"/>
<pin id="85" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8_4/4 "/>
</bind>
</comp>

<comp id="86" class="1005" name="sub_ln8_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="1"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln8 "/>
</bind>
</comp>

<comp id="91" class="1005" name="sub_ln8_1_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="1"/>
<pin id="93" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln8_1 "/>
</bind>
</comp>

<comp id="96" class="1005" name="sub_ln8_2_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln8_2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="sub_ln8_3_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln8_3 "/>
</bind>
</comp>

<comp id="106" class="1005" name="mul_ln8_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="1"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8 "/>
</bind>
</comp>

<comp id="111" class="1005" name="mul_ln8_1_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="12" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="10" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="12" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="8" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="30"><net_src comp="12" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="6" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="12" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="62"><net_src comp="32" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="44" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="38" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="26" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="38" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="44" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="89"><net_src comp="58" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="50" pin=1"/></net>

<net id="94"><net_src comp="64" pin="2"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="99"><net_src comp="70" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="104"><net_src comp="76" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="109"><net_src comp="50" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="114"><net_src comp="54" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cross : a_x_val | {1 }
	Port: cross : a_y_val | {1 }
	Port: cross : b_x_val | {1 }
	Port: cross : b_y_val | {1 }
	Port: cross : c_x_val | {1 }
	Port: cross : c_y_val | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		ret_ln8 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_50        |    3    |   165   |    50   |
|          |        grp_fu_54        |    3    |   165   |    50   |
|----------|-------------------------|---------|---------|---------|
|          |      sub_ln8_fu_58      |    0    |    0    |    39   |
|          |     sub_ln8_1_fu_64     |    0    |    0    |    39   |
|    sub   |     sub_ln8_2_fu_70     |    0    |    0    |    39   |
|          |     sub_ln8_3_fu_76     |    0    |    0    |    39   |
|          |     sub_ln8_4_fu_82     |    0    |    0    |    39   |
|----------|-------------------------|---------|---------|---------|
|          | c_y_val_read_read_fu_14 |    0    |    0    |    0    |
|          | c_x_val_read_read_fu_20 |    0    |    0    |    0    |
|   read   | b_y_val_read_read_fu_26 |    0    |    0    |    0    |
|          | b_x_val_read_read_fu_32 |    0    |    0    |    0    |
|          | a_y_val_read_read_fu_38 |    0    |    0    |    0    |
|          | a_x_val_read_read_fu_44 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    6    |   330   |   295   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|mul_ln8_1_reg_111|   32   |
| mul_ln8_reg_106 |   32   |
| sub_ln8_1_reg_91|   32   |
| sub_ln8_2_reg_96|   32   |
|sub_ln8_3_reg_101|   32   |
|  sub_ln8_reg_86 |   32   |
+-----------------+--------+
|      Total      |   192  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   330  |   295  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   192  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   522  |   295  |
+-----------+--------+--------+--------+
