/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fcmp-xo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fdivs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/floorf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fmuls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fnattr-trap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fnmacs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/formal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-fusedMAC.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-v3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpclamptosat_vec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpcmp-f64-neon-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpenv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpowi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpvcvtr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fragmented-args-multiple-regs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fsubs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/func-sanitizer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/funnel-shift.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/gep-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/gep-optimization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ghc-tcreturn-lowered.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/global-merge-dllexport.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ha-alignstack-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hints.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifconv-kills.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt-branch-weight.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt-regmask-noreturn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt-size.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt9.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/immcost.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inc-of-add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/indirect-hidden.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inline-asm-multilevel-gep.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inline-diagnostics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-X-constraint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-error-t-toofewregs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-global.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-imm-thumb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-imm-thumb2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-output-template.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-switch-mode-oneway-from-thumb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-vec-to-double.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/interwork.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/intrinsics-crypto.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/invalid-target.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ipra-r0-returned.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ipra-reg-usage.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ispositive.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/big-endian-vector-caller.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/big-endian-vmov.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/bit-reverse-to-rbit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/branch-folder-single-bb-crash.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/bswap16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-encoding.s
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-fn-attr3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-fn-attr5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-fn-attr6.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/bx_fold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/byval_load_align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/call-noret.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cbz-implicit-it-range.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cfguard-checks.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cfguard-module-flag.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/clz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmp-select-sign.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmp2-peephole-thumb.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-harden-entry-arguments.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/coalesce-dbgvalue.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/combine-bitreverse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/combine-movc-sub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/compare-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constant-island-movwt.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constant-islands.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constantpool-promote.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-alu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-ldm-wrback.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-stm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-vadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-vsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortexr52-misched-basic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cttz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cxx-tlscc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dagcombine-anyexttozeroext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dagcombine-ld-op-st.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dbg-range-extension.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-frame-no-debug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-frame.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-info-s16-reg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-info-sreg2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-segmented-stacks.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/default-reloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/deprecated-asm.s
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/div-by-constant-to-mul-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/divmod-hwdiv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dwarf-frame.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ehabi-unwind.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/elf-lcomm-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/emutls_generic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/execute-only-section.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/exp10-libcall-names.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fadds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-call-frame-restore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-br-const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-conversion.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-pred.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-vararg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-update-valuemap-for-extract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fastisel-gep-promote-before-add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fastisel-thumb-litpool.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/favor-low-reg-for-Osize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fence-singlethread.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/flag-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fmdrr-fmrrd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fmuladd-soft-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fold-const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fold-sext-sextload.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fold-stack-adjust.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp-fast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp-only-sp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-args.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-frame-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-insert-extract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-instructions.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-intrinsic-vector-1op.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-litpool-arm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-litpool2-arm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-vector-argument.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-vector-cvt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-vminmaxnm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpclamptosat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpcmp-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpscr-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fptoint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fptosi-sat-scalar.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/frame-chain.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/frem-power2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ftrunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fusedMAC.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/global-merge-external.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/global-merge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/gpr-paired-spill-thumbinst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hardfloat_neon.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hello.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hfa-in-contiguous-registers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hoist-and-by-const-from-lshr-in-eqcmp-zero.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/i64_volatile_load_store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifconv-regmask.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt-branch-weight-bug.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt-dead-def.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt10.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt11.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt6.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_diamond_unanalyzable.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_simple_bad_zero_prob_succ.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_triangleSameCvtNext.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/illegal-bitfield-loadstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/illegal-vector-bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/imm-peephole-thumb.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-int-to-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-switch-mode-oneway-from-arm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasmbr-if-cvt.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/interrupt-attr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/invalidated-save-point.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ipra.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/arm-eabi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/arm-frame-lowering-no-terminator.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/arm-macho-tail.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/arm-matmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/arm-position-independence-jump-table.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/arm-vlddup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/arm32-round-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/arm32-rounding.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/atomic-64bit-fast-regalloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/atomic-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/atomic-op.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/atomic-ops-v8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/atomicrmw-uinc-udec-wrap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/atomicrmw_exclusive_monitor_ints.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/bf16-convert-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/bf16-intrinsics-ld-st.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/bfx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/big-endian-eh-unwind.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/bool-ext-inc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/branch-on-zero.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-fn-attr0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-optimization-mixed.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-optimization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/call-noret-minsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/carry.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cfi-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmp-peephole.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmpxchg-O0-be.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-clear-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-clrm-it-block.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-errors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/coalesce-subregs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constant-islands-cfg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constantpool-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constantpool-promote-dbg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constantpool-promote-duplicate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/copy-by-struct-i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/copy-cpsr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-basic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-ldm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-mla.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-vstm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-m7-wideops.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cse-ldrlit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dagcombine-drop-flags-freeze.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/darwin-eabi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/data-in-code-annotations.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-frame-vararg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-info-d16-reg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/disable-tail-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dsp-mlal.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/eh-resume.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ehabi-filters.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ehabi-no-landingpad.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ehabi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/emit-big-cst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/emutls1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/execute-only-segmented-stack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/execute-only-split-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/expand-pseudos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/expand-pseudos.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-GEP-coalesce.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-call-multi-reg-return.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-frameaddr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-intrinsic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-ldr-str-arm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-load-store-verify.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-shift-materialize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-tail-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fastcc-tailcall.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fixunsdfdi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fmscs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fnegs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fnmscs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fnmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fold-zext-zextload.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp-arg-shuffle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-intrinsic-vector-2op.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-return-pr60510.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-vld.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-vminmaxnm-safe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-vminmaxnm-vector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp_convert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fparith.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpmem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpoffset_overflow.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpscr-multi-use.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fptoi-sat-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/frame-chain-reserved-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/frame-register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/global-merge-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/global-merge-external-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/half.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hidden-vis.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hoist-and-by-const-from-shl-in-eqcmp-zero.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/icmp-shift-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt-callback.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt12.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt7.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_canFallThroughTo.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_diamondSameTrueFalse.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_triangleWoCvtToNextEdge.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_unanalyzable_fallthrough.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/indexed-mem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/indirect-reg-input.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/indirectbr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inline-asm-clobber.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-64bit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-fp-half.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-imm-arm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-ldr-pseudo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-operand-implicit-cast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/insn-sched1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/int-to-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/interrupt-save-fp-attr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/big-endian-neon-trunc-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/big-endian-ret-f64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/block-order.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/bswap-inline-asm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-optimization-optnone.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes-optimization-optsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/build-attributes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/clang-section.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmov_fp16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmp-bool.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmp1-peephole-thumb.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmpxchg-weak.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmpxchg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-clear-float-hard.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-cve-2021-35465.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-expand-bxns-ret.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-vlldm-no-reorder.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cmse-vlldm-no-reorder.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/codemodel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constant-island-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constant-islands-split-IT.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/constantpool-promote-ldrh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/consthoist-icmpimm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/copy-paired-reg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-stm-wrback.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-vfma.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-vldm-wrback.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/cortex-a57-misched-vstm-wrback.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/crash-O0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/crash-on-pow2-shufflevector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/crash-shufflevector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/csr-split.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ctors_dtors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dag-combine-ldst.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dagcombine-concatvector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/darwin-tls-preserved.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/darwin-tls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-info-arg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-info-blocks.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-info-no-frame.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/debug-info-qreg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/demanded-bits-and.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/disable-fp-elim.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/domain-conv-vmovs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dsp-loop-indexing.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dwarf-unwind.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/dyn-stackalloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ehabi-handlerdata.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/elf-preemption.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/emutls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/execute-only-big-stack-frame.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/execute-only-save-cpsr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/execute-only.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/extloadi1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fabs-neon.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fabss.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-crash2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-deadcode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-ext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-pic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-icmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-indirectbr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-ldrh-strh-arm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-pie.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-redefinition.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-remat-same-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-ret.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-shifter.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-static.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fast-isel-vaddd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fastcc-vfp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fcopysign.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/float-helpers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/float-ops-xo.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fmacs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fminmax-folds.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fnmuls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-fullfp16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-litpool-thumb.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-litpool3-arm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-load-store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-no-condition.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-promote.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16-vldlane-vstlane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fp16_fast_math.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpcmp_ueq.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpconsts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fpconv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/fptoui-sat-scalar.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/freeze-soften.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/frexp-soften-libcall-error.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/func-argpassing-endian.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/funnel-shift-rot.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/global-merge-1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/global-merge-addrspace.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/globals.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/gnu_mcount_nc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/gpr-paired-spill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/gv-stubs-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ha-alignstack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hidden-vis-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/hidden-vis-3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/iabs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt-diamond-unanalyzable-common.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt-iter-indbr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_forked_diamond_unanalyzable.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ifcvt_simple_unanalyzable.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/imm-peephole-arm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/indirectbr-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/indirectbr-3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inline-asm-i-constraint-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inline-asm-reserved-registers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-X-allocation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm-switch-mode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/inlineasm2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/integer_insertelement.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/interval-update-remat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/intrinsics-memory-barrier.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/intrinsics-overflow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/intrinsics-v8.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ipra-exact-definition.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ipra-no-csr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldaex-stlex.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldr_pre.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldstrex.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/issue147935-half-convert-libcall-abi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/jump-table-dbg-value.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/large-stack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load-global.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/local-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/long.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lround-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lsr-code-insertion.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lsr-setupcost.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-copyprop.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-no-candidates-without-stack-fixup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-return-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-verifier.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/memcpy-ldm-stm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/memset-inline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/misched-fp-basic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/msr-it-block.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mvn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/named-reg-notareg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/negate-i1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon-dot-product.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon-fma.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_minmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/null-streamer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/out-of-registers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pow.75.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr34045-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr3502.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/print-registers.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/proc-resource-sched.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/qdadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/relax-per-target-feature.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_i128_arg2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/scalarize-assert-zext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/section.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/setjmp-bti-basic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/shifter_operand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/softfp-constant-comparison.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sponentry.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/srem-seteq-illegal-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-guard-elf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-guard-nomovt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/struct_byval.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/subtarget-features-long-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/swift-atomics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/t2-shrink-ldrpost.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/t2abs-killflags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-call-weak.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-dup-bundle.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tailcc-notail.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/twoaddrinstr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/umulo-32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/unwind-init.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/usat-v4t.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vabs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vbsl-constant.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vcvt-cost.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vfloatintrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vld2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vldm-liveness.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vldm-sched-a9.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vlldm-vlstm-uops.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vqdmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vqsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vsel-fp16.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vshift.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vstlane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/zero-cycle-zero.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/isel-v8i32-crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/kcfi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/latency.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldst-f32-2-i32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/legalize-bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/long-setcc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/loop-align-cortex-m.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/loop-indexing.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lrint-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-cse-cmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-cfi-3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-noreturn.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-return-1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-unsafe-registers.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/min-max-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/minsize-imms.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mulhi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon-vcadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_div.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_spill.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/nnan-fsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no_redundant_trunc_for_cmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/none-macho.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/nonreserved-callframe-with-basereg.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/optimize-dmbs-v7.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/phi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr25317.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr25838.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr35103.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr39060.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr39571.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr42638-VMOVRRDCombine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/preferred-function-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/prefetch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/prera-ldst-aliasing.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/print-memb-operand.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret0.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_arg3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_f64_arg2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_f64_arg_reg_split.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_f64_arg_split.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_f64_arg_stack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_i64_arg_split.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/shift_minsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/shouldRewriteCopySrc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/simplifysetcc_narrow_load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sjlj-prepare-critical-edge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/special-reg-v8m-base.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack_guard_remat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sub-of-not.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb1-ldst-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb2-size-reduction-internal-flags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tls1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tst_teq.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/twoaddress-asserts-liveints-undef-use.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/uint64tof64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/undef-sext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/unschedule-first-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/useaa.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v6m-umul-with-overflow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v7k-libcalls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v7k-sincos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v8m.base-jumptable_alignment.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vabd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vargs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vararg_no_start.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vargs_align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vbsl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vfp-regs-dwarf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vmul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vshiftins.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vshrn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vuzp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/weak.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/win32-ssp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/interrupt-save-fp-attr-status-regs.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/intrinsics-coprocessor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/krait-cpu-div-attribute.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldr_ext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/legalize-fneg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/legalize-unaligned-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load-combine-big-endian.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load_i1_select.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load_store_multiple.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load_store_opt_clobber_cpsr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load_store_opt_kill.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-calls.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-lr-regsave.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-no-lr-save.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-remove-debug-instr.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-unoutlinable.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/macho-embedded-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/macho-frame-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/macho-trap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/minmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/minnum-maxnum-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/movt-movw-global.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/naked-fn-with-frame-pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon-spfp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no-arm-mode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no-expand-memcpy-no-builtins.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/nomerge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pacbti-module-attrs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pei-swiftself.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr122670-regression.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr32578.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/readtp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_void.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sat-to-bitop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/scmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/special-reg-acore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/special-reg-v8m-main.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/special-reg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-protector-bmovpcb_call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack_frame_offset.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/static-addr-hoisting.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/store_half.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/str_pre-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/str_trunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sub-cmp-peephole.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sub-from-const-hoisting.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/subreg-remat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/subtarget-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/swifterror.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/swifttailcc-fastisel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tailcc-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thread_pointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb1_return_sequence.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/trap.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/truncstore-dag-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/unaligned_load_store.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/undefined.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/unord.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/unsafe-fneg-select-minnum-maxnum-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/unwind-fp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/urem-opt-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/usat-upper.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v1-constant-fold.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v7k-abi-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vaba.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vcge.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vcmpz.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vecreduce-fmax-legalization-soft-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vecreduce-fmin-legalization-soft-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vector-DAGCombine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vfp-libcalls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vicmp-64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vmla.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vpminmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vshl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vsra.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/zextload_demandedbits.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/litpool-licm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/llround-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lsr-icmp-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-default.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-thunk.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-sink-multidef.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-sink-multidef.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mbp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/memfunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/metadata-default.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/misched-int-basic-thumb2.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/musttail.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/naked-no-prolog.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/named-reg-alloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_vabd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/nest-register.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no-fpu.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/nop_concat_vectors.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/parity.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/peephole-callee-save-regalloc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/popcnt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/postrasched.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/powi-soften-libcall-error.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr34045.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr60908.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/regcoal-invalid-subrange-update.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_arg5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_sret_vector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/returned-ext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/returned-trunc-tail-calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/rotate.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sdiv_shl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/select-undef.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/setcc-type-mismatch.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/shuffle.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssat-lower.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssat-v4t.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssub_sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-frame-layout-remarks.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stackpointer.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/str_post.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/struct-byval-loop.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-opts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tailcall-mem-intrinsics.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb-litpool.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb-stub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb2-it-block.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tst-peephole.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/uadd_sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/urem-seteq-illegal-types.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/va_arg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vceq.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vdiv_combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vecreduce-fmul-legalization-soft-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vecreduce-fmul-legalization-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vector-extend-narrow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vfp-reg-stride.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vicmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vldmia-sched.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vneg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vqshl.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vrec.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vst2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/weak2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/widen-vmovs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/xray-armv7-attribute-instrumentation.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/zext-logic-shift-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/jump-table-islands-split.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/jumptable-label.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/large-vector.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load-address-masked.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load-store-flags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/longMAC.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/long_shift.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/loopvectorize_pr33804.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lower-vmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lsr-scale-addr-mode.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-cfi-2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-stack-fixup-arm.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/macho-extern-hidden.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mature-mc-support.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mcp-dest-regs-no-dup.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/minsize-call-cse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/misched-branch-targets.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/misched-copy-arm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/misched-fusion-aes.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/misched-fusion-lit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/movc-peephole.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mul_const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/negative-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_arith1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_ld2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no-cmov2bfi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no-fpscr-liveness.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/noreturn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pacbti-indirect-tail-calls-module-flags2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/prera-ldst-insertpt.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/private.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/relative-reloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_f32_arg5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ror.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/saxpy10-a9.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sdiv-pow2-thumb-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/select-constant-xor.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/select_const.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/shift-combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/splitkit-remat-regclass-constraint-regression.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/splitkit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sqrshr-uqrshl-unpredictable.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssat-with-shift.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssub_sat_plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-guard-tls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-protector-eh-sjlj.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/store-prepostinc.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/str_pre.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/swift-vldm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sxt_rot.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/taildup-branch-weight.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumbv6m-atomic32.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tls-models.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/udivmodei5.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/umulo-64-legalisation-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/unfold-shifts.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/unschedule-reg-sequence.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/usat-lower.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/usub_sat_plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/uxtb.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v6m-smul-with-overflow.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v8m-tail-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vcgt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vcnt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vcvt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-soft-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vector-promotion.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vext.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vfcmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/virtregrewriter-subregliveness.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vld-vst-upgrade.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vld3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vld4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vldm-liveness.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vminmaxnm-safe.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vmov.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vrintn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vst1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vsub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vzip.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/wide-compares.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/invoke-donothing-assert.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/jump-table-islands.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldc2l.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldm-stm-base-materialization.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldrcppic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldrd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldstrex-m.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/llvm.modf.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load-arm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load-global2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load_store_opt_reg_limit.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lowerMUL-newload.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/memcpy-const-vol-struct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/memcpy-no-inline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/memset-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/misched-prevent-erase-history-of-subunits.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/movcc-double.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_cmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_shift.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pacbti-indirect-tail-calls-function-flags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/peephole-bitcast.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr18364-movw.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr42062.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr47454.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/preferred-align.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/regpair_hint_phys.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/rem_crash.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_arg2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_arg4.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_f32_arg2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_i64_arg3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sadd_sat_plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/segmented-stacks-dynamic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/setcc-logic.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/setjmp-bti-outliner.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/signext-inreg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sincos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/single-issue-r52.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/smul.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/speculation-hardening-sls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-guard-rwpi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stc2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/struct_byval_arm_t1_t2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sub.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/swift-return.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/swiftself.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-call-results.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-merge-branch-weight.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb1-div.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb_indirect_calls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tls2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ucmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/usub_sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/uxt_rot.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/v6-jumptable-clobber.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vcvt_combine.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vecreduce-minmax.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vector-load.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vector-trunc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vhadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vld1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vmls.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vpadd.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vsel.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vst3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/intrinsics-cmse.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/jump-table-tbh.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldexp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldm-base-writeback.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldm-stm-i256.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldr_frame.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldr_post.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldrd-memoper.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldrd_ifcvt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lit.local.cfg
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/llvm.exp10.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/llvm.sincos.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/lsr-unfolded-offset.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-cfi-1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-stack-fixup-thumb.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/metadata-short-wchar.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/minsize-litpools.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/movt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon-copy.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon-vqaddsub-upgrade.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_vabs.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no-cfi.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no-register-coalescing-in-returnsTwice.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/nofpclass.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/optselect-regclass.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/overflow-intrinsic-optimizations.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr112710.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr59317.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/reg_sequence.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_arg1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/rev.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/rotate-add.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sdiv-pow2-arm-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/section-name.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/segmented-stacks.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/select-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/select_xform.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sjljeh-swifterror.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sjljehprepare-lower-empty-struct.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/softfp-fabs-fneg.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/space-directive.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/special-reg-mcore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/speculation-hardening-sls-boththunks.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/spill-q.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssp-data-layout.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-guard-reassign.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-protector-target.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-size-section.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/store-preinc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/swifttailcc-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/switch-minsize.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/t2-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-call-builtin.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-call-float.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-call-scheduling.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-dup-kill-flags.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tail-dup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/test-sharedidx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb-big-stack.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/thumb1-varalloc.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/tls3.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/trunc_ldr.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/two-part-imm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/uadd_sat_plus.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/umulo-128-legalisation-lowering.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/usat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vdup.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vecreduce-fadd-legalization-strict.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vector-extract.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vector-llrint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vector-spilling.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vget_lane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vldlane.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/vrint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/wrong-t2stmia-size-opt.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/xray-tail-call-sled.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldrex-frame-size.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ldst-opt-lr-restored.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/llrint-conv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/llvm.frexp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/load-store-pair-volatile.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/log2_not_readnone.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-licm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-stack-use.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/machine-outliner-tail.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mem.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/memcpy-inline.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/metadata-short-enums.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/misched-int-basic.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/mult-alt-generic-arm.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon-v8.1a.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon-vmovn.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_fpconv.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_ld1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/neon_vshl_minint.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/no-tail-call.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/none-macho-v4t.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/noopt-dmb-v7.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/noreturn-csr-skip.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/opt-shuff-tstore.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pacbti-indirect-tail-calls-module-flags1.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/peephole-phi.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pie.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr13249.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr32545.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/pr36577.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/rbit.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/readcyclecounter.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/readonly-aliases.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/regalloc-fast-rewrite-implicits.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/register-scavenger-exceptions.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ret_i64_arg2.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sadd_sat.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sbfx.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/setjmp_longjmp.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/shift-i64.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/sink-store-pre-load-dependency.mir
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/smml.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssat-unroll-loops.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/ssat-upper.ll
/data/data/com.termux/files/home/storage/github/rustc/vendor/llvm-project/llvm/test/CodeGen/ARM/stack-frame.ll
