Classic Timing Analyzer report for Decoder
Sat Oct 30 15:46:23 2021
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 6.957 ns    ; A[2] ; Y[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 6.957 ns        ; A[2] ; Y[4] ;
; N/A   ; None              ; 6.831 ns        ; A[2] ; Y[1] ;
; N/A   ; None              ; 6.809 ns        ; A[2] ; Y[7] ;
; N/A   ; None              ; 6.808 ns        ; A[2] ; Y[6] ;
; N/A   ; None              ; 6.701 ns        ; A[2] ; Y[2] ;
; N/A   ; None              ; 6.642 ns        ; A[0] ; Y[4] ;
; N/A   ; None              ; 6.626 ns        ; A[0] ; Y[1] ;
; N/A   ; None              ; 6.535 ns        ; A[0] ; Y[6] ;
; N/A   ; None              ; 6.533 ns        ; A[0] ; Y[2] ;
; N/A   ; None              ; 6.531 ns        ; A[2] ; Y[5] ;
; N/A   ; None              ; 6.523 ns        ; A[0] ; Y[7] ;
; N/A   ; None              ; 6.498 ns        ; A[1] ; Y[4] ;
; N/A   ; None              ; 6.482 ns        ; A[1] ; Y[1] ;
; N/A   ; None              ; 6.392 ns        ; A[1] ; Y[6] ;
; N/A   ; None              ; 6.386 ns        ; A[1] ; Y[7] ;
; N/A   ; None              ; 6.384 ns        ; A[1] ; Y[2] ;
; N/A   ; None              ; 6.376 ns        ; A[2] ; Y[3] ;
; N/A   ; None              ; 6.304 ns        ; A[2] ; Y[0] ;
; N/A   ; None              ; 6.212 ns        ; A[0] ; Y[5] ;
; N/A   ; None              ; 6.208 ns        ; A[0] ; Y[3] ;
; N/A   ; None              ; 6.102 ns        ; A[0] ; Y[0] ;
; N/A   ; None              ; 6.056 ns        ; A[1] ; Y[5] ;
; N/A   ; None              ; 6.056 ns        ; A[1] ; Y[3] ;
; N/A   ; None              ; 5.946 ns        ; A[1] ; Y[0] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Oct 30 15:46:23 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Decoder -c Decoder --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Info: Longest tpd from source pin "A[2]" to destination pin "Y[4]" is 6.957 ns
    Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 8; PIN Node = 'A[2]'
    Info: 2: + IC(0.671 ns) + CELL(0.647 ns) = 2.418 ns; Loc. = LCCOMB_X1_Y6_N8; Fanout = 1; COMB Node = 'Decoder0~4'
    Info: 3: + IC(1.303 ns) + CELL(3.236 ns) = 6.957 ns; Loc. = PIN_40; Fanout = 0; PIN Node = 'Y[4]'
    Info: Total cell delay = 4.983 ns ( 71.63 % )
    Info: Total interconnect delay = 1.974 ns ( 28.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Sat Oct 30 15:46:23 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


