#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 25 00:43:10 2019
# Process ID: 122447
# Current directory: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1
# Command line: vivado -log design_1_v_frmbuf_wr_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_frmbuf_wr_0_0.tcl
# Log file: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0.vds
# Journal file: /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/tmp/tmp.uj6Pgihdhk/dummy.tcl'
100 Beta devices matching pattern found, 100 enabled.
enable_beta_device: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1541.098 ; gain = 10.516 ; free physical = 118600 ; free virtual = 521973
source design_1_v_frmbuf_wr_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.uj6Pgihdhk/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/debug_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.uj6Pgihdhk/ip/usp_rf_data_converter_v1_1/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip/xilinx/usp_rf_data_converter_v2_1/interfaces/hsams_data_source_ctrl.xml'
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1559.910 ; gain = 18.812 ; free physical = 115529 ; free virtual = 519328

****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/tmp/tmp.uj6Pgihdhk/dummy.tcl'
invalid command name "enable_beta_device"
    while executing
"enable_beta_device *"
    (file "/tmp/tmp.uj6Pgihdhk/dummy.tcl" line 1)
source /proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'xbrbbot' on host 'xcosswbld06' (Linux_x86_64 version 3.10.0-327.el7.x86_64) on Sat May 25 00:43:41 MDT 2019
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux Workstation release 7.2 (Maipo)"
INFO: [HLS 200-10] In directory '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1'
Sourcing Tcl script '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-10] Creating and opening project '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0'.
INFO: [HLS 200-10] Adding design file '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr_config.h' to the project
INFO: [HLS 200-10] Adding design file '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' to the project
INFO: [HLS 200-10] Adding design file '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.h' to the project
INFO: [HLS 200-10] Creating and opening solution '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 3.019ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file '/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 942.441 ; gain = 128.000 ; free physical = 92805 ; free virtual = 499127
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 942.441 ; gain = 128.000 ; free physical = 92799 ; free virtual = 499122
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<60, ap_uint<10> >.1' into 'hls::AXIGetBitFields<60, ap_uint<10> >' (/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<60, ap_uint<10> >' into 'AXIvideo2MultiPixStream' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:209).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<60, ap_uint<10> >' into 'AXIvideo2MultiPixStream' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:210).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<60, ap_uint<10> >' into 'AXIvideo2MultiPixStream' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1006.441 ; gain = 192.000 ; free physical = 88987 ; free virtual = 495798
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:461: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 1006.441 ; gain = 192.000 ; free physical = 89089 ; free virtual = 495930
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:453) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:494) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:781) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-4.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:816) in function 'MultiPixStream2Bytes' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:186) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:456) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.2' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:459) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:497) in function 'MultiPixStream2Bytes' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.2' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:500) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.2' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:508) in function 'MultiPixStream2Bytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:784) in function 'MultiPixStream2Bytes' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.1' (/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1.2' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:787) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:819) in function 'MultiPixStream2Bytes' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.1' (/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/common/technology/autopilot/hls/hls_video_core.h:180) in function 'MultiPixStream2Bytes' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.1.2' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:822) in function 'MultiPixStream2Bytes' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-4.1.2' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:828) in function 'MultiPixStream2Bytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:202) in function 'AXIvideo2MultiPixStream' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1.1' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:204) in function 'AXIvideo2MultiPixStream' completely with a factor of 3.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'img.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:258) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:161) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_frmbuf_wr' , detected/extracted 4 process function(s): 
	 'Block__proc'
	 'AXIvideo2MultiPixStream'
	 'MultiPixStream2Bytes'
	 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 4095 for loop 'loop_Y_UV8_Y_UV8_420' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:451:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 4095 for loop 'loop_Y_UV10_Y_UV10_420' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:492:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 4095 for loop 'loop_Y8' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:779:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 4095 for loop 'loop_Y10' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:814:1) in function 'MultiPixStream2Bytes'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4320 to 4095 for loop 'loop_Bytes2AXIMMvideo_2planes' in function 'Bytes2AXIMMvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/common/technology/autopilot/hls/hls_axi_io.h:49:14) to (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:185:53) in function 'AXIvideo2MultiPixStream'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1006.445 ; gain = 192.004 ; free physical = 86306 ; free virtual = 493203
WARNING: [XFORM 203-561] Updating loop upper bound from 4096 to 2048 for loop 'Loop-0-0' in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-561] Updating loop upper bound from 4096 to 2048 for loop 'Loop-0-1' in function 'Bytes2AXIMMvideo'.
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr' (/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/src/v_frmbuf_wr.cpp:49:9)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'dstImg.V' with 2 times. These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 1134.441 ; gain = 320.000 ; free physical = 85249 ; free virtual = 492199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_frmbuf_wr' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc5' to 'Block_proc5'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.2 seconds; current allocated memory: 277.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 278.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 278.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 278.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 278.730 MB.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 279.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Y10.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 6, Final II = 6, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y8.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y_UV10_Y_UV10_420.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 6, Final II = 6, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'loop_Y_UV8_Y_UV8_420.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 8, Final II = 8, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.14 seconds; current allocated memory: 281.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.77 seconds; current allocated memory: 284.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'loop_Bytes2AXIMMvideo_2planes.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.83 seconds; current allocated memory: 285.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.66 seconds; current allocated memory: 287.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 287.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 288.128 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc5'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 288.584 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 286.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 287.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2Bytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2Bytes'.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 294.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Bytes2AXIMMvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Bytes2AXIMMvideo'.
INFO: [HLS 200-111]  Elapsed time: 12.53 seconds; current allocated memory: 308.517 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_frmbuf_wr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/mm_video' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_stride' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/HwReg_frm_buffer2_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_frmbuf_wr/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_frmbuf_wr' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_stride', 'HwReg_video_format', 'HwReg_frm_buffer_V', 'HwReg_frm_buffer2_V' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_frmbuf_wr'.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 309.997 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln135_loc_c_U(design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast8_l_2_U(design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_cast9_lo_1_U(design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer_V_c_U(design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_frm_buffer2_V_s_31_U(design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_U(design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_0_V_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_1_V_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_2_V_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_3_V_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_4_V_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_V_val_5_V_U(design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast8_l_1_U(design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_width_cast9_lo_U(design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane0_V_s_U(design_1_v_frmbuf_wr_0_0_fifo_w128_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'bytePlanes_plane1_V_s_U(design_1_v_frmbuf_wr_0_0_fifo_w128_d480_B)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_height_cast8_l_U(design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'trunc_ln135_loc_c13_U(design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2Bytes_U0_U(design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Bytes2AXIMMvideo_U0_U(design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:30 ; elapsed = 00:01:40 . Memory (MB): peak = 1198.941 ; gain = 384.500 ; free physical = 76770 ; free virtual = 484844
INFO: [VHDL 208-304] Generating VHDL RTL for v_frmbuf_wr with prefix design_1_v_frmbuf_wr_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_frmbuf_wr with prefix design_1_v_frmbuf_wr_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/tmp/tmp.uj6Pgihdhk/dummy.tcl'
100 Beta devices matching pattern found, 100 enabled.
enable_beta_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1524.543 ; gain = 39.516 ; free physical = 74101 ; free virtual = 482463
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/2019.1_0524_1430/installs/lin64/Vivado/2019.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat May 25 00:45:43 2019...
INFO: [HLS 200-112] Total elapsed time: 121.9 seconds; peak allocated memory: 309.997 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sat May 25 00:45:43 2019...
compile_c: Time (s): cpu = 00:01:52 ; elapsed = 00:02:06 . Memory (MB): peak = 1573.352 ; gain = 0.004 ; free physical = 73921 ; free virtual = 482311
Command: synth_design -top design_1_v_frmbuf_wr_0_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 182226 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2558.699 ; gain = 0.000 ; free physical = 83836 ; free virtual = 492120
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/synth/design_1_v_frmbuf_wr_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.v:236]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi' (1#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_throttl' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:718]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo' (2#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized0' (2#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_throttl' (3#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:718]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_write' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:1720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized1' (3#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice' (4#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized2' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized2' (4#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_buffer' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_buffer' (5#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized3' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized3' (5#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized4' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized4' (5#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:2093]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_write' (6#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:1720]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_read' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:914]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_buffer__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_buffer__parameterized0' (6#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:537]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0' (6#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized5' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_fifo__parameterized5' (6#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:428]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:1267]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_read' (7#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:914]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi' (8#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL_rom' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL_rom.dat' is read successfully [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL_rom' (9#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL' (10#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_BYTES_PER_PIXEL.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE_rom' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE.v:6]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE.v:18]
INFO: [Synth 8-3876] $readmem data file './design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE_rom.dat' is read successfully [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE_rom' (11#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE' (12#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_Block_proc5_MEMORY2LIVE.v:39]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_DSP48_0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1_DSP48_0' (13#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1' (14#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mul_mul_16ns_14ns_30_1_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:133]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s' (16#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_reg_unsigned_short_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1275]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1287]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:1295]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr' (17#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:201]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1.v:82]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u' (18#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div' (19#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1.v:82]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1' (20#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1.v:154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:4578]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:4580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:4584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:4586]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes' (21#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_MultiPixStream2Bytes.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A_shiftReg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A_shiftReg' (23#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A' (24#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w15_d3_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A_shiftReg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A_shiftReg' (25#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A' (26#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w12_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A_shiftReg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A_shiftReg' (27#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A' (28#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w32_d4_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A_shiftReg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A_shiftReg' (29#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A' (30#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w3_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A_shiftReg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A_shiftReg' (31#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A' (32#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w10_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w128_d480_B' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w128_d480_B.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w128_d480_B' (33#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w128_d480_B.v:8]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A_shiftReg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A_shiftReg' (34#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A' (35#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w15_d2_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0_shiftReg' (36#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0' (37#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_MultiPixStream2Bytes_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:42]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0_shiftReg' (38#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0' (39#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_start_for_Bytes2AXIMMvideo_U0.v:42]
WARNING: [Synth 8-7023] instance 'inst' of module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr' has 74 connections declared, but only 64 given [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/synth/design_1_v_frmbuf_wr_0_0.v:269]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_frmbuf_wr_0_0' (41#1) [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/synth/design_1_v_frmbuf_wr_0_0.v:58]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_ARREADY
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RVALID
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[127]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[126]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[125]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[124]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[123]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[122]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[121]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[120]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[119]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[118]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[117]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[116]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[115]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[114]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[113]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[112]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[111]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[110]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[109]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[108]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[107]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[106]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[105]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[104]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[103]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[102]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[101]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[100]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[99]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[98]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[97]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[96]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[95]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[94]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[93]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[92]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[91]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[90]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[89]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[88]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[87]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[86]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[85]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[84]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[83]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[82]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[81]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[80]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[79]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[78]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[77]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[76]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[75]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[74]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[73]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[72]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[71]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[70]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[69]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[68]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[67]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[66]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[65]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[64]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[63]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[62]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[61]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[60]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[59]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[58]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[57]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[56]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[55]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[54]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[53]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[52]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[51]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[50]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[49]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[48]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[47]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[46]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[45]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[44]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[43]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[42]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[41]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[40]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[39]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[38]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[37]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[36]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[35]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[34]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[33]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[32]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[31]
WARNING: [Synth 8-3331] design design_1_v_frmbuf_wr_0_0_Bytes2AXIMMvideo has unconnected port m_axi_dstImg_V_RDATA[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2587.660 ; gain = 28.961 ; free physical = 84471 ; free virtual = 492813
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.469 ; gain = 46.770 ; free physical = 83627 ; free virtual = 491985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2605.469 ; gain = 46.770 ; free physical = 83622 ; free virtual = 491980
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2869.719 ; gain = 23.781 ; free physical = 91376 ; free virtual = 498175
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/design_1_v_frmbuf_wr_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.719 ; gain = 0.000 ; free physical = 91366 ; free virtual = 498174
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2877.656 ; gain = 7.938 ; free physical = 91095 ; free virtual = 497908
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2877.656 ; gain = 318.957 ; free physical = 88467 ; free virtual = 495595
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2877.656 ; gain = 318.957 ; free physical = 88451 ; free virtual = 495580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 2877.656 ; gain = 318.957 ; free physical = 88440 ; free virtual = 495569
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:885]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:620]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:620]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.v:516]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_data_V_cast_i_reg_699_reg' and it is trimmed from '64' to '60' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:709]
WARNING: [Synth 8-3936] Found unconnected internal register 's_axis_video_V_data_V_0_payload_B_reg' and it is trimmed from '64' to '60' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:679]
WARNING: [Synth 8-3936] Found unconnected internal register 's_axis_video_V_data_V_0_payload_A_reg' and it is trimmed from '64' to '60' bits. [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_AXIvideo2MultiPixStr.v:673]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/tmp/tmp.uj6Pgihdhk/temp/project_1.srcs/sources_1/bd/design_1/ip/design_1_v_frmbuf_wr_0_0/hdl/verilog/design_1_v_frmbuf_wr_0_0_fifo_w128_d480_B.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 2877.656 ; gain = 318.957 ; free physical = 86622 ; free virtual = 494013
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[0]' (FDE) to 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_675_reg[32]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_675_reg[31]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_675_reg[30]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_675_reg[29]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln963_reg_675_reg[28]' (FD) to 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[30]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[29]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[28]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[27]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[26]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[25]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[24]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[23]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[22]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[21]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[20]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[19]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[18]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[17]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[16]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[15]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[14]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[13]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[12]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/empty_reg_664_reg[31]' (FD) to 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[0]' (FDE) to 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[1]' (FDE) to 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[2]' (FDE) to 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/\design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/\design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/divisor0_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[1]' (FDE) to 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[2]' (FDE) to 'inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/rs_rreq/data_p2_reg[63] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/start_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\widthInPix_reg_3585_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[128]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[129]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[129]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[130]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[130]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[131]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[131]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[132]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[132]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[133]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[133]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[134]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[134]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[135]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[135]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[136]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[136]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[137]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[137]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[138]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[138]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[139]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[139]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[140]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[140]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[141]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[141]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[142]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[142]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/q_tmp_reg[143]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_2_fu_414_reg[30]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_2_fu_414_reg[31]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_2_fu_414_reg[62]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_2_fu_414_reg[63]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_2_fu_414_reg[94]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_2_fu_414_reg[95]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_2_fu_414_reg[126]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_2_fu_414_reg[127]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[30]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[30]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[31]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[31]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[62]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[62]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[62]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[63]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[63]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[94]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[63]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[94]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[94]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[95]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[94]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[95]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[95]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[126]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[95]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[126]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[126]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_fu_410_reg[127]'
INFO: [Synth 8-3886] merging instance 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[126]' (FDE) to 'inst/MultiPixStream2Bytes_U0/tmp_V_4_fu_398_reg[127]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_fu_410_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/\tmp_V_4_fu_398_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2AXIMMvideo_U0/\zext_ln973_reg_644_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[0]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[1]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[2]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[3]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[4]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[5]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[6]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[7]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[8]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[9]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[10]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Bytes2AXIMMvideo_U0/zext_ln973_reg_644_reg[11]' (FDE) to 'inst/Bytes2AXIMMvideo_U0/tmp_reg_639_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/start_addr_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/start_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/AXIvideo2MultiPixStr_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Bytes2AXIMMvideo_U0/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'inst/v_frmbuf_wr_mm_video_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/\design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/MultiPixStream2Bytes_U0/v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_U34/\design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_U/design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_urem_12ns_5ns_12_16_seq_1_div_u_0/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/fifo_rctl/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_read/fifo_rctl/data_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/rs_wreq/data_p1_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_CTRL_s_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[1]) is unused and will be removed from module design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rs_rreq/FSM_sequential_state_reg[0]) is unused and will be removed from module design_1_v_frmbuf_wr_0_0_v_frmbuf_wr_mm_video_m_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/fifo_wreq/q_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\bus_write/bus_equal_gen.fifo_burst/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/v_frmbuf_wr_mm_video_m_axi_U/\wreq_throttl/req_fifo/q_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:10 . Memory (MB): peak = 2877.656 ; gain = 318.957 ; free physical = 89136 ; free virtual = 497135
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_wr_mm_video_m_axi_U/i_1_14/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_wr_mm_video_m_axi_U/i_1_14/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/i_1_7/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/i_1_7/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:02:18 . Memory (MB): peak = 3176.109 ; gain = 617.410 ; free physical = 72084 ; free virtual = 481668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:02:25 . Memory (MB): peak = 3269.207 ; gain = 710.508 ; free physical = 75824 ; free virtual = 485457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/v_frmbuf_wr_mm_video_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane0_V_s_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/bytePlanes_plane1_V_s_U/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:02:29 . Memory (MB): peak = 3269.207 ; gain = 710.508 ; free physical = 74656 ; free virtual = 484321
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:31 . Memory (MB): peak = 3269.211 ; gain = 710.512 ; free physical = 74859 ; free virtual = 483870
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:31 . Memory (MB): peak = 3269.211 ; gain = 710.512 ; free physical = 74826 ; free virtual = 483837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 3269.211 ; gain = 710.512 ; free physical = 74567 ; free virtual = 483578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 3269.211 ; gain = 710.512 ; free physical = 74555 ; free virtual = 483566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 3269.211 ; gain = 710.512 ; free physical = 74488 ; free virtual = 483515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 3269.211 ; gain = 710.512 ; free physical = 74486 ; free virtual = 483521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    68|
|2     |DSP_ALU         |     1|
|3     |DSP_A_B_DATA_1  |     1|
|4     |DSP_C_DATA      |     1|
|5     |DSP_MULTIPLIER  |     1|
|6     |DSP_M_DATA      |     1|
|7     |DSP_OUTPUT      |     1|
|8     |DSP_PREADD      |     1|
|9     |DSP_PREADD_DATA |     1|
|10    |LUT1            |    73|
|11    |LUT2            |   312|
|12    |LUT3            |  1176|
|13    |LUT4            |   492|
|14    |LUT5            |   776|
|15    |LUT6            |  1185|
|16    |MUXF7           |    88|
|17    |MUXF8           |    44|
|18    |RAMB36E2        |     6|
|19    |SRL16E          |   250|
|20    |SRLC32E         |   176|
|21    |FDRE            |  5483|
|22    |FDSE            |    52|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 3269.211 ; gain = 710.512 ; free physical = 74483 ; free virtual = 483519
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 260 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:17 . Memory (MB): peak = 3269.211 ; gain = 438.324 ; free physical = 74548 ; free virtual = 483559
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:32 . Memory (MB): peak = 3269.215 ; gain = 710.512 ; free physical = 74547 ; free virtual = 483558
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 201 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3301.227 ; gain = 0.000 ; free physical = 73534 ; free virtual = 482546
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
339 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:55 ; elapsed = 00:03:01 . Memory (MB): peak = 3301.227 ; gain = 1727.875 ; free physical = 73497 ; free virtual = 482512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3301.227 ; gain = 0.000 ; free physical = 73489 ; free virtual = 482503
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_frmbuf_wr_0_0, cache-ID = 7f4522229c4adbb5
INFO: [Coretcl 2-1174] Renamed 65 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3325.242 ; gain = 0.000 ; free physical = 72882 ; free virtual = 481909
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.uj6Pgihdhk/temp/project_1.runs/design_1_v_frmbuf_wr_0_0_synth_1/design_1_v_frmbuf_wr_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_frmbuf_wr_0_0_utilization_synth.rpt -pb design_1_v_frmbuf_wr_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 25 00:48:54 2019...
