Checking out Encounter license ...
Virtuoso_Digital_Implem 14.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
SGN Version : 10.10-p122 (27-Nov-2013) (64 bit executable)
This Encounter release has been compiled with OA version 22.43-p033.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.14-s028_1 (64bit) 09/15/2014 13:21 (Linux 2.6)
@(#)CDS: NanoRoute v14.14-s012 NR140903-2301/14_14-UB (database version 2.30, 241.6.1) {superthreading v1.19}
@(#)CDS: CeltIC v14.14-s011_1 (64bit) 09/01/2014 04:04:31 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.14-s011 (64bit) 09/15/2014 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.14-s011_1 (64bit) Sep  3 2014 06:24:39 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.14-s022
@(#)CDS: IQRC/TQRC 13.2.0-s451 (64bit) Tue Jul 22 19:06:40 PDT 2014 (Linux 2.6.18-194.el5)
--- Starting "Encounter v14.14-s028_1" on Tue May 30 11:40:55 2017 (mem=97.7M) ---
--- Running on tlab-01.ece.northwestern.edu (x86_64 w/Linux 2.6.32-696.1.1.el6.x86_64) ---
This version was compiled on Mon Sep 15 13:21:48 PDT 2014.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> loadRTLConfig ../../alu_conv.conf
Loaded in RTL config file ../../alu_conv.conf.
<CMD> compileDesign -noCommit
Prepare to launch compileDesign.
      synEffort = medium
      mapEffort = high
      incrEffort = high
      opCond = 
      wlmName = 
      wlmLibrary = 
      wlmMode = 
      rcVar = 
      rcAttr = 
      preloadInclude = 
      postloadInclude = 
      prewriteInclude = 
      endInclude = 
      report = all
      outDir = ./r2g_output
      setupOnly = 0
      removeTempFiles = 0

Launching rc -f ./r2g_input/r2g.tcl -logfile /dev/null ...
Finished loading tool scripts (9 seconds elapsed)

                       Cadence Encounter(R) RTL Compiler
          Version RC14.20 - v14.20-p005_1 (64-bit), built Oct 28 2014


Copyright notice: Copyright 1997-2014 Cadence Design Systems, Inc. All rights 
reserved worldwide. 

WARNING: This version of RC is 945 days old.
         Visit downloads.cadence.com for the latest release of RC.


================================================================================
                  Welcome to Cadence Encounter(R) RTL Compiler

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  disable_power_mode_factorization
            design  dp_perform_rewriting_operations
            design  lp_clock_gating_hierarchical
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  gint_has_connected_pg_pin
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  hier_net
               net  logic0_driven
               net  logic1_driven
      power_domain  shutoff_signal
      power_domain  shutoff_signal_polarity
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  driver_for_unloaded_ports
              root  enable_parallel_iopt
              root  enc_in_place_opt
              root  enc_opt_drv
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  lp_clock_gating_hierarchical
              root  lp_insert_clock_gating_incremental
              root  lp_iopt_mvt_multipass_flow
              root  lp_multi_vt_optimization_effort
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  power_optimization_effort
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations
         subdesign  lp_clock_gating_hierarchical

Send us feedback at rc_feedback@cadence.com.
================================================================================

Sourcing './r2g_input/r2g.tcl' (Tue May 30 11:43:04 -0500 2017)...
Start at: 05/30/2017 11:43:04
Sourcing '/vol/cadence2014/RC142/tools.lnx86/lib/etc/load_etc.tcl' (Tue May 30 11:43:04 -0500 2017)...
Sourcing '/vol/cadence2014/RC142/tools.lnx86/lib/etc/toolbox/insert_io_buffers.tcl' (Tue May 30 11:43:04 -0500 2017)...
Sourcing '/vol/cadence2014/RC142/tools.lnx86/lib/etc/toolbox/performance_statistics.tcl' (Tue May 30 11:43:04 -0500 2017)...
  Setting attribute of root '/': 'information_level' = 9
  Setting attribute of root '/': 'hdl_max_loop_limit' = 1024
  Setting attribute of root '/': 'hdl_reg_naming_style' = %s_reg%s
  Setting attribute of root '/': 'gen_module_prefix' = G2C_DP_
  Setting attribute of root '/': 'optimize_constant_0_flops' = false
  Setting attribute of root '/': 'optimize_constant_1_flops' = false
  Setting attribute of root '/': 'input_pragma_keyword' = cadence synopsys get2chip g2c
  Setting attribute of root '/': 'synthesis_off_command' = translate_off
  Setting attribute of root '/': 'synthesis_on_command' = translate_on
  Setting attribute of root '/': 'input_case_cover_pragma' = full_case
  Setting attribute of root '/': 'input_case_decode_pragma' = parallel_case
  Setting attribute of root '/': 'input_synchro_reset_pragma' = sync_set_reset
  Setting attribute of root '/': 'input_synchro_reset_blk_pragma' = sync_set_reset_local
  Setting attribute of root '/': 'input_asynchro_reset_pragma' = async_set_reset
  Setting attribute of root '/': 'input_asynchro_reset_blk_pragma' = async_set_reset_local
  Setting attribute of root '/': 'script_begin' = dc_script_begin
  Setting attribute of root '/': 'script_end' = dc_script_end
  Setting attribute of message 'LBR-30': 'max_print' = 0
  Setting attribute of message 'LBR-31': 'max_print' = 0
  Setting attribute of root '/': 'shrink_factor' = 1.0
  Setting attribute of root '/': 'hdl_search_path' = ./
  Setting attribute of root '/': 'lib_search_path' = ./
    Loading library /vol/ece303/encounter_tutorial/NangateOpenCellLibrary_typical.lib
Info    : An unsupported construct was detected in this library. [LBR-40]
        : (NangateOpenCellLibrary_typical.lib, block starting at: 48) Unknown Liberty attribute (library_features) encountered. Ignoring
        : Check to see if this construct is really needed for synthesis.  Many liberty constructs are not actually required.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI22_X4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library.
Info    : Could not find an attribute in the library. [LBR-436]
        : Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library.

  Message Summary for Library /vol/ece303/encounter_tutorial/NangateOpenCellLibrary_typical.lib:
  **********************************************************************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  **********************************************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'NangateOpenCellLibrary_typical.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
  Setting attribute of root '/': 'library' = /vol/ece303/encounter_tutorial/NangateOpenCellLibrary_typical.lib
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via9_0' has no resistance value.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Make sure to check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'FA_X1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'FA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'FA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'HA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'HA_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'S' and 'Z' in libcell 'MUX2_X2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'ZN' in libcell 'XNOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'ZN' in libcell 'XNOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'ZN' in libcell 'XNOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'ZN' in libcell 'XNOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2_X1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'Z' in libcell 'XOR2_X2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'Z' in libcell 'XOR2_X2'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'NangateOpenCellLibrary_typical.lib', Total cells: 134, Unusable cells: 10.
	List of unusable cells: 'ANTENNA_X1 FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 LOGIC0_X1 LOGIC1_X1 TLAT_X1 .'
        : For more information, refer to 'Cells Identified as Unusable' in the RC User Guide. The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'lef_library' = /vol/ece303/encounter_tutorial/NangateOpenCellLibrary.lef

EC INFO: Total cpu-time and memory after SETUP: 5 sec., 114.00 MBytes.

  Setting attribute of root '/': 'hdl_language' = v2001
            Reading Verilog file './../../alu_conv.v'

EC INFO: Total cpu-time and memory after LOAD: 5 sec., 114.00 MBytes.

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'NangateOpenCellLibrary_typical.lib', Total cells: 134, Unusable cells: 10.
	List of unusable cells: 'ANTENNA_X1 FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 LOGIC0_X1 LOGIC1_X1 TLAT_X1 .'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'alu_conv' from file './../../alu_conv.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'alu_conv' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'A_int' [16] doesn't match the width of right hand side [32] in assignment in file './../../alu_conv.v' on line 14.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'B_int' [16] doesn't match the width of right hand side [32] in assignment in file './../../alu_conv.v' on line 15.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'C_int' [18] doesn't match the width of right hand side [32] in assignment in file './../../alu_conv.v' on line 16.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'Y' [18] doesn't match the width of right hand side [32] in assignment in file './../../alu_conv.v' on line 18.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'C_int' [18] doesn't match the width of right hand side [16] in assignment in file './../../alu_conv.v' on line 28.
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=17) at line 28 in the file './../../alu_conv.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=16 Z=17) at line 28 in the file './../../alu_conv.v' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation '/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=18 Z=18) at line 33 in the file './../../alu_conv.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=16 B=18 Z=18) at line 33 in the file './../../alu_conv.v' will be considered in the following order: {'/hdl_libraries/GB/components/add_unsigned/implementations/very_fast' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/medium' (priority 1), '/hdl_libraries/GB/components/add_unsigned/implementations/slow' (priority 1)}
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'alu_conv'.
        Computing net loads.
  Setting attribute of root '/': 'remove_assigns' = true

EC INFO: Total cpu-time and memory after ELAB: 5 sec., 115.00 MBytes.

  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'NangateOpenCellLibrary_typical.lib', Total cells: 134, Unusable cells: 10.
	List of unusable cells: 'ANTENNA_X1 FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 LOGIC0_X1 LOGIC1_X1 TLAT_X1 .'
Error   : A command argument is of the wrong type. [TUI-66] [parse_options]
        : A floating point number was expected, but '?max' was seen instead.
        : Check the command usage and correct the input to the command.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '31' of the SDC file '../../alu_conv.sdc': set_input_delay ?max 0.2 -clock clk [get_ports [list A B]].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Error   : A command argument is of the wrong type. [TUI-66] [parse_options]
        : A floating point number was expected, but '?min' was seen instead.

Usage: set_input_delay  [-clock <clock>] [-clock_rise] [-clock_fall]
           [-level_sensitive] [-network_latency_included]
           [-source_latency_included] [-max] [-min] [-rise] [-fall] [-add_delay]
           [-name <string>] <float> <port|pin|port_bus>+

    [-clock <clock>]:
        the clock waveform 
    [-clock_rise]:
        rise clock edge 
    [-clock_fall]:
        fall clock edge 
    [-level_sensitive]:
        clocked obj is a latch 
    [-network_latency_included]:
        value includes clock latency 
    [-source_latency_included]:
        value includes clock latency 
    [-max]:
        maximum delays 
    [-min]:
        minimum delays 
    [-rise]:
        rise delays 
    [-fall]:
        fall delays 
    [-add_delay]:
        don't remove existing delays 
    [-name <string>]:
        a name for the external delay object 
    <float>:
        delay value 
    <port|pin|port_bus>+:
        ports to receive the external delay 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '32' of the SDC file '../../alu_conv.sdc': set_input_delay ?min 0.2 -clock clk [get_ports [list A B]].
Error   : A command argument did not match any of the acceptable command options. [TUI-64] [parse_options]
        : The argument in question is '?capacitance'.
        : Check the command usage and correct the input to the command.

Usage: set_units  [-capacitance <string>] [-resistance <string>] [-time <string>]
           [-voltage <string>] [-current <string>] [-power <string>]

    [-capacitance <string>]:
        the format for specifying the capacitance unit is (optional 
        float)(optional scale_value f|p|n|u|m|k|M)F 
    [-resistance <string>]:
        the format for specifying the resistance unit is (optional 
        float)(optional scale_value f|p|n|u|m|k|M)Ohm 
    [-time <string>]:
        the format for specifying the time unit is (optional float)(optional 
        scale_value f|p|n|u|m|k|M)s 
    [-voltage <string>]:
        the format for specifying the voltage unit is (optional float)(optional 
        scale_value f|p|n|u|m|k|M)V 
    [-current <string>]:
        the format for specifying the current unit is (optional float)(optional 
        scale_value f|p|n|u|m|k|M)A 
    [-power <string>]:
        the format for specifying the power unit is (optional float)(optional 
        scale_value f|p|n|u|m|k|M)W 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '35' of the SDC file '../../alu_conv.sdc': set_units ?capacitance 1.0pF.
Error   : A command argument did not match any of the acceptable command options. [TUI-64] [parse_options]
        : The argument in question is '?time'.

Usage: set_units  [-capacitance <string>] [-resistance <string>] [-time <string>]
           [-voltage <string>] [-current <string>] [-power <string>]

    [-capacitance <string>]:
        the format for specifying the capacitance unit is (optional 
        float)(optional scale_value f|p|n|u|m|k|M)F 
    [-resistance <string>]:
        the format for specifying the resistance unit is (optional 
        float)(optional scale_value f|p|n|u|m|k|M)Ohm 
    [-time <string>]:
        the format for specifying the time unit is (optional float)(optional 
        scale_value f|p|n|u|m|k|M)s 
    [-voltage <string>]:
        the format for specifying the voltage unit is (optional float)(optional 
        scale_value f|p|n|u|m|k|M)V 
    [-current <string>]:
        the format for specifying the current unit is (optional float)(optional 
        scale_value f|p|n|u|m|k|M)A 
    [-power <string>]:
        the format for specifying the power unit is (optional float)(optional 
        scale_value f|p|n|u|m|k|M)W 
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '36' of the SDC file '../../alu_conv.sdc': set_units ?time 1.0ns.
            Reading file '/home/bwj4163/eecs303/newlab/alu/synthesis/../../alu_conv.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"              - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"             - successful      2 , failed      0 (runtime  0.00)
 "create_clock"            - successful      1 , failed      0 (runtime  0.00)
 "current_design"          - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"              - successful      2 , failed      0 (runtime  0.00)
 "get_ports"               - successful      3 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"   - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"         - successful      0 , failed      2 (runtime  0.00)
 "set_load"                - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"     - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"      - successful      1 , failed      0 (runtime  0.00)
 "set_units"               - successful      0 , failed      2 (runtime  0.00)
Warning : Total failed commands during read_sdc are 4
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0

EC INFO: Total cpu-time and memory after CONSTRAINT: 5 sec., 115.00 MBytes.


EC INFO: Total numbers of exceptions: 6


EC INFO: Total cpu-time and memory after POST-SDC: 5 sec., 115.00 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
        : Use 'report timing -lint' for more information.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.

EC INFO: Reporting Initial QoR below...

============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.20 - v14.20-p005_1
  Generated on:           May 30 2017  11:43:08 am
  Module:                 alu_conv
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock Period 
-------------
clk   1000.0 


  Cost    Critical       Violating 
 Group   Path Slack TNS    Paths   
-----------------------------------
C2C           463.0   0          0 
C2O        No paths   0            
clk        No paths   0            
default    No paths   0            
I2C        No paths   0            
I2O        No paths   0            
-----------------------------------
Total                 0          0 

Instance Count
--------------
Leaf Instance Count             546 
Sequential Instance Count        70 
Combinational Instance Count    476 
Hierarchical Instance Count      10 

Area
----
Cell Area                          1225.863
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    1225.863
Net Area                           42.067
Total Area (Cell+Physical+Net)     1267.930

Max Fanout                         140 (n_79)
Min Fanout                         0 (mux_state_13_20/z[1])
Average Fanout                     1.7
Terms to net ratio                 2.3
Terms to instance ratio            3.7
Runtime                            5.000 seconds
Elapsed Runtime                    17 seconds
RC peak memory usage:              117.00 
EDI peak memory usage:             no_value 
Hostname                           tlab-01.ece.northwestern.edu

EC INFO: Reporting Initial Summary below...

============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.20 - v14.20-p005_1
  Generated on:           May 30 2017  11:43:08 am
  Module:                 alu_conv
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------

 Slack      Endpoint    Cost Group 
----------------------------------------
 +463ps C_int_reg[17]/d C2C        


	Area
	----

Instance  Cells  Cell Area  Net Area  Total Area 
-------------------------------------------------
alu_conv    546       1226        42        1268 

	Design Rule Check
	-----------------

Max_transition design rule: no violations.

Max_capacitance design rule: no violations.


Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         1.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         1.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         1.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'alu_conv' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'mux_A_int_13_20', 'mux_B_int_13_20', 'mux_C_int_13_20', 'mux_Y_13_20', 
'mux_state_13_20'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances,        set the 'information_level' attribute to 2 or above.
Info    : Optimizing RTL. [RTLOPT-1]
        : Optimizing RTL in 'alu_conv' using 'medium' effort.
Info    : Optimization score is better. [RTLOPT-50]
        : New score: WNS=0, TNS =0, Area=92457800; Old score: WNS=LLONG_MAX, TNS =LLONG_MAX, Area=LLONG_MAX
Info    : Optimization score is the same. [RTLOPT-52]
        : New score: WNS=0, TNS =0, Area=92457800; Old score: WNS=0, TNS =0, Area=92457800
Info    : Optimization score is better. [RTLOPT-50]
        : New score: WNS=0, TNS =0, Area=76516800; Old score: WNS=0, TNS =0, Area=92457800
Info    : Done optimizing RTL. [RTLOPT-2]
        : Done optimizing RTL in 'alu_conv'.
      Removing temporary intermediate hierarchies under alu_conv
              Optimizing muxes in design 'alu_conv'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'alu_conv' to generic gates.
        Computing net loads.

EC INFO: Total cpu-time and memory after SYN2GEN: 6 sec., 118.00 MBytes.

        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         1.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         1.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         1.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'alu_conv' using 'high' effort.
      Mapping 'alu_conv'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|1] ...
          Analyzing hierarchical boundaries
Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'case_handle_real_constants_too', value: '0' (default: '1')
        : Some Tcl variables are used internally to enable features that are not officially supported.
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) alu_conv...
          Done structuring (delay-based) alu_conv
          Structuring (delay-based) G2C_DP_add_unsigned_2...
Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'prcode_bt_scale', value: '100' (default: '50')
            Starting partial collapsing (xors only) G2C_DP_add_unsigned_2
Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'gbf_factor_xor_penalty', value: '10' (default: '2')
            Finished partial collapsing.
            Starting partial collapsing  G2C_DP_add_unsigned_2
            Finished partial collapsing.
          Done structuring (delay-based) G2C_DP_add_unsigned_2
        Mapping component G2C_DP_add_unsigned_2...
          Structuring (delay-based) G2C_DP_add_unsigned...
            Starting partial collapsing (xors only) G2C_DP_add_unsigned
            Finished partial collapsing.
            Starting partial collapsing  G2C_DP_add_unsigned
            Finished partial collapsing.
          Done structuring (delay-based) G2C_DP_add_unsigned
        Mapping component G2C_DP_add_unsigned...
          Structuring (delay-based) logic partition in alu_conv...
            Starting partial collapsing  mux_ctl_0x
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) logic partition in alu_conv
        Mapping logic partition in alu_conv...
 
Global mapping target info
==========================
Cost Group 'C2C' target slack:    27 ps
Target path end-point (Pin: C_int_reg[17]/d)

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
       Pin                    Type          Fanout Load Arrival   
                                                   (fF)   (ps)    
------------------------------------------------------------------
(clock clk)         <<<  launch                               0 R 
mux_ctl_0xi
  C_int_reg[0]/clk                                                
  C_int_reg[0]/q    (u)  unmapped_d_flop         5 25.0           
mux_ctl_0xi/add_33_48_B[0] 
add_33_48/B[0] 
  g2/in_1                                                         
  g2/z              (u)  unmapped_nand2          3 15.0           
  g702/in_0                                                       
  g702/z            (u)  unmapped_complex2       1  5.0           
  g698/in_0                                                       
  g698/z            (u)  unmapped_nand2          3 15.0           
  g692/in_1                                                       
  g692/z            (u)  unmapped_nand2          1  5.0           
  g691/in_1                                                       
  g691/z            (u)  unmapped_nand2          3 15.0           
  g688/in_1                                                       
  g688/z            (u)  unmapped_nand2          1  5.0           
  g684/in_0                                                       
  g684/z            (u)  unmapped_nand2          4 20.0           
  g682/in_0                                                       
  g682/z            (u)  unmapped_complex2       1  5.0           
  g677/in_1                                                       
  g677/z            (u)  unmapped_complex2       3 15.0           
  g672/in_1                                                       
  g672/z            (u)  unmapped_nand2          1  5.0           
  g668/in_1                                                       
  g668/z            (u)  unmapped_nand2          3 15.0           
  g664/in_0                                                       
  g664/z            (u)  unmapped_nand2          1  5.0           
  g663/in_0                                                       
  g663/z            (u)  unmapped_nand2          4 20.0           
  g658/in_1                                                       
  g658/z            (u)  unmapped_complex2       2 10.0           
  g655/in_0                                                       
  g655/z            (u)  unmapped_or2            1  5.0           
  g647/in_1                                                       
  g647/z            (u)  unmapped_complex2       4 20.0           
  g641/in_0                                                       
  g641/z            (u)  unmapped_complex2       1  5.0           
  g640/in_1                                                       
  g640/z            (u)  unmapped_complex2       3 15.0           
  g635/in_1                                                       
  g635/z            (u)  unmapped_nand2          1  5.0           
  g628/in_1                                                       
  g628/z            (u)  unmapped_nand2          3 15.0           
  g624/in_1                                                       
  g624/z            (u)  unmapped_nand2          1  5.0           
  g623/in_1                                                       
  g623/z            (u)  unmapped_nand2          3 15.0           
  g158/in_0                                                       
  g158/z            (u)  unmapped_nand2          2 10.0           
  g618/in_0                                                       
  g618/z            (u)  unmapped_or2            1  5.0           
  g619/in_1                                                       
  g619/z            (u)  unmapped_nand2          1  5.0           
add_33_48/Z[17] 
mux_ctl_0xi/add_33_48_Z[17] 
  g397/in_1                                                       
  g397/z            (u)  unmapped_complex2       1  5.0           
  g365/in_1                                                       
  g365/z            (u)  unmapped_nand2          1  5.0           
  C_int_reg[17]/d   <<<  unmapped_d_flop                          
  C_int_reg[17]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                           1000 R 
                         uncertainty                              
------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : mux_ctl_0xi/C_int_reg[0]/clk
End-point    : mux_ctl_0xi/C_int_reg[17]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 209ps.
 
          Restructuring (delay-based) mux_ctl_0x...
          Done restructuring (delay-based) mux_ctl_0x
        Optimizing component mux_ctl_0x...
          Restructuring (delay-based) G2C_DP_add_unsigned_2...
          Done restructuring (delay-based) G2C_DP_add_unsigned_2
        Optimizing component G2C_DP_add_unsigned_2...
        Early Area Reclamation for G2C_DP_add_unsigned_2 'very_fast' (slack=45, area=126)...
                  			o_slack=26,  bc_slack=64
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
        Early Area Reclamation for G2C_DP_add_unsigned 'very_fast' (slack=49, area=118)...
                  			o_slack=33,  bc_slack=65
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
          Restructuring (delay-based) G2C_DP_add_unsigned...
          Done restructuring (delay-based) G2C_DP_add_unsigned
        Optimizing component G2C_DP_add_unsigned...
 
Global mapping timing result
============================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
       Pin                Type       Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock clk)             launch                                    0 R 
mux_ctl_0xi
  A_int_reg[1]/CK                                   0             0 R 
  A_int_reg[1]/Q        SDFFR_X2          7 11.5   24  +105     105 F 
mux_ctl_0xi/add_28_48_A[1] 
add_28_48/A[1] 
  g1192/A1                                               +0     105   
  g1192/ZN              OR2_X1            1  1.8    9   +52     157 F 
  g1155/B2                                               +0     157   
  g1155/ZN              AOI21_X1          2  5.9   41   +52     209 R 
  g1152/B1                                               +0     209   
  g1152/ZN              OAI21_X2          1  1.9   13   +17     226 F 
  g1151/A                                                +0     226   
  g1151/ZN              INV_X1            2  4.5   13   +22     248 R 
  g1148/B1                                               +0     248   
  g1148/ZN              OAI21_X1          1  1.9   10   +15     263 F 
  g1147/A                                                +0     263   
  g1147/ZN              INV_X1            2  4.5   13   +20     284 R 
  g1144/B1                                               +0     284   
  g1144/ZN              OAI21_X1          1  1.9   10   +15     299 F 
  g1143/A                                                +0     299   
  g1143/ZN              INV_X1            2  4.5   13   +20     320 R 
  g1140/B1                                               +0     320   
  g1140/ZN              OAI21_X1          1  1.9   10   +15     335 F 
  g1139/A                                                +0     335   
  g1139/ZN              INV_X1            2  5.9   16   +24     359 R 
  g1136/B1                                               +0     359   
  g1136/ZN              OAI21_X2          1  3.3   12   +16     375 F 
  g1135/A                                                +0     375   
  g1135/ZN              INV_X2            2  5.9   10   +17     392 R 
  g1132/B1                                               +0     392   
  g1132/ZN              OAI21_X2          1  3.3   12   +14     406 F 
  g1131/A                                                +0     406   
  g1131/ZN              INV_X2            2  6.1   10   +18     424 R 
  g1129/A1                                               +0     424   
  g1129/ZN              NOR2_X2           2  4.1   11    +9     433 F 
  g1126/B1                                               +0     433   
  g1126/ZN              AOI21_X2          2  5.9   27   +33     466 R 
  g1123/B1                                               +0     466   
  g1123/ZN              OAI21_X2          2  3.6   12   +18     484 F 
  g1120/A1                                               +0     484   
  g1120/ZN              NAND2_X1          1  3.5   13   +20     505 R 
  g1118/A1                                               +0     505   
  g1118/ZN              NAND2_X2          2  7.8   11   +19     524 F 
  g1115/A1                                               +0     524   
  g1115/ZN              NAND2_X4          1  6.4   10   +15     539 R 
  g1113/A1                                               +0     539   
  g1113/ZN              NAND2_X4          2  7.8    8   +13     552 F 
  g1110/A1                                               +0     552   
  g1110/ZN              NAND2_X4          1  6.4   10   +14     566 R 
  g1108/A1                                               +0     566   
  g1108/ZN              NAND2_X4          2  8.4    9   +14     580 F 
  g1106/A1                                               +0     580   
  g1106/ZN              NAND2_X4          1  6.4   10   +14     594 R 
  g1104/A1                                               +0     594   
  g1104/ZN              NAND2_X4          2  4.2    7   +11     605 F 
  g1102/A                                                +0     605   
  g1102/ZN              XNOR2_X1          1  1.9   10   +37     642 F 
add_28_48/Z[15] 
mux_ctl_0xi/add_28_48_Z[15] 
  g731/C1                                                +0     642   
  g731/ZN               AOI222_X1         1  2.1   50   +88     730 R 
  g722/A                                                 +0     730   
  g722/ZN               INV_X1            1  1.5   11    +9     739 F 
  C_int_reg[15]/D  <<<  DFFR_X1                          +0     739   
  C_int_reg[15]/CK      setup                       0   +42     780 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                1000 R 
                        uncertainty                     -50     950 R 
----------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :     170ps 
Start-point  : mux_ctl_0xi/A_int_reg[1]/CK
End-point    : mux_ctl_0xi/C_int_reg[15]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                 2106        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           C2C                27      170     1000 

 
Global incremental target info
==============================
Cost Group 'C2C' target slack:    18 ps
Target path end-point (Pin: C_int_reg[16]/D (DFFR_X1/D))

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
       Pin                Type       Fanout Load Arrival   
                                            (fF)   (ps)    
-----------------------------------------------------------
(clock clk)        <<<  launch                         0 R 
mux_ctl_0xi
  A_int_reg[1]/CK                                          
  A_int_reg[1]/Q        SDFFR_X2          7 11.5           
mux_ctl_0xi/add_28_48_A[1] 
add_28_48/A[1] 
  g1192/A1                                                 
  g1192/ZN              OR2_X1            1  1.8           
  g1155/B2                                                 
  g1155/ZN              AOI21_X1          2  5.9           
  g1152/B1                                                 
  g1152/ZN              OAI21_X2          1  1.9           
  g1151/A                                                  
  g1151/ZN              INV_X1            2  4.5           
  g1148/B1                                                 
  g1148/ZN              OAI21_X1          1  1.9           
  g1147/A                                                  
  g1147/ZN              INV_X1            2  4.5           
  g1144/B1                                                 
  g1144/ZN              OAI21_X1          1  1.9           
  g1143/A                                                  
  g1143/ZN              INV_X1            2  4.5           
  g1140/B1                                                 
  g1140/ZN              OAI21_X1          1  1.9           
  g1139/A                                                  
  g1139/ZN              INV_X1            2  5.9           
  g1136/B1                                                 
  g1136/ZN              OAI21_X2          1  3.3           
  g1135/A                                                  
  g1135/ZN              INV_X2            2  5.9           
  g1132/B1                                                 
  g1132/ZN              OAI21_X2          1  3.3           
  g1131/A                                                  
  g1131/ZN              INV_X2            2  6.1           
  g1129/A1                                                 
  g1129/ZN              NOR2_X2           2  4.1           
  g1126/B1                                                 
  g1126/ZN              AOI21_X2          2  5.9           
  g1123/B1                                                 
  g1123/ZN              OAI21_X2          2  3.6           
  g1120/A1                                                 
  g1120/ZN              NAND2_X1          1  3.5           
  g1118/A1                                                 
  g1118/ZN              NAND2_X2          2  7.8           
  g1115/A1                                                 
  g1115/ZN              NAND2_X4          1  6.4           
  g1113/A1                                                 
  g1113/ZN              NAND2_X4          2  7.8           
  g1110/A1                                                 
  g1110/ZN              NAND2_X4          1  6.4           
  g1108/A1                                                 
  g1108/ZN              NAND2_X4          2  8.4           
  g1106/A1                                                 
  g1106/ZN              NAND2_X4          1  6.4           
  g1104/A1                                                 
  g1104/ZN              NAND2_X4          2  4.2           
  g1103/A1                                                 
  g1103/ZN              NAND2_X1          1  2.0           
  g1101/A1                                                 
  g1101/ZN              NAND2_X1          1  1.9           
add_28_48/Z[16] 
mux_ctl_0xi/add_28_48_Z[16] 
  g732/C1                                                  
  g732/ZN               AOI222_X1         1  2.1           
  g723/A                                                   
  g723/ZN               INV_X1            1  1.5           
  C_int_reg[16]/D  <<<  DFFR_X1                            
  C_int_reg[16]/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                     1000 R 
                        uncertainty                        
-----------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Start-point  : mux_ctl_0xi/A_int_reg[1]/CK
End-point    : mux_ctl_0xi/C_int_reg[16]/D

The global mapper estimates a slack for this path of 129ps.
 
 
Global incremental timing result
================================
        Tracing clock networks.
        Levelizing the circuit.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
       Pin                Type       Fanout Load Slew Delay Arrival   
                                            (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------
(clock clk)             launch                                    0 R 
mux_ctl_0xi
  C_int_reg[0]/CK                                   0             0 R 
  C_int_reg[0]/Q        DFFR_X2           3  6.9   14  +132     132 R 
mux_ctl_0xi/add_33_48_B[0] 
add_33_48/B[0] 
  g1194/A                                                +0     132   
  g1194/CO              HA_X1             2  4.8   15   +40     172 R 
  g1191/B1                                               +0     172   
  g1191/ZN              AOI21_X1          2  4.2   12   +21     194 F 
  g1186/B1                                               +0     194   
  g1186/ZN              OAI21_X1          1  2.1   20   +30     224 R 
  g1185/A                                                +0     224   
  g1185/ZN              INV_X1            2  4.2    9   +14     238 F 
  g1182/B1                                               +0     238   
  g1182/ZN              OAI21_X1          1  2.1   20   +29     267 R 
  g1181/A                                                +0     267   
  g1181/ZN              INV_X1            2  4.2    9   +14     281 F 
  g1178/B1                                               +0     281   
  g1178/ZN              OAI21_X1          1  2.1   20   +29     310 R 
  g1177/A                                                +0     310   
  g1177/ZN              INV_X1            2  4.2    9   +14     324 F 
  g1174/B1                                               +0     324   
  g1174/ZN              OAI21_X1          1  2.1   20   +29     353 R 
  g1173/A                                                +0     353   
  g1173/ZN              INV_X1            2  4.2    9   +14     367 F 
  g1170/B1                                               +0     367   
  g1170/ZN              OAI21_X1          2  6.2   39   +50     417 R 
  g1167/A1                                               +0     417   
  g1167/ZN              NAND2_X1          1  1.9   13   +19     436 F 
  g1165/A1                                               +0     436   
  g1165/ZN              NAND2_X1          3  6.2   20   +28     463 R 
  g1161/A1                                               +0     463   
  g1161/ZN              NAND3_X1          2  3.0   14   +25     488 F 
  g1157/B1                                               +0     488   
  g1157/ZN              OAI21_X1          2  6.2   39   +52     540 R 
  g1153/A1                                               +0     540   
  g1153/ZN              NAND2_X1          1  1.9   13   +19     559 F 
  g1151/A1                                               +0     559   
  g1151/ZN              NAND2_X1          2  6.2   20   +28     587 R 
  g1147/A1                                               +0     587   
  g1147/ZN              NAND2_X1          1  1.9    9   +16     603 F 
  g1145/A1                                               +0     603   
  g1145/ZN              NAND2_X1          2  6.2   20   +26     628 R 
  g1142/A1                                               +0     628   
  g1142/ZN              NAND2_X1          1  1.9    9   +16     644 F 
  g1140/A1                                               +0     644   
  g1140/ZN              NAND2_X1          1  3.2   13   +18     663 R 
  g1138/CI                                               +0     663   
  g1138/CO              FA_X1             2  4.4   16   +51     714 R 
  g1137/A1                                               +0     714   
  g1137/ZN              NAND2_X1          1  2.6    9   +17     731 F 
  g1249/A                                                +0     731   
  g1249/Z               XOR2_X1           1  1.9   12   +50     781 F 
  g1134/A                                                +0     781   
  g1134/ZN              INV_X1            1  2.0    8   +15     796 R 
add_33_48/Z[17] 
mux_ctl_0xi/add_33_48_Z[17] 
  g802/B1                                                +0     796   
  g802/ZN               AOI22_X1          1  1.9   17   +19     815 F 
  g776/A                                                 +0     815   
  g776/ZN               INV_X1            1  1.5    8   +16     831 R 
  C_int_reg[17]/D  <<<  DFFRS_X1                         +0     831   
  C_int_reg[17]/CK      setup                       0   +33     864 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                1000 R 
                        uncertainty                     -50     950 R 
----------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      86ps 
Start-point  : mux_ctl_0xi/C_int_reg[0]/CK
End-point    : mux_ctl_0xi/C_int_reg[17]/D

 
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr                1950        0 

    Cost Group            Target    Slack    Clock
--------------------------------------------------
           C2C                18       86     1000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
Info    : 'Conformal LEC14.1-p100' or later builds is recommended for verification. [WDO-600]
        : The use of 'Conformal LEC14.1-p100' or later builds is recommended to get better verification results.
Generating a dofile for design 'alu_conv' in file 'fv/alu_conv/rtl_to_g1.do' ...
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'alu_conv'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'alu_conv' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
        : Switching to Normal Incremental Optimization flow.
Warning : Internal Tcl control variable has been changed. [TUI-668]
        : Variable 'incremental_opto', value: '0' (default: '1')
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'alu_conv'.

EC INFO: Total cpu-time and memory after SYN2MAP: 9 sec., 125.00 MBytes.

        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Potential variable name conflict. [TUI-666]
        : A variable that controls the tool's behavior was set. The 'incremental_opto' variable has the same name as an internal variable.
        : Some Tcl variables are used internally to enable features that are not officially supported. If this variable was set as a part of a script that was not intended to change the tool's behavior (perhaps as a temporary variable to store a command result), choose another variable name. Otherwise, this variable name could produce unintended results. If you are setting this variable to change the tool's behavior, this warning can be ignored.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         1.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         1.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         1.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'alu_conv' using 'high' effort.
Warning : The Parallel Incremental Optimization failed. [MAP-136]
        : Cannot run parallel IOPT, design size less than 130000
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  1950        0         0         0       42
 const_prop                 1950        0         0         0       42
 simp_cc_inputs             1940        0         0         0       42
 hi_fo_buf                  1940        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 1940        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1940        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        32  (        0 /        0 )  0.00
        plc_star        32  (        0 /        0 )  0.00
      drc_buf_sp        64  (        0 /       32 )  0.01
        drc_bufs        64  (        0 /       32 )  0.02
        drc_fopt        32  (        0 /        0 )  0.00
        drc_bufb        32  (        0 /        0 )  0.00
      simple_buf        32  (        0 /        0 )  0.00
             dup        32  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        32  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1940        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1940        0         0         0       42
 seq_res_area               1939        0         0         0       42
 seq_res_area               1932        0         0         0       42
 io_phase                   1889        0         0         0       42
 gate_comp                  1868        0         0         0       42
 glob_area                  1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         4  (        2 /        2 )  0.43
        io_phase        15  (       15 /       15 )  0.02
       gate_comp        12  (        9 /        9 )  0.04
       gcomp_mog        10  (        0 /        0 )  0.03
       glob_area        32  (       10 /       32 )  0.01
       area_down         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        32  (        0 /        0 )  0.00
        plc_star        32  (        0 /        0 )  0.00
        drc_bufs        64  (        0 /       32 )  0.01
        drc_fopt        32  (        0 /        0 )  0.00
        drc_bufb        32  (        0 /        0 )  0.00
      simple_buf        32  (        0 /        0 )  0.00
             dup        32  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        32  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         3  (        0 /        0 )  0.02
       gcomp_mog        10  (        0 /        0 )  0.03
       glob_area        32  (        0 /       32 )  0.00
       area_down         2  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        32  (        0 /        0 )  0.00
        plc_star        32  (        0 /        0 )  0.00
        drc_bufs        64  (        0 /       32 )  0.01
        drc_fopt        32  (        0 /        0 )  0.00
        drc_bufb        32  (        0 /        0 )  0.00
      simple_buf        32  (        0 /        0 )  0.00
             dup        32  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        32  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

  Inserting buffers to remove assign statements...
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_tns                   1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_drc                   1859        0         0         0       42

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        32  (        0 /        0 )  0.00
        plc_star        32  (        0 /        0 )  0.00
        drc_bufs        64  (        0 /       32 )  0.01
        drc_fopt        32  (        0 /        0 )  0.00
        drc_bufb        32  (        0 /        0 )  0.00
      simple_buf        32  (        0 /        0 )  0.00
             dup        32  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz        32  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'alu_conv'.

EC INFO: Total cpu-time and memory after INCR: 10 sec., 127.00 MBytes.

        Initializing DRC engine.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.

EC INFO: Total cpu-time and memory after ASSIGN: 10 sec., 127.00 MBytes.

Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Finished SDC export (command execution time mm:ss (real) = 00:01).
Info    : Design has no library or power domains. [ENC_MSV-301]
        : No power domains will be created for Encounter.

EC INFO: Total cpu-time and memory after WRITE: 10 sec., 127.00 MBytes.

  Setting attribute of root '/': 'interconnect_mode' = wireload
  Setting attribute of design 'alu_conv': 'force_wireload' = none
  Setting attribute of root '/': 'wireload_mode' = top
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'Q' in libcell 'TLAT_X1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Found unusable library cells. [LBR-415]
        : Library: 'NangateOpenCellLibrary_typical.lib', Total cells: 134, Unusable cells: 10.
	List of unusable cells: 'ANTENNA_X1 FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32 LOGIC0_X1 LOGIC1_X1 TLAT_X1 .'
        Tracing clock networks.
        Levelizing the circuit.
        Applying wireload models.
        Computing net loads.
        Computing delays.
        Computing arrivals and requireds.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'alu_conv'.
============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.20 - v14.20-p005_1
  Generated on:           May 30 2017  11:43:16 am
  Module:                 alu_conv
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================

       Pin             Type       Fanout Load Slew Delay Arrival   
                                         (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------
(clock clk)          launch                                    0 R 
A_int_reg[0]/CK                                  0             0 R 
A_int_reg[0]/Q       SDFFR_X1          3  7.5   19   +82      82 F 
add_28_48/A[0] 
add_28_48/g1158/A                                     +0      82   
add_28_48/g1158/CO   HA_X1             2  5.4   10   +39     122 F 
add_28_48/g1209/CI                                    +0     122   
add_28_48/g1209/CO   FA_X1             1  1.5   12   +66     188 F 
add_28_48/g1208/A                                     +0     188   
add_28_48/g1208/ZN   INV_X1            2  3.9   12   +20     208 R 
add_28_48/g1152/B1                                    +0     208   
add_28_48/g1152/ZN   OAI21_X1          1  1.5   10   +14     222 F 
add_28_48/g1151/A                                     +0     222   
add_28_48/g1151/ZN   INV_X1            2  3.9   12   +18     240 R 
add_28_48/g1148/B1                                    +0     240   
add_28_48/g1148/ZN   OAI21_X1          1  1.5   10   +14     254 F 
add_28_48/g1147/A                                     +0     254   
add_28_48/g1147/ZN   INV_X1            2  3.9   12   +18     272 R 
add_28_48/g1144/B1                                    +0     272   
add_28_48/g1144/ZN   OAI21_X1          1  1.5   10   +14     286 F 
add_28_48/g1143/A                                     +0     286   
add_28_48/g1143/ZN   INV_X1            2  3.9   12   +18     305 R 
add_28_48/g1224/A1                                    +0     305   
add_28_48/g1224/ZN   NOR2_X1           1  1.5    7    +9     314 F 
add_28_48/g1223/A                                     +0     314   
add_28_48/g1223/ZN   AOI21_X1          2  3.9   32   +50     363 R 
add_28_48/g1222/A1                                    +0     363   
add_28_48/g1222/ZN   NOR2_X1           1  1.5    9   +10     373 F 
add_28_48/g1221/A                                     +0     373   
add_28_48/g1221/ZN   AOI21_X1          2  3.9   32   +50     424 R 
add_28_48/g1220/A1                                    +0     424   
add_28_48/g1220/ZN   NOR2_X1           1  1.5    9   +10     434 F 
add_28_48/g1219/A                                     +0     434   
add_28_48/g1219/ZN   AOI21_X1          2  3.9   32   +50     485 R 
add_28_48/g1129/A1                                    +0     485   
add_28_48/g1129/ZN   NOR2_X1           2  2.3   10   +12     497 F 
add_28_48/g3/B1                                       +0     497   
add_28_48/g3/ZN      OAI21_X1          1  0.9   15   +23     520 R 
add_28_48/g1207/A1                                    +0     520   
add_28_48/g1207/ZN   AND2_X1           2  3.9   13   +39     559 R 
add_28_48/g1123/B1                                    +0     559   
add_28_48/g1123/ZN   OAI21_X1          2  3.6   13   +19     578 F 
add_28_48/g1120/A1                                    +0     578   
add_28_48/g1120/ZN   NAND2_X1          1  1.6   10   +16     594 R 
add_28_48/g1118/A1                                    +0     594   
add_28_48/g1118/ZN   NAND2_X1          2  3.6   10   +17     611 F 
add_28_48/g1115/A1                                    +0     611   
add_28_48/g1115/ZN   NAND2_X1          1  1.6   10   +15     625 R 
add_28_48/g1113/A1                                    +0     625   
add_28_48/g1113/ZN   NAND2_X1          2  3.6   10   +17     642 F 
add_28_48/g1110/A1                                    +0     642   
add_28_48/g1110/ZN   NAND2_X1          1  1.6   10   +15     657 R 
add_28_48/g1108/A1                                    +0     657   
add_28_48/g1108/ZN   NAND2_X1          2  3.6   10   +17     674 F 
add_28_48/g1106/A1                                    +0     674   
add_28_48/g1106/ZN   NAND2_X1          1  1.6   10   +15     688 R 
add_28_48/g1104/A1                                    +0     688   
add_28_48/g1104/ZN   NAND2_X1          2  3.6   10   +17     705 F 
add_28_48/g1102/A                                     +0     705   
add_28_48/g1102/ZN   XNOR2_X1          1  1.5    9   +38     743 F 
add_28_48/Z[15] 
g731/C1                                               +0     743   
g731/ZN              AOI222_X1         1  1.7   47   +84     827 R 
g722/A                                                +0     827   
g722/ZN              INV_X1            1  1.1   10    +8     834 F 
C_int_reg[15]/D      DFFR_X1                          +0     834   
C_int_reg[15]/CK     setup                       0   +41     876 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)          capture                                1000 R 
                     uncertainty                     -50     950 R 
-------------------------------------------------------------------
Cost Group   : 'C2C' (path_group 'C2C')
Timing slack :      74ps 
Start-point  : A_int_reg[0]/CK
End-point    : C_int_reg[15]/D


EC INFO: Total cpu-time and memory after FINAL: 10 sec., 127.00 MBytes.


EC INFO: End at: 05/30/2017 11:43:16

EC INFO: Elapsed-time: 12 seconds

rc:/> 
Normal exit.
Finished compileDesign (elapsed-time: 30 seconds, or 0:0:30).

*** Memory Usage v#1 (Current mem = 373.531M, initial mem = 97.723M) ***
*** Message Summary: 0 warning(s), 0 error(s)

--- Ending "Encounter" (totcpu=0:00:42.9, real=0:03:54, mem=373.5M) ---
