<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/impl/gwsynthesis/a2mega.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2mega/hdl/a2mega.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 19 22:30:51 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>52310</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>40604</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>2</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk4x</td>
<td>Base</td>
<td>3.367</td>
<td>297.000
<td>0.000</td>
<td>1.684</td>
<td></td>
<td></td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>clk1x</td>
<td>Base</td>
<td>13.470</td>
<td>74.239
<td>0.000</td>
<td>6.734</td>
<td></td>
<td></td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>clk_g</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_d </td>
</tr>
<tr>
<td>5</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>6</td>
<td>clk_pixel_x5</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT1 </td>
</tr>
<tr>
<td>7</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clocks_pll/PLLA_inst/CLKOUT2 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk4x</td>
<td>297.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk1x</td>
<td>74.239(MHz)</td>
<td>98.057(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_g</td>
<td>50.000(MHz)</td>
<td>268.817(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>74.682(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>65.944(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_pixel_x5!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk4x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk1x</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_g</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel_x5</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel_x5</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>2</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[1]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>3</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[0]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>4</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>5</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[1]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>6</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[0]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>7</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>8</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[1]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>9</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[0]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>10</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>11</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[1]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>12</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[0]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>13</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>14</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[1]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>15</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[0]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>16</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>17</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[1]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>18</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[0]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>19</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>20</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[1]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>21</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[0]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>22</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>23</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/RADDR[1]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>24</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/RADDR[0]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
<tr>
<td>25</td>
<td>2.871</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
<td>clk4x:[R]</td>
<td>clk4x:[R]</td>
<td>3.367</td>
<td>0.000</td>
<td>0.496</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_112_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[16]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>2</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_111_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[15]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>3</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_107_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[11]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>4</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[11]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>5</td>
<td>0.044</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[10]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.282</td>
</tr>
<tr>
<td>6</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[6]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>7</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[5]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>8</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_35_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[3]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>9</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[2]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>10</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_72_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[8]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>11</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_69_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[5]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>12</td>
<td>0.048</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_4_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/DI[4]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.282</td>
</tr>
<tr>
<td>13</td>
<td>0.052</td>
<td>u_ddr3_fb/lb_rd_addr_2_s0/Q</td>
<td>u_ddr3_fb/line_buf_line_buf_0_0_s/ADB[5]</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.284</td>
</tr>
<tr>
<td>14</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_78_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[14]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>15</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_75_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[11]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>16</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_74_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[10]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>17</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_14_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/DI[14]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>18</td>
<td>0.052</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/DI[11]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.282</td>
</tr>
<tr>
<td>19</td>
<td>0.119</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_113_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[17]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.357</td>
</tr>
<tr>
<td>20</td>
<td>0.119</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_106_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[10]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.357</td>
</tr>
<tr>
<td>21</td>
<td>0.123</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_40_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[8]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.357</td>
</tr>
<tr>
<td>22</td>
<td>0.123</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_39_s0/Q</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[7]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.357</td>
</tr>
<tr>
<td>23</td>
<td>0.123</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_71_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[7]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.357</td>
</tr>
<tr>
<td>24</td>
<td>0.123</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_67_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[3]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.357</td>
</tr>
<tr>
<td>25</td>
<td>0.123</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_8_s0/Q</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/DI[8]</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.357</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>9.654</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.517</td>
</tr>
<tr>
<td>2</td>
<td>9.654</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.517</td>
</tr>
<tr>
<td>3</td>
<td>9.654</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.517</td>
</tr>
<tr>
<td>4</td>
<td>9.658</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.504</td>
</tr>
<tr>
<td>5</td>
<td>9.658</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.504</td>
</tr>
<tr>
<td>6</td>
<td>9.658</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.504</td>
</tr>
<tr>
<td>7</td>
<td>9.658</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>3.455</td>
</tr>
<tr>
<td>8</td>
<td>9.664</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.517</td>
</tr>
<tr>
<td>9</td>
<td>9.664</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.517</td>
</tr>
<tr>
<td>10</td>
<td>9.664</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.517</td>
</tr>
<tr>
<td>11</td>
<td>9.664</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.517</td>
</tr>
<tr>
<td>12</td>
<td>9.664</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.517</td>
</tr>
<tr>
<td>13</td>
<td>9.664</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.517</td>
</tr>
<tr>
<td>14</td>
<td>9.682</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.009</td>
<td>8.498</td>
</tr>
<tr>
<td>15</td>
<td>9.754</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.408</td>
</tr>
<tr>
<td>16</td>
<td>9.754</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.408</td>
</tr>
<tr>
<td>17</td>
<td>9.754</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>8.408</td>
</tr>
<tr>
<td>18</td>
<td>9.842</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>3.271</td>
</tr>
<tr>
<td>19</td>
<td>9.842</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>3.271</td>
</tr>
<tr>
<td>20</td>
<td>9.842</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>3.271</td>
</tr>
<tr>
<td>21</td>
<td>9.842</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
<td>clk1x:[R]</td>
<td>clk1x:[R]</td>
<td>13.470</td>
<td>0.009</td>
<td>3.271</td>
</tr>
<tr>
<td>22</td>
<td>9.847</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.324</td>
</tr>
<tr>
<td>23</td>
<td>9.847</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.324</td>
</tr>
<tr>
<td>24</td>
<td>9.847</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.324</td>
</tr>
<tr>
<td>25</td>
<td>9.847</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.000</td>
<td>8.324</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.794</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/mem_rd_data_0_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.942</td>
</tr>
<tr>
<td>2</td>
<td>0.794</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/mem_rd_data_1_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.942</td>
</tr>
<tr>
<td>3</td>
<td>0.794</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/mem_rd_data_2_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.942</td>
</tr>
<tr>
<td>4</td>
<td>0.794</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/mem_rd_data_3_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.942</td>
</tr>
<tr>
<td>5</td>
<td>0.794</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/mem_rd_data_4_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.942</td>
</tr>
<tr>
<td>6</td>
<td>0.794</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/mem_rd_data_5_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.942</td>
</tr>
<tr>
<td>7</td>
<td>0.794</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/mem_rd_data_6_s0/PRESET</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.942</td>
</tr>
<tr>
<td>8</td>
<td>0.806</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_13_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.954</td>
</tr>
<tr>
<td>9</td>
<td>0.806</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_14_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.954</td>
</tr>
<tr>
<td>10</td>
<td>0.806</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.954</td>
</tr>
<tr>
<td>11</td>
<td>0.806</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.954</td>
</tr>
<tr>
<td>12</td>
<td>0.806</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_data_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.954</td>
</tr>
<tr>
<td>13</td>
<td>0.808</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_15_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.956</td>
</tr>
<tr>
<td>14</td>
<td>0.808</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/mem_wr_addr_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.956</td>
</tr>
<tr>
<td>15</td>
<td>0.808</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_10_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.952</td>
</tr>
<tr>
<td>16</td>
<td>0.808</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_11_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.952</td>
</tr>
<tr>
<td>17</td>
<td>0.809</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.957</td>
</tr>
<tr>
<td>18</td>
<td>0.809</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_12_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.957</td>
</tr>
<tr>
<td>19</td>
<td>0.809</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_16_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.957</td>
</tr>
<tr>
<td>20</td>
<td>0.809</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_28_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.957</td>
</tr>
<tr>
<td>21</td>
<td>0.809</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_24_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.953</td>
</tr>
<tr>
<td>22</td>
<td>0.809</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_26_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.953</td>
</tr>
<tr>
<td>23</td>
<td>0.809</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_30_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.953</td>
</tr>
<tr>
<td>24</td>
<td>0.811</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/idle_ctr_0_s3/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.959</td>
</tr>
<tr>
<td>25</td>
<td>0.811</td>
<td>rstn_r_s4/Q</td>
<td>esp32_ospi/proto/rx_byte_7_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.959</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.503</td>
<td>4.503</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>3.503</td>
<td>4.503</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>3.503</td>
<td>4.503</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.503</td>
<td>4.503</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>3.503</td>
<td>4.503</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>3.503</td>
<td>4.503</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.504</td>
<td>4.504</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>3.504</td>
<td>4.504</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>3.504</td>
<td>4.504</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.504</td>
<td>4.504</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk1x</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB69[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB69[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB69[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB69[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB69[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB69[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB69[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB69[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB69[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB60[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB60[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB60[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[6].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB69[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB69[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB69[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB69[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB69[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB69[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB69[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB69[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB69[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[5].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB65[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB65[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB65[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB65[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB65[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB65[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB65[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB65[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB65[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[4].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB67[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB67[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB67[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB67[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB67[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB67[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB67[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB67[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB67[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[3].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB60[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB60[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB60[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB60[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[2].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB67[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB67[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB67[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB67[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB67[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB67[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB67[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB67[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB67[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[1].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB65[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB65[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB65[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[1]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB65[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/RADDR[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB65[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB65[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C64</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C64</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[0]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB65[A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/RADDR[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB65[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB65[A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[0].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.871</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk4x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk4x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>R75C28</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>0.496</td>
<td>0.496</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R75C28</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RPOINT[2]</td>
</tr>
<tr>
<td>0.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB22[B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/RADDR[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.367</td>
<td>3.367</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk4x</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>64</td>
<td>PLL_B[1]</td>
<td>u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB22[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem/FCLK</td>
</tr>
<tr>
<td>3.367</td>
<td>0.000</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB22[B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_gen[7].u_ides8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.496, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_112_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_112_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_112_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[16]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.264</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_111_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_111_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C42[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_111_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.264</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_107_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_107_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C42[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_107_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.264</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C27[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_43_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.044</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C27[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_42_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_38_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[2][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_37_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_35_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_35_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_35_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C26[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_34_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_72_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_72_s0/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_72_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.219</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_69_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_69_s0/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_69_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.219</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_4_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C20[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_4_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.961</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.909</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/lb_rd_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/line_buf_line_buf_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>940</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.677</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C36[2][B]</td>
<td>u_ddr3_fb/lb_rd_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C36[2][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/lb_rd_addr_2_s0/Q</td>
</tr>
<tr>
<td>0.961</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[6][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/line_buf_line_buf_0_0_s/ADB[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>940</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[6][B]</td>
<td>u_ddr3_fb/line_buf_line_buf_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.909</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[6][B]</td>
<td>u_ddr3_fb/line_buf_line_buf_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 49.296%; tC2Q: 0.144, 50.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_78_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_78_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C24[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_78_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.219</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_75_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_75_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C24[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_75_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.219</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_74_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_74_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C24[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_74_s0/Q</td>
</tr>
<tr>
<td>1.308</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.219</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_14_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C21[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_14_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.312</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.030</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C21[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C21[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_11_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.030, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_113_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_113_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C42[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_113_s0/Q</td>
</tr>
<tr>
<td>1.383</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.264</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.213, 59.664%; tC2Q: 0.144, 40.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.119</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_106_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_106_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C42[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_106_s0/Q</td>
</tr>
<tr>
<td>1.383</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.227</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.264</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[8][A]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.213, 59.664%; tC2Q: 0.144, 40.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.227, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_40_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_40_s0/Q</td>
</tr>
<tr>
<td>1.383</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.213, 59.664%; tC2Q: 0.144, 40.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_39_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_39_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C26[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_39_s0/Q</td>
</tr>
<tr>
<td>1.383</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][B]</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.213, 59.664%; tC2Q: 0.144, 40.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_71_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C23[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_71_s0/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R39C23[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_71_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.219</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.213, 59.664%; tC2Q: 0.144, 40.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_67_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.022</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_67_s0/CLK</td>
</tr>
<tr>
<td>1.166</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C23[0][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_67_s0/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.219</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.256</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.213, 59.664%; tC2Q: 0.144, 40.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.219, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.123</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.026</td>
<td>1.026</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_8_s0/CLK</td>
</tr>
<tr>
<td>1.170</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R40C20[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_gwmc_top/phy_rd_data_dly_8_s0/Q</td>
</tr>
<tr>
<td>1.383</td>
<td>0.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td style=" font-weight:bold;">u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.223</td>
<td>1.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.260</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.026, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.213, 59.664%; tC2Q: 0.144, 40.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.223, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C115[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C115[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C115[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C115[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.654</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C115[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.603</td>
<td>4.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C114[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C114[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.586%; route: 7.731, 90.916%; tC2Q: 0.382, 4.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.603</td>
<td>4.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C114[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C114[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.586%; route: 7.731, 90.916%; tC2Q: 0.382, 4.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.603</td>
<td>4.794</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C114[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C114[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C114[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.586%; route: 7.731, 90.916%; tC2Q: 0.382, 4.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.422</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.967</td>
<td>2.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.350</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.817</td>
<td>0.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C33[3][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.250</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R55C33[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>6.422</td>
<td>2.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R71C30[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.428</td>
<td>2.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C30[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>16.081</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R71C30[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 12.518%; route: 2.640, 76.411%; tC2Q: 0.382, 11.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.958, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C116[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C116[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C116[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C116[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C116[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C116[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C116[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C116[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C116[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C116[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C116[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C116[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C116[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C116[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C116[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.616</td>
<td>4.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C116[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C116[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C116[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.579%; route: 7.744, 90.930%; tC2Q: 0.382, 4.491%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.597</td>
<td>4.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C116[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.627</td>
<td>2.109</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C116[2][A]</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0/CLK</td>
</tr>
<tr>
<td>20.280</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C116[2][A]</td>
<td>superserial/COM2/uart_rx_inst/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.589%; route: 7.726, 90.910%; tC2Q: 0.382, 4.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.109, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.507</td>
<td>4.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C118[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C118[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C118[2][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.639%; route: 7.635, 90.812%; tC2Q: 0.382, 4.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.507</td>
<td>4.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C118[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C118[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C118[1][B]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.639%; route: 7.635, 90.812%; tC2Q: 0.382, 4.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.754</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.507</td>
<td>4.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C118[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/loopback_reg_7_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.609</td>
<td>2.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C118[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0/CLK</td>
</tr>
<tr>
<td>20.261</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C118[1][A]</td>
<td>superserial/COM2/uart_tx_inst/loopback_reg_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.639%; route: 7.635, 90.812%; tC2Q: 0.382, 4.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.090, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.967</td>
<td>2.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.350</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.817</td>
<td>0.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C33[3][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.250</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R55C33[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>6.239</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C30[1][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.428</td>
<td>2.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C30[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0/CLK</td>
</tr>
<tr>
<td>16.081</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C30[1][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 13.221%; route: 2.456, 75.086%; tC2Q: 0.382, 11.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.958, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.967</td>
<td>2.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.350</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.817</td>
<td>0.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C33[3][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.250</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R55C33[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>6.239</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C30[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.428</td>
<td>2.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C30[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>16.081</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C30[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 13.221%; route: 2.456, 75.086%; tC2Q: 0.382, 11.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.958, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.967</td>
<td>2.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.350</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.817</td>
<td>0.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C33[3][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.250</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R55C33[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>6.239</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C30[1][B]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.428</td>
<td>2.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C30[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>16.081</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C30[1][B]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 13.221%; route: 2.456, 75.086%; tC2Q: 0.382, 11.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.958, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.081</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk1x:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk1x:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.967</td>
<td>2.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>3.350</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R55C41[0][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>3.817</td>
<td>0.468</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C33[3][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>4.250</td>
<td>0.432</td>
<td>tINS</td>
<td>RF</td>
<td>40</td>
<td>R55C33[3][A]</td>
<td style=" background: #97FFFF;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>6.239</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R70C30[2][A]</td>
<td style=" font-weight:bold;">u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>13.470</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3773</td>
<td>BOTTOMSIDE[2]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.428</td>
<td>2.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C30[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>16.081</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R70C30[2][A]</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>13.470</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.967, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.432, 13.221%; route: 2.456, 75.086%; tC2Q: 0.382, 11.693%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.958, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.424</td>
<td>4.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C117[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C117[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C117[1][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.685%; route: 7.552, 90.720%; tC2Q: 0.382, 4.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.424</td>
<td>4.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C117[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C117[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C117[0][B]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.685%; route: 7.552, 90.720%; tC2Q: 0.382, 4.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.424</td>
<td>4.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C117[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C117[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C117[0][A]</td>
<td>superserial/COM2/uart_rx_inst/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.685%; route: 7.552, 90.720%; tC2Q: 0.382, 4.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>9.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.270</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>2.099</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.482</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>5.419</td>
<td>2.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C114[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.809</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>109</td>
<td>R39C114[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>10.424</td>
<td>4.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C117[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.618</td>
<td>2.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C117[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>20.270</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C117[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 4.685%; route: 7.552, 90.720%; tC2Q: 0.382, 4.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.099, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/mem_rd_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/mem_rd_data_0_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[2][B]</td>
<td>esp32_ospi/mem_rd_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[2][B]</td>
<td>esp32_ospi/mem_rd_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.798, 84.713%; tC2Q: 0.144, 15.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/mem_rd_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/mem_rd_data_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[2][A]</td>
<td>esp32_ospi/mem_rd_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[2][A]</td>
<td>esp32_ospi/mem_rd_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.798, 84.713%; tC2Q: 0.144, 15.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/mem_rd_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/mem_rd_data_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][B]</td>
<td>esp32_ospi/mem_rd_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[0][B]</td>
<td>esp32_ospi/mem_rd_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.798, 84.713%; tC2Q: 0.144, 15.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/mem_rd_data_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/mem_rd_data_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>esp32_ospi/mem_rd_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[0][A]</td>
<td>esp32_ospi/mem_rd_data_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.798, 84.713%; tC2Q: 0.144, 15.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/mem_rd_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/mem_rd_data_4_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>esp32_ospi/mem_rd_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[1][A]</td>
<td>esp32_ospi/mem_rd_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.798, 84.713%; tC2Q: 0.144, 15.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/mem_rd_data_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/mem_rd_data_5_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[1][B]</td>
<td>esp32_ospi/mem_rd_data_5_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[1][B]</td>
<td>esp32_ospi/mem_rd_data_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.798, 84.713%; tC2Q: 0.144, 15.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/mem_rd_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.615</td>
<td>0.798</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[3][A]</td>
<td style=" font-weight:bold;">esp32_ospi/mem_rd_data_6_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C71[3][A]</td>
<td>esp32_ospi/mem_rd_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C71[3][A]</td>
<td>esp32_ospi/mem_rd_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.798, 84.713%; tC2Q: 0.144, 15.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_13_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C71[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 84.902%; tC2Q: 0.144, 15.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_14_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C71[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 84.902%; tC2Q: 0.144, 15.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[1][A]</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C71[1][A]</td>
<td>esp32_ospi/proto/mem_wr_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 84.902%; tC2Q: 0.144, 15.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[2][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[2][B]</td>
<td>esp32_ospi/proto/mem_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C71[2][B]</td>
<td>esp32_ospi/proto/mem_wr_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 84.902%; tC2Q: 0.144, 15.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.627</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[3][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_data_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C71[3][A]</td>
<td>esp32_ospi/proto/mem_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C71[3][A]</td>
<td>esp32_ospi/proto/mem_wr_data_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 84.902%; tC2Q: 0.144, 15.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C71[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_15_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C71[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_15_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C71[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 84.929%; tC2Q: 0.144, 15.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/mem_wr_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.628</td>
<td>0.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C71[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/mem_wr_addr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C71[0][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_4_s0/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C71[0][B]</td>
<td>esp32_ospi/proto/mem_wr_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.812, 84.929%; tC2Q: 0.144, 15.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.625</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_10_s1/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C70[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 84.866%; tC2Q: 0.144, 15.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.625</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.625</td>
<td>0.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C70[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_11_s1/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C70[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.808, 84.866%; tC2Q: 0.144, 15.134%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C71[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C71[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_1_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C71[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.813, 84.957%; tC2Q: 0.144, 15.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C71[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C71[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_12_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C71[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.813, 84.957%; tC2Q: 0.144, 15.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C71[2][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C71[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_16_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C71[2][A]</td>
<td>esp32_ospi/proto/idle_ctr_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.813, 84.957%; tC2Q: 0.144, 15.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.630</td>
<td>0.813</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C71[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C71[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_28_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C71[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.813, 84.957%; tC2Q: 0.144, 15.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C70[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C70[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_24_s1/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C70[1][A]</td>
<td>esp32_ospi/proto/idle_ctr_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 84.894%; tC2Q: 0.144, 15.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C70[0][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_26_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C70[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_26_s1/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C70[0][A]</td>
<td>esp32_ospi/proto/idle_ctr_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 84.894%; tC2Q: 0.144, 15.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C70[1][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.870</td>
<td>0.870</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C70[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_30_s1/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C70[1][B]</td>
<td>esp32_ospi/proto/idle_ctr_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.809, 84.894%; tC2Q: 0.144, 15.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.870, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/idle_ctr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C71[0][B]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/idle_ctr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C71[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_0_s3/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C71[0][B]</td>
<td>esp32_ospi/proto/idle_ctr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 84.984%; tC2Q: 0.144, 15.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.821</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_ospi/proto/rx_byte_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.673</td>
<td>0.673</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C85[2][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.817</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>429</td>
<td>R35C85[2][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.632</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C71[1][A]</td>
<td style=" font-weight:bold;">esp32_ospi/proto/rx_byte_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7169</td>
<td>PLL_R[1]</td>
<td>clocks_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.874</td>
<td>0.874</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C71[1][A]</td>
<td>esp32_ospi/proto/rx_byte_7_s1/CLK</td>
</tr>
<tr>
<td>0.821</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C71[1][A]</td>
<td>esp32_ospi/proto/rx_byte_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 84.984%; tC2Q: 0.144, 15.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.874, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.463</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.966</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.463</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.966</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.463</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.966</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.463</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.966</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/gowin_add_SDPX9B_rd_fifo_rd_fifo_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.463</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.966</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.503</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.463</td>
<td>3.463</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.966</td>
<td>1.232</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/gowin_add_SDPX9B_buffer_buffer_0_1_s0/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.193</td>
<td>3.459</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.697</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.193</td>
<td>3.459</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.697</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/rd_fifo_rd_fifo_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.193</td>
<td>3.459</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s0/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.697</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_asyncfifo/buffer_buffer_0_0_s0/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.504</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.504</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk1x</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.193</td>
<td>3.459</td>
<td>tNET</td>
<td>FF</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk1x</td>
</tr>
<tr>
<td>13.470</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>14.697</td>
<td>1.227</td>
<td>tNET</td>
<td>RR</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>7169</td>
<td>a2bus_if.clk_pixel</td>
<td>3.354</td>
<td>2.604</td>
</tr>
<tr>
<td>3773</td>
<td>u_ddr3_fb/clk_x1</td>
<td>3.272</td>
<td>3.463</td>
</tr>
<tr>
<td>982</td>
<td>n48_7</td>
<td>10.865</td>
<td>3.753</td>
</tr>
<tr>
<td>940</td>
<td>clk_pixel_w</td>
<td>23.647</td>
<td>2.604</td>
</tr>
<tr>
<td>429</td>
<td>a2bus_if.device_reset_n</td>
<td>8.051</td>
<td>3.334</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>13.222</td>
<td>2.261</td>
</tr>
<tr>
<td>372</td>
<td>sg/doc5503/ram_acc_osc_r[4]</td>
<td>11.586</td>
<td>3.138</td>
</tr>
<tr>
<td>265</td>
<td>u_ddr3_fb/hdmi_inst/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>30.712</td>
<td>2.750</td>
</tr>
<tr>
<td>205</td>
<td>a2bus_if.addr[0]</td>
<td>9.148</td>
<td>4.747</td>
</tr>
<tr>
<td>195</td>
<td>u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/eye_calib_start_rr</td>
<td>8.731</td>
<td>3.846</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C78</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C79</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C80</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C110</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C111</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C102</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C86</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C126</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C95</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk4x -period 3.367 -waveform {0 1.684} [get_pins {u_ddr3_fb/pll_ddr3_inst/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk1x -period 13.47 -waveform {0 6.734} [get_pins {u_ddr3_fb/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_g -period 20 -waveform {0 10} [get_nets {clk_d}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 27 [get_pins {clocks_pll/PLLA_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel_x5 -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 135 [get_pins {clocks_pll/PLLA_inst/CLKOUT1}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 [get_pins {clocks_pll/PLLA_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk4x}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_logic}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel_x5}] -group [get_clocks {clk4x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel_x5}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_pixel_x5}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_logic}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_pixel}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk_pixel_x5}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk1x}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {clk_g}] -group [get_clocks {clk4x}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
