[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Tue Nov 23 00:00:41 2021
[*]
[dumpfile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/uart/uart.vcd"
[dumpfile_mtime] "Mon Nov 22 19:52:54 2021"
[dumpfile_size] 143469526
[savefile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/uart/uart.gtkw"
[timestart] 0
[size] 1629 900
[pos] -1 -1
*-31.297081 4827237500 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] uart_tb.
[treeopen] uart_tb.uut.
[treeopen] uart_tb.uut.core.
[sst_width] 243
[signals_width] 576
[sst_expanded] 1
[sst_vpaned_height] 264
@200
-FLASH
@28
uart_tb.spiflash.clk
uart_tb.spiflash.csb
uart_tb.spiflash.io0
uart_tb.spiflash.io1
@200
-
-UART
@28
uart_tb.tbuart.clk
@22
uart_tb.tbuart.recv_buf_data[399:0]
@24
uart_tb.tbuart.recv_divcnt[2:0]
@22
uart_tb.tbuart.recv_pattern[7:0]
@c00022
uart_tb.tbuart.recv_state[3:0]
@28
(0)uart_tb.tbuart.recv_state[3:0]
(1)uart_tb.tbuart.recv_state[3:0]
(2)uart_tb.tbuart.recv_state[3:0]
(3)uart_tb.tbuart.recv_state[3:0]
@1401200
-group_end
@28
uart_tb.tbuart.ser_rx
@200
-
@28
uart_tb.uut.core_clk
uart_tb.uut.core_rstn
@200
-
@28
uart_tb.uut.ser_tx
uart_tb.uart_tx
uart_tb.uut.ser_rx
@200
-
@22
uart_tb.uut.core.VexRiscv.execute_PC[31:0]
@23
uart_tb.uut.la_output[127:0]
@200
-
@28
uart_tb.uut.core.serial_tx
uart_tb.uut.core.serial_rx
@200
-
@22
uart_tb.uut.core.mgmtsoc_uart_sink_payload_data[7:0]
uart_tb.uut.core.mgmtsoc_uart_source_payload_data[7:0]
@28
uart_tb.uut.core.mgmtsoc_uart_source_valid
uart_tb.uut.core.mgmtsoc_serial_tx_rs232phy_rs232phytx_next_value_ce1
uart_tb.uut.core.mgmtsoc_serial_tx_rs232phy_rs232phytx_next_value1
@22
uart_tb.uut.core.mgmtsoc_tx_data[7:0]
@28
uart_tb.uut.core.mgmtsoc_tx_status
uart_tb.uut.core.mgmtsoc_txfull_status
uart_tb.uut.core.rs232phy_rs232phytx_next_state
uart_tb.uut.core.rs232phy_rs232phytx_state
@22
uart_tb.uut.core.mgmtsoc_tx_data[7:0]
@28
uart_tb.uut.core.mgmtsoc_tx0
uart_tb.uut.core.mgmtsoc_tx1
uart_tb.uut.core.mgmtsoc_tx2
uart_tb.uut.core.mgmtsoc_serial_tx_rs232phy_rs232phytx_next_value1
uart_tb.uut.core.mgmtsoc_serial_tx_rs232phy_rs232phytx_next_value_ce1
uart_tb.uut.core.mgmtsoc_tx_tick
uart_tb.uut.core.mgmtsoc_tx_trigger
uart_tb.uut.core.mgmtsoc_tx_pending
uart_tb.uut.core.uart_enabled
[pattern_trace] 1
[pattern_trace] 0
