Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L xlconstant_v1_1_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_textio
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.BRAM0 [bram0_default]
Compiling module xil_defaultlib.design_1_BRAM0_0_0
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture rb36_internal_vhdl_v of entity unisim.RB36_INTERNAL_VHDL [\RB36_INTERNAL_VHDL(initp_00="00...]
Compiling architecture ramb36e1_v of entity unisim.RAMB36E1 [\RAMB36E1(initp_00="000000000000...]
Compiling architecture low_level_definition of entity xil_defaultlib.BRAM1 [bram1_default]
Compiling module xil_defaultlib.design_1_BRAM1_0_0
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="kin...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111110000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000001010100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111001000...]
Compiling architecture ram64m_v of entity unisim.RAM64M [ram64m_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011010010110100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111111111...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000001000001100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110011000011001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011010001111001111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011101110111011100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="111111111111111100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000111100101000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="011101110000100000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110100000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000100...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="110000001100110000...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="100000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="010000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101100101011001111...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111010...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="001100110011001110...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="101000101000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture lut6_2_v of entity unisim.LUT6_2 [\LUT6_2(init="000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111110000...]
Compiling architecture ram32m_v of entity unisim.RAM32M [ram32m_default]
Compiling architecture low_level_definition of entity xil_defaultlib.kcpsm6 [kcpsm6_default]
Compiling module xil_defaultlib.design_1_kcpsm6_0_0
Compiling module xil_defaultlib.design_1_kcpsm6_1_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
