Clock_Divider.vhd,vhdl,xil_defaultlib,../../../../UART_IP.srcs/sources_1/ip/Sample_Clock/sources_1/new/Clock_Divider.vhd,
Sample_Clock.vhd,vhdl,xil_defaultlib,../../../../UART_IP.srcs/sources_1/ip/Sample_Clock/sim/Sample_Clock.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
