{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736423273730 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736423273730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 09 13:47:53 2025 " "Processing started: Thu Jan 09 13:47:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736423273730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423273730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projecton2 -c Projecton2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projecton2 -c Projecton2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423273730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736423275481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "VHDL/ROM.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/ROM.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283634 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "VHDL/ROM.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423283634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "VHDL/RAM.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/RAM.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283634 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "VHDL/RAM.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/RAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423283634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/processing_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/processing_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processing_unit-processing_unit_ARCH " "Found design unit 1: processing_unit-processing_unit_ARCH" {  } { { "VHDL/Processing_Unit.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/Processing_Unit.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283640 ""} { "Info" "ISGN_ENTITY_NAME" "1 processing_unit " "Found entity 1: processing_unit" {  } { { "VHDL/Processing_Unit.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/Processing_Unit.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423283640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/helper_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/helper_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 helper_package " "Found design unit 1: helper_package" {  } { { "VHDL/helper_package.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/helper_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283654 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 helper_package-body " "Found design unit 2: helper_package-body" {  } { { "VHDL/helper_package.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/helper_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423283654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_ARCH " "Found design unit 1: control_unit-control_unit_ARCH" {  } { { "VHDL/Control_Unit.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/Control_Unit.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283654 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "VHDL/Control_Unit.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/Control_Unit.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736423283654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423283654 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "color_conrtol_unit Color_Control_Unit.vhd(18) " "VHDL syntax error at Color_Control_Unit.vhd(18): name used in construct must match previously specified name \"color_conrtol_unit\"" {  } { { "VHDL/Color_Control_Unit.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/Color_Control_Unit.vhd" 18 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736423283670 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "color_conrtol_unit Color_Control_Unit.vhd(6) " "Ignored construct color_conrtol_unit at Color_Control_Unit.vhd(6) due to previous errors" {  } { { "VHDL/Color_Control_Unit.vhd" "" { Text "C:/Users/Gadi-PC/Documents/Study/4th_year/Advanced_Hardware_Design/Projecton2/VHDL/Color_Control_Unit.vhd" 6 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1736423283670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/color_control_unit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl/color_control_unit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423283670 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4938 " "Peak virtual memory: 4938 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736423283928 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 09 13:48:03 2025 " "Processing ended: Thu Jan 09 13:48:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736423283928 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736423283928 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736423283928 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423283928 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736423284960 ""}
