
---------- Begin Simulation Statistics ----------
simSeconds                                   0.018651                       # Number of seconds simulated (Second)
simTicks                                  18650618500                       # Number of ticks simulated (Tick)
finalTick                                428787235500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     36.28                       # Real time elapsed on the host (Second)
hostTickRate                                514136181                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     779460                       # Number of bytes of host memory used (Byte)
simInsts                                     22179790                       # Number of instructions simulated (Count)
simOps                                       22242262                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   611422                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     613144                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         37301237                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.681767                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.594613                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            5      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1017464     30.52%     30.52% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1052819     31.58%     62.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     62.10% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1002720     30.08%     92.17% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       241995      7.26%     99.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.43% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        19033      0.57%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3334036                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        74524     21.91%     21.91% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       109862     32.31%     54.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     54.22% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       117122     34.44%     88.66% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        38005     11.18%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.84% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          560      0.16%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        340073                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            5      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        50212     10.03%     10.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       221597     44.29%     54.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     54.32% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       156837     31.34%     85.67% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        63538     12.70%     98.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         8189      1.64%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       500378                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            5      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       942940     31.49%     31.49% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       942957     31.50%     62.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     62.99% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       885598     29.58%     92.57% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       203990      6.81%     99.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.38% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        18473      0.62%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2993963                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            5      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        50212     10.03%     10.04% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       221597     44.29%     54.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     54.32% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       156837     31.34%     85.67% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        63538     12.70%     98.36% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.36% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         8189      1.64%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       500378                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       542843     16.28%     16.28% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1757131     52.70%     68.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1017464     30.52%     99.50% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        16598      0.50%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3334036                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        52880     46.24%     46.24% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        61453     53.73%     99.97% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           33      0.03%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       114366                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1002725                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       488812                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            500378                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          11549                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       443435                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         56943                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              3334036                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               386056                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2172449                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.651597                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           12126                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           19033                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              16598                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2435                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            5      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1017464     30.52%     30.52% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1052819     31.58%     62.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     62.10% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1002720     30.08%     92.17% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       241995      7.26%     99.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.43% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        19033      0.57%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3334036                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            5      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1008983     86.86%     86.86% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        12334      1.06%     87.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     87.92% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       114818      9.88%     97.81% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         6414      0.55%     98.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.36% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        19033      1.64%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1161587                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       221597     57.40%     57.40% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     57.40% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       107345     27.81%     85.21% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        57114     14.79%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       386056                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       221597     57.40%     57.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     57.40% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       107345     27.81%     85.21% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        57114     14.79%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       386056                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        19033                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        16598                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         2435                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         7162                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        27222                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1127343                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1127326                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             184386                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 942940                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              892728                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             50212                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             22179790                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               22242262                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.681767                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.594613                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            5      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     11830748     53.19%     53.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        34830      0.16%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         3611      0.02%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        12164      0.05%     53.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1674      0.01%     53.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1674      0.01%     53.43% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp        10490      0.05%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        55129      0.25%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         8627      0.04%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         7507      0.03%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     53.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      6215070     27.94%     81.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      3889773     17.49%     99.23% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         7222      0.03%     99.26% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         3611      0.02%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        52401      0.24%     99.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        22812      0.10%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        25584      0.12%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         8627      0.04%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        50703      0.23%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     22242262                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        9352873                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           9352873                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       9352873                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          9352873                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        63023                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           63023                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        63023                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          63023                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   2429033500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   2429033500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   2429033500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   2429033500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      9415896                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9415896                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      9415896                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9415896                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006693                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006693                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006693                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006693                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 38542.016407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 38542.016407                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 38542.016407                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 38542.016407                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        38592                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             38592                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         4583                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          4583                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         4583                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         4583                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        58440                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        58440                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        58440                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        58440                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2059850500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2059850500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2059850500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2059850500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.006207                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.006207                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.006207                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.006207                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 35247.270705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 35247.270705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 35247.270705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 35247.270705                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  58440                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      5434265                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         5434265                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        50940                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         50940                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   1633886500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1633886500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      5485205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5485205                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009287                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009287                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 32074.725167                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 32074.725167                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          199                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          199                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        50741                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        50741                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1573181500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1573181500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.009251                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.009251                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 31004.148519                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 31004.148519                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3918608                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3918608                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        12083                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        12083                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    795147000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    795147000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3930691                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3930691                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.003074                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003074                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 65807.084333                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 65807.084333                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         4384                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         4384                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         7699                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         7699                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    486669000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    486669000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001959                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001959                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 63211.975581                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 63211.975581                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13711413                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              58440                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             234.623768                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          240                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          217                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           18890232                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          18890232                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       511342                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            13259029                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 3611                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              156359                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            7092931                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           4576066                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        8096236                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8096236                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8096236                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8096236                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       127212                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          127212                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       127212                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         127212                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1670765000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1670765000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1670765000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1670765000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8223448                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8223448                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8223448                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8223448                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.015469                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.015469                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.015469                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.015469                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13133.705940                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13133.705940                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13133.705940                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13133.705940                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       127212                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            127212                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       127212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       127212                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       127212                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       127212                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1543552000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1543552000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1543552000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1543552000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.015469                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.015469                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.015469                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.015469                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12133.698079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12133.698079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12133.698079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12133.698079                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 127212                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8096236                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8096236                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       127212                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        127212                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1670765000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1670765000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8223448                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8223448                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.015469                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.015469                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13133.705940                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13133.705940                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       127212                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       127212                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1543552000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1543552000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.015469                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.015469                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12133.698079                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12133.698079                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.961396                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             31001211                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             127212                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             243.697222                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.961396                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999925                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           77                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          422                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16574109                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16574109                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 22179790                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   22242262                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     5                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 126979                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  39915                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    166894                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                126979                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 39915                       # number of overall hits (Count)
system.l2.overallHits::total                   166894                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  233                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                17797                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   18030                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 233                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               17797                       # number of overall misses (Count)
system.l2.overallMisses::total                  18030                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        19340000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1531923500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1551263500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       19340000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1531923500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1551263500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             127212                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              57712                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                184924                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            127212                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             57712                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               184924                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.001832                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.308376                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.097500                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.001832                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.308376                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.097500                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 83004.291845                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86077.625442                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86037.909040                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 83004.291845                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86077.625442                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86037.909040                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 9086                       # number of writebacks (Count)
system.l2.writebacks::total                      9086                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              233                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            17797                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               18030                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             233                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           17797                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              18030                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     17000000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1353953500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1370953500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     17000000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1353953500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1370953500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.001832                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.308376                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.097500                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.001832                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.308376                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.097500                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72961.373391                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76077.625442                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76037.354409                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72961.373391                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76077.625442                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76037.354409                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          19062                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             11                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              8                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 8                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          720                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             720                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          728                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           728                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.989011                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.989011                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          720                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          720                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     13593000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     13593000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.989011                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.989011                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18879.166667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18879.166667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          126979                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             126979                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           233                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              233                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     19340000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     19340000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       127212                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         127212                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.001832                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.001832                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 83004.291845                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83004.291845                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          233                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          233                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     17000000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     17000000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.001832                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.001832                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72961.373391                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72961.373391                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data               1872                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  1872                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             5107                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                5107                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    434588000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      434588000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           6979                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              6979                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.731767                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.731767                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 85096.534169                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 85096.534169                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         5107                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            5107                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    383518000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    383518000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.731767                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.731767                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75096.534169                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75096.534169                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          38043                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             38043                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        12690                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           12690                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1097335500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1097335500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        50733                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         50733                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.250133                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.250133                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86472.458629                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86472.458629                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        12690                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        12690                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    970435500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    970435500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.250133                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.250133                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76472.458629                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76472.458629                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       127212                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           127212                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       127212                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       127212                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        38592                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            38592                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        38592                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        38592                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.971388                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9556267                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      19070                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     501.115207                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     409.927601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       117.149329                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3568.894457                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.100080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.028601                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.871312                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999993                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    8                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  129                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1447                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2119                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  393                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    2989502                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   2989502                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      9087.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       234.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     17648.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000728160500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          520                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          520                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               49405                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               8570                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       18031                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       9087                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     18031                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     9087                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    149                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 18031                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 9087                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   17843                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      34.296154                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     30.334377                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     15.968321                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-3               3      0.58%      0.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4-7               8      1.54%      2.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8-11              9      1.73%      3.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-15            20      3.85%      7.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-19            38      7.31%     15.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-23            80     15.38%     30.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-27            60     11.54%     41.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-31            40      7.69%     49.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-35            42      8.08%     57.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-39            47      9.04%     66.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-43            32      6.15%     72.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-47            32      6.15%     79.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-51            26      5.00%     84.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::52-55            19      3.65%     87.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::56-59            30      5.77%     93.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::60-63             9      1.73%     95.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-67             6      1.15%     96.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::68-71             6      1.15%     97.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::72-75             7      1.35%     98.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::76-79             3      0.58%     99.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::80-83             2      0.38%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::88-91             1      0.19%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.457692                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.429733                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.978644                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              151     29.04%     29.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                5      0.96%     30.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              345     66.35%     96.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               15      2.88%     99.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.38%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.38%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    9536                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1153984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               581568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              61873765.74133453                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              31182236.66416210                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   18650538000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     687754.92                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        14976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1129472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       580992                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 802976.051437650691                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 60559492.973383158445                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 31151352.969876039773                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          234                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        17797                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         9087                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7383750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    621756250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 441620805000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31554.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     34936.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  48599186.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        14976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1139008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1153984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        14976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        14976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       581568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       581568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          234                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        17797                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           18031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         9087                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           9087                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         802976                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       61070790                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          61873766                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       802976                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        802976                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     31182237                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         31182237                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     31182237                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        802976                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      61070790                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         93056002                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                17882                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                9078                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          907                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1195                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1360                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1147                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1202                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1092                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          363                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          431                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          579                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          615                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          585                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          663                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               293852500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              89410000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          629140000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16432.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           35182.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                5552                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               4604                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            31.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           50.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        16804                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   102.684123                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    86.857605                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    88.480041                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        11349     67.54%     67.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4532     26.97%     94.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          586      3.49%     97.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          161      0.96%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           73      0.43%     99.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           34      0.20%     99.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           26      0.15%     99.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           19      0.11%     99.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           24      0.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        16804                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           1144448                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         580992                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               61.362469                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               31.151353                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               37.67                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        60511500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        32151240                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       63074760                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      22080600                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1472062800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   5756993160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2314005120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    9720879180                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   521.209481                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5958570000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    622700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12069770000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        59497620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        31619940                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       64638420                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      25306560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1472062800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   5500372320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2530994400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    9684492060                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   519.258493                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6526887000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    622700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11503764000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               12924                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          9087                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9421                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               5107                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              5107                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          12924                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            720                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        55290                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   55290                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1735552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1735552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              18751                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    18751    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                18751                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            78839500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           98162250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          37259                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        18508                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             177946                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        47678                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       127212                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            29824                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              6979                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             6979                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         127212                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         50733                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           728                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          728                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       381637                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       175320                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 556957                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     16283200                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6163456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                22446656                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           19062                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    581504                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            204714                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002760                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.052463                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  204149     99.72%     99.72% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     565      0.28%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              204714                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 428787235500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          351456000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         190819500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          86932000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        371304                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       185652                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             565                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          565                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         5966386                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        31334851                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.035142                       # Number of seconds simulated (Second)
simTicks                                  35141715000                       # Number of ticks simulated (Tick)
finalTick                                445278332000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     58.68                       # Real time elapsed on the host (Second)
hostTickRate                                598894965                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     780484                       # Number of bytes of host memory used (Byte)
simInsts                                     34554636                       # Number of instructions simulated (Count)
simOps                                       34617108                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   588889                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     589954                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         70283430                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.033980                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.491647                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          781      0.01%      0.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return       1733164     29.17%     29.18% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect      1756390     29.56%     58.75% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          801      0.01%     58.76% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      1884600     31.72%     90.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       538662      9.07%     99.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.55% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        26875      0.45%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        5941273                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            2      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return       129644     22.67%     22.67% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect       153633     26.86%     49.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           22      0.00%     49.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       222100     38.84%     88.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        65724     11.49%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.87% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          756      0.13%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        571881                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          778      0.11%      0.11% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        62380      9.04%      9.16% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect       272927     39.56%     48.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           18      0.00%     48.72% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond       249975     36.24%     84.96% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        92989     13.48%     98.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.44% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond        10779      1.56%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       689846                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          778      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return      1603521     29.86%     29.88% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect      1602756     29.85%     59.73% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          779      0.01%     59.74% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      1662499     30.96%     90.71% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       472936      8.81%     99.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.51% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        26119      0.49%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      5369388                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          778      0.11%      0.11% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        62380      9.04%      9.16% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect       272927     39.56%     48.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           18      0.00%     48.72% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond       249975     36.24%     84.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        92989     13.48%     98.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.44% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond        10779      1.56%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       689846                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1000710     16.84%     16.84% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      3183932     53.59%     70.43% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS      1733164     29.17%     99.61% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        23467      0.39%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      5941273                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        85146     46.16%     46.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        99273     53.82%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           37      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total       184456                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           1885381                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       949505                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            689846                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          25910                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       594984                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         94862                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              5941273                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               523515                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 3893519                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.655334                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           26562                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           27676                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              23467                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             4209                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          781      0.01%      0.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return      1733164     29.17%     29.18% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect      1756390     29.56%     58.75% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          801      0.01%     58.76% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      1884600     31.72%     90.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       538662      9.07%     99.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.55% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        26875      0.45%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      5941273                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          781      0.04%      0.04% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return      1718094     83.90%     83.94% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect        25769      1.26%     85.20% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          797      0.04%     85.24% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       257714     12.59%     97.82% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        17724      0.87%     98.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.69% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        26875      1.31%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       2047754                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect       272927     52.13%     52.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     52.13% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond       164786     31.48%     83.61% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        85802     16.39%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       523515                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect       272927     52.13%     52.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     52.13% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond       164786     31.48%     83.61% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        85802     16.39%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       523515                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        27676                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        23467                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         4209                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         8311                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        38473                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes              1886835                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                1886819                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes             283299                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                1603521                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct             1541141                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             62380                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             34554636                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               34617108                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.033980                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.491647                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          779      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     18744893     54.15%     54.15% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        61514      0.18%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            6      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     54.33% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         3611      0.01%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.34% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd        12164      0.04%     54.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1674      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp         1674      0.00%     54.38% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp        10490      0.03%     54.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     54.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        55129      0.16%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.57% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         8627      0.02%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         7507      0.02%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      9303214     26.87%     81.50% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      6217291     17.96%     99.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         7222      0.02%     99.48% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         3611      0.01%     99.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.49% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad        56987      0.16%     99.65% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore        27398      0.08%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore        25584      0.07%     99.80% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         8627      0.02%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig        59104      0.17%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     34617108                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data       14130587                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14130587                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14130587                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14130587                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       240527                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          240527                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       240527                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         240527                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11473138500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11473138500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11473138500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11473138500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     14371114                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      14371114                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     14371114                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     14371114                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.016737                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.016737                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.016737                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.016737                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 47700.002495                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 47700.002495                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 47700.002495                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 47700.002495                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       163532                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            163532                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         5589                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          5589                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         5589                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         5589                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       234938                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       234938                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       234938                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       234938                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  10896959000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  10896959000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  10896959000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  10896959000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.016348                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.016348                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.016348                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.016348                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 46382.275324                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 46382.275324                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 46382.275324                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 46382.275324                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 234938                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      7912813                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         7912813                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       195506                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        195506                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9019871000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9019871000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      8108319                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      8108319                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.024112                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.024112                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 46136.031631                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 46136.031631                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data         1096                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         1096                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       194410                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       194410                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   8788177000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   8788177000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.023977                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.023977                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 45204.346484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 45204.346484                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6217774                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6217774                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        45021                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        45021                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2453267500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2453267500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      6262795                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      6262795                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.007189                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.007189                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 54491.626130                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 54491.626130                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         4493                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         4493                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        40528                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        40528                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2108782000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2108782000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006471                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006471                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52032.718121                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52032.718121                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             20006696                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             235450                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              84.972164                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          324                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          130                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           28977166                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          28977166                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       755710                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions            20808638                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                 3611                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions              165719                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           10454372                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           7078107                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       13602479                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          13602479                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      13602479                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         13602479                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst       171062                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          171062                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst       171062                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         171062                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   2265536000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   2265536000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   2265536000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   2265536000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     13773541                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      13773541                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     13773541                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     13773541                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.012420                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.012420                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.012420                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.012420                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13243.946639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13243.946639                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13243.946639                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13243.946639                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       171062                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            171062                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst       171062                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       171062                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst       171062                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       171062                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   2094473000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   2094473000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   2094473000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   2094473000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.012420                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.012420                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.012420                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.012420                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12243.940793                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12243.940793                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12243.940793                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12243.940793                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 171062                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     13602479                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        13602479                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst       171062                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        171062                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   2265536000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   2265536000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     13773541                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     13773541                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.012420                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.012420                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13243.946639                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13243.946639                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst       171062                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       171062                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   2094473000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   2094473000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.012420                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.012420                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12243.940793                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12243.940793                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.979512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             60441012                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             171574                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             352.273724                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.979512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           69                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          430                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           27718145                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          27718145                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 34554636                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   34617108                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   779                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                 170466                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 124269                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    294735                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                170466                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                124269                       # number of overall hits (Count)
system.l2.overallHits::total                   294735                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  596                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               109941                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  110537                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 596                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              109941                       # number of overall misses (Count)
system.l2.overallMisses::total                 110537                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        47869500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      9211043000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         9258912500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       47869500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     9211043000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        9258912500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst             171062                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             234210                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                405272                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst            171062                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            234210                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               405272                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.003484                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.469412                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.272748                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.003484                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.469412                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.272748                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 80317.953020                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83781.691998                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83763.016004                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 80317.953020                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83781.691998                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83763.016004                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                52990                       # number of writebacks (Count)
system.l2.writebacks::total                     52990                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              596                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           109941                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              110537                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             596                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          109941                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             110537                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     41899500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   8111633000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     8153532500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     41899500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   8111633000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    8153532500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.003484                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.469412                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.272748                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.003484                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.469412                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.272748                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 70301.174497                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73781.691998                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73762.925536                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70301.174497                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73781.691998                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73762.925536                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         111967                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           23                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             23                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              8                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 8                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          720                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             720                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          728                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           728                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.989011                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.989011                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          720                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          720                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data     13593000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total     13593000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.989011                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.989011                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18879.166667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18879.166667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst          170466                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total             170466                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           596                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              596                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     47869500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     47869500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst       171062                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total         171062                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.003484                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.003484                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 80317.953020                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80317.953020                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          596                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          596                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     41899500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     41899500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.003484                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.003484                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70301.174497                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70301.174497                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              20502                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 20502                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            19306                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               19306                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1807275500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1807275500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          39808                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             39808                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.484978                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.484978                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 93612.115405                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 93612.115405                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        19306                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           19306                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1614215500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1614215500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.484978                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.484978                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 83612.115405                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 83612.115405                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         103767                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            103767                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        90635                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           90635                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   7403767500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   7403767500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       194402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        194402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.466225                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.466225                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81687.731009                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81687.731009                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        90635                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        90635                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   6497417500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6497417500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.466225                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.466225                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71687.731009                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71687.731009                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       171062                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           171062                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       171062                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       171062                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       163532                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           163532                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       163532                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       163532                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4095.984815                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     10317374                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     116071                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      88.888473                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     251.664767                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        90.538107                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3753.781941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.061442                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.022104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.916451                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  192                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  327                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2436                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1138                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    3                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6607975                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6607975                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     52990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       597.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    109536.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003897542500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         3108                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         3108                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              278304                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              49942                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      110538                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      52991                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    110538                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    52991                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    405                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                110538                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                52991                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  104947                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1608                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   3031                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   3125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   3120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   3122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   3114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   3113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   3112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   3124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   3125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   3148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   3135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   3132                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   3131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   3112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   3108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   3108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         3108                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.434685                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.868142                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     89.248678                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          3080     99.10%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            3      0.10%     99.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            8      0.26%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            5      0.16%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            5      0.16%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            2      0.06%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.03%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.03%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.03%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          3108                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         3108                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.049228                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.017289                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.046008                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1495     48.10%     48.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               86      2.77%     50.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1415     45.53%     96.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              105      3.38%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                5      0.16%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          3108                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   25920                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 7074432                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              3391424                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              201311518.23409873                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              96507071.43917137                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   35141713000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     214895.91                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        38208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      7010304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      3391296                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1087254.847977681318                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 199486678.439000517130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 96503429.044370785356                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          597                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       109941                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        52991                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     17398000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3583360750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 838152953500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29142.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32593.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  15816892.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        38208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      7036224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        7074432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        38208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        38208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      3391424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      3391424                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          597                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       109941                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          110538                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        52991                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          52991                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1087255                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      200224263                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         201311518                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1087255                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1087255                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     96507071                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         96507071                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     96507071                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1087255                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     200224263                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        297818590                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               110133                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               52989                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6517                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         6606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         7111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         7204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7056                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         6578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         6881                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         7055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         7169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         6991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         6679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         7096                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6775                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         6678                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         3260                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2842                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2992                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         3355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3567                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3650                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         3293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         3418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         3608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         3563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         3209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         3264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         3062                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2996                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1535765000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             550665000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3600758750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13944.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32694.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               61312                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              14888                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            55.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           28.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        86916                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   120.105665                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.854240                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   130.202364                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        56226     64.69%     64.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        21792     25.07%     89.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         6200      7.13%     96.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1095      1.26%     98.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          292      0.34%     98.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          135      0.16%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           88      0.10%     98.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           79      0.09%     98.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1009      1.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        86916                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           7048512                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        3391296                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              200.573933                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               96.503429                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.57                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               46.71                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       314145720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       166949640                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      391364820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     138079440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2773870320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  11481655350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3825817920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   19091883210                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   543.282626                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9835185000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1173380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24133571500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       306505920                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       162896580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      395020500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     138523140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2773870320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  11333207970                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   3951713760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   19061738190                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   542.424813                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10165100250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1173380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  23805967250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               91232                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         52991                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             58019                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              19306                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             19306                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          91232                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            720                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       332806                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  332806                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     10465856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10465856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             111258                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   111258    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               111258                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           468489000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          595740750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         222268                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       111010                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             365465                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       216522                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       171062                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           130383                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             39808                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            39808                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq         171062                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        194402                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           728                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          728                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       513187                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       704814                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1218001                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21896000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25455488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                47351488                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          111967                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   3391360                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            517967                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001892                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.043456                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  516987     99.81%     99.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     980      0.19%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              517967                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 445278332000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          740594000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         256594500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         351679000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        812000                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       406000                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             980                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          980                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        20176500                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        50106930                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
