// Seed: 4076306620
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_16 = 0;
  output wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri id_3
);
  wire  id_5;
  logic id_6;
  ;
  tri0  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
  parameter id_39 = 1;
  assign id_19 = -1;
  wire id_40;
  wire \id_41 ;
  module_0 modCall_1 (
      id_40,
      id_7,
      id_16
  );
  wire id_42;
  ;
endmodule
