<div id="pf165" class="pf w0 h0" data-page-no="165"><div class="pc pc165 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg165.png"/><div class="t m0 x31 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">DMA_DSR_BCR<span class="ff7">n</span><span class="ws0"> field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws25f">Field Description</div><div class="t m0 x48 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">greater than 0F_FFFFh causes a configuration error when the channel starts to execute.</div><div class="t m0 x48 h7 y13d9 ff2 fs4 fc0 sc0 ls0 ws0">After being written with a value in this range, bits 23-20 of BCR read back as 1111b.</div><div class="t m0 x9 h1b y1f4f ff1 fsc fc0 sc0 ls0 ws0">23.3.4<span class="_ _b"> </span>DMA Control Register (DMA_DCR<span class="ff7 ws24e">n</span>)</div><div class="t m0 x9 h7 y1648 ff2 fs4 fc0 sc0 ls0 ws0">Address: 4000_8000h base + 10Ch offset + (16d Ã— i), where i=0d to 3d</div><div class="t m0 xb9 h1d y1f8c ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h1d y1f8d ff2 fsd fc0 sc0 ls0">R</div><div class="t m0 x39 h7 y1f8e ff2 fs4 fc0 sc0 ls0 ws314">EINT ERQ<span class="_ _59"> </span>CS<span class="_ _18c"> </span>AA</div><div class="t m0 xc h7 y1f8f ff2 fs4 fc0 sc0 ls0">0</div><div class="t m2 x2d h7 y1f90 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m2 x6 h7 y1f91 ff2 fs4 fc0 sc0 ls0">EADREQ</div><div class="t m0 x6c h7 y1f8e ff2 fs4 fc0 sc0 ls0 ws315">SINC<span class="_ _1ba"> </span>SSIZE DINC DSIZE</div><div class="t m0 x14d h7 y1f8f ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x91 h1d y1f92 ff2 fsd fc0 sc0 ls0">W</div><div class="t m2 x134 h7 y1f93 ff2 fs4 fc0 sc0 ls0">START</div><div class="t m0 x2c h7 y1f94 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y1f95 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h1d y1f96 ff2 fsd fc0 sc0 ls0">R</div><div class="t m0 xf0 h7 y1f97 ff2 fs4 fc0 sc0 ls0 ws316">SMOD DMOD</div><div class="t m2 x6 h7 y1f98 ff2 fs4 fc0 sc0 ls0">D_REQ</div><div class="t m0 x61 h7 y1f99 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x8a h7 y1f97 ff2 fs4 fc0 sc0 ls0 ws317">LINKCC LCH1<span class="_ _47"> </span>LCH2</div><div class="t m0 x91 h1d y1f9a ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1f9b ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x86 h9 y1f9c ff1 fs2 fc0 sc0 ls0 ws20b">DMA_DCR<span class="ff7">n</span><span class="ws0"> field descriptions</span></div><div class="t m0 x12c h10 y1f9d ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x94 h7 y121c ff2 fs4 fc0 sc0 ls0">31</div><div class="t m0 x3a h7 y1f9e ff2 fs4 fc0 sc0 ls0">EINT</div><div class="t m0 x83 h7 y121c ff2 fs4 fc0 sc0 ls0 ws0">Enable interrupt on completion of transfer</div><div class="t m0 x83 h7 y1f9f ff2 fs4 fc0 sc0 ls0 ws0">Determines whether an interrupt is generated by completing a transfer or by the occurrence of an error</div><div class="t m0 x83 h7 y1fa0 ff2 fs4 fc0 sc0 ls0">condition.</div><div class="t m0 x83 h7 y1fa1 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>No interrupt is generated.</div><div class="t m0 x83 h7 y1fa2 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Interrupt signal is enabled.</div><div class="t m0 x94 h7 y1fa3 ff2 fs4 fc0 sc0 ls0">30</div><div class="t m0 x3a h7 y1fa4 ff2 fs4 fc0 sc0 ls0">ERQ</div><div class="t m0 x83 h7 y1fa3 ff2 fs4 fc0 sc0 ls0 ws0">Enable peripheral request</div><div class="t m0 x83 h10 y1fa5 ff1 fs4 fc0 sc0 ls0 ws318">CAUTION: <span class="ff2 ws0">Be careful: a collision can occur between the START bit and D_REQ when the ERQ bit is 1.</span></div><div class="t m0 x83 h7 y1fa6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Peripheral request is ignored.</div><div class="t m0 x83 h7 y1fa7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Enables peripheral request to initiate transfer. A software-initiated request (setting the START bit) is</div><div class="t m0 x5 h7 y1255 ff2 fs4 fc0 sc0 ls0 ws0">always enabled.</div><div class="t m0 x1b h7 y1fa8 ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 x4e h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 23 DMA Controller Module</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>357</div><a class="l" href="#pf165" data-dest-detail='[357,"XYZ",null,242.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:88.219600px;bottom:501.917000px;width:20.502400px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf165" data-dest-detail='[357,"XYZ",null,162.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:118.366000px;bottom:501.917000px;width:19.503000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,685.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:151.514000px;bottom:501.917000px;width:12.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,636.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:181.409000px;bottom:501.917000px;width:12.006000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,523.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:244.204000px;bottom:531.167000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,497.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:301.500000px;bottom:487.162000px;width:9.000000px;height:38.511000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,459.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:331.147000px;bottom:487.414000px;width:9.000000px;height:38.007000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,391.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:354.544000px;bottom:501.917000px;width:21.501000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,322.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:396.760000px;bottom:501.917000px;width:26.010000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,217.167,null]'><div class="d m1" style="border-style:none;position:absolute;left:443.237000px;bottom:501.917000px;width:21.996000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf166" data-dest-detail='[358,"XYZ",null,148.667,null]'><div class="d m1" style="border-style:none;position:absolute;left:485.453000px;bottom:501.917000px;width:26.505000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf167" data-dest-detail='[359,"XYZ",null,646.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:538.677000px;bottom:464.666000px;width:9.000000px;height:29.502000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf167" data-dest-detail='[359,"XYZ",null,585.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:129.441000px;bottom:355.167000px;width:27.000000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf167" data-dest-detail='[359,"XYZ",null,291.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:247.782000px;bottom:355.167000px;width:27.495000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf168" data-dest-detail='[360,"XYZ",null,604.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:331.147000px;bottom:344.165000px;width:9.000000px;height:31.005000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf168" data-dest-detail='[360,"XYZ",null,525.417,null]'><div class="d m1" style="border-style:none;position:absolute;left:362.792000px;bottom:384.417000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf168" data-dest-detail='[360,"XYZ",null,498.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:393.263000px;bottom:355.167000px;width:33.003000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf168" data-dest-detail='[360,"XYZ",null,327.617,null]'><div class="d m1" style="border-style:none;position:absolute;left:457.557000px;bottom:355.167000px;width:23.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf168" data-dest-detail='[360,"XYZ",null,222.117,null]'><div class="d m1" style="border-style:none;position:absolute;left:516.851000px;bottom:355.167000px;width:23.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
