

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ByteXor_label261'
================================================================
* Date:           Mon Dec 12 08:58:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |        8|        8|         2|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx_i2346 = alloca i32 1"   --->   Operation 5 'alloca' 'idx_i2346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %idx_i2346"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i2348"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx_i2346_load = load i4 %idx_i2346" [clefia.c:124->clefia.c:389->clefia.c:402]   --->   Operation 8 'load' 'idx_i2346_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln123 = icmp_eq  i4 %idx_i2346_load, i4 8" [clefia.c:123->clefia.c:389->clefia.c:402]   --->   Operation 10 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.73ns)   --->   "%add_ln124 = add i4 %idx_i2346_load, i4 1" [clefia.c:124->clefia.c:389->clefia.c:402]   --->   Operation 12 'add' 'add_ln124' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split.i2351, void %ClefiaKeySet.exit.loopexit.exitStub" [clefia.c:123->clefia.c:389->clefia.c:402]   --->   Operation 13 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.97ns)   --->   "%xor_ln121 = xor i4 %idx_i2346_load, i4 8" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 14 'xor' 'xor_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln121 = sext i4 %xor_ln121" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 15 'sext' 'sext_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i5 %sext_ln121" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 16 'zext' 'zext_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%skey_addr = getelementptr i8 %skey, i64 0, i64 %zext_ln121" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 17 'getelementptr' 'skey_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln121_139 = zext i4 %xor_ln121" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 18 'zext' 'zext_ln121_139' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%skey_addr_1 = getelementptr i8 %skey, i64 0, i64 %zext_ln121_139" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 19 'getelementptr' 'skey_addr_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr_1" [clefia.c:124->clefia.c:389->clefia.c:402]   --->   Operation 20 'load' 'skey_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 21 [2/2] (2.32ns)   --->   "%skey_load_1 = load i5 %skey_addr" [clefia.c:124->clefia.c:389->clefia.c:402]   --->   Operation 21 'load' 'skey_load_1' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln123 = store i4 %add_ln124, i4 %idx_i2346" [clefia.c:123->clefia.c:389->clefia.c:402]   --->   Operation 22 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 23 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln121_137 = zext i4 %idx_i2346_load" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 24 'zext' 'zext_ln121_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln121_8 = add i7 %zext_ln121_137, i7 88" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 25 'add' 'add_ln121_8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln121_2 = sext i7 %add_ln121_8" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 26 'sext' 'sext_ln121_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln121_275 = zext i8 %sext_ln121_2" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 27 'zext' 'zext_ln121_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%rk_addr_67 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_275" [clefia.c:121->clefia.c:389->clefia.c:402]   --->   Operation 28 'getelementptr' 'rk_addr_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr_1" [clefia.c:124->clefia.c:389->clefia.c:402]   --->   Operation 29 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%skey_load_1 = load i5 %skey_addr" [clefia.c:124->clefia.c:389->clefia.c:402]   --->   Operation 30 'load' 'skey_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%xor_ln124_28 = xor i8 %skey_load_1, i8 %skey_load" [clefia.c:124->clefia.c:389->clefia.c:402]   --->   Operation 31 'xor' 'xor_ln124_28' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124_28, i8 %rk_addr_67" [clefia.c:124->clefia.c:389->clefia.c:402]   --->   Operation 32 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body.i2348" [clefia.c:123->clefia.c:389->clefia.c:402]   --->   Operation 33 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ skey]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_i2346          (alloca           ) [ 010]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
idx_i2346_load     (load             ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln123         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln124          (add              ) [ 000]
br_ln123           (br               ) [ 000]
xor_ln121          (xor              ) [ 000]
sext_ln121         (sext             ) [ 000]
zext_ln121         (zext             ) [ 000]
skey_addr          (getelementptr    ) [ 011]
zext_ln121_139     (zext             ) [ 000]
skey_addr_1        (getelementptr    ) [ 011]
store_ln123        (store            ) [ 000]
specloopname_ln121 (specloopname     ) [ 000]
zext_ln121_137     (zext             ) [ 000]
add_ln121_8        (add              ) [ 000]
sext_ln121_2       (sext             ) [ 000]
zext_ln121_275     (zext             ) [ 000]
rk_addr_67         (getelementptr    ) [ 000]
skey_load          (load             ) [ 000]
skey_load_1        (load             ) [ 000]
xor_ln124_28       (xor              ) [ 000]
store_ln124        (store            ) [ 000]
br_ln123           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="skey">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skey"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="idx_i2346_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_i2346/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="skey_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="8" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="5" slack="0"/>
<pin id="40" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skey_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="skey_addr_1_gep_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="8" slack="0"/>
<pin id="45" dir="0" index="1" bw="1" slack="0"/>
<pin id="46" dir="0" index="2" bw="4" slack="0"/>
<pin id="47" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skey_addr_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="5" slack="0"/>
<pin id="52" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="0"/>
<pin id="55" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="56" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="57" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="8" slack="0"/>
<pin id="58" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skey_load/1 skey_load_1/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="rk_addr_67_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="8" slack="0"/>
<pin id="65" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_67/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln124_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="4" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="idx_i2346_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="4" slack="0"/>
<pin id="81" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_i2346_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln123_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="4" slack="0"/>
<pin id="84" dir="0" index="1" bw="4" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln124_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="xor_ln121_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="4" slack="0"/>
<pin id="96" dir="0" index="1" bw="4" slack="0"/>
<pin id="97" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln121_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln121_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="zext_ln121_139_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_139/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln123_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln121_137_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_137/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add_ln121_8_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="7" slack="0"/>
<pin id="125" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121_8/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sext_ln121_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln121_2/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="zext_ln121_275_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="7" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_275/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="xor_ln124_28_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="0"/>
<pin id="140" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124_28/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="idx_i2346_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx_i2346 "/>
</bind>
</comp>

<comp id="151" class="1005" name="idx_i2346_load_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="1"/>
<pin id="153" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="idx_i2346_load "/>
</bind>
</comp>

<comp id="159" class="1005" name="skey_addr_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="1"/>
<pin id="161" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="skey_addr "/>
</bind>
</comp>

<comp id="164" class="1005" name="skey_addr_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="skey_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="2" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="24" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="43" pin=0"/></net>

<net id="49"><net_src comp="24" pin="0"/><net_sink comp="43" pin=1"/></net>

<net id="59"><net_src comp="43" pin="3"/><net_sink comp="50" pin=2"/></net>

<net id="60"><net_src comp="36" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="73"><net_src comp="61" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="79" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="103"><net_src comp="94" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="112"><net_src comp="94" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="43" pin=2"/></net>

<net id="118"><net_src comp="88" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="30" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="141"><net_src comp="50" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="50" pin="7"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="137" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="147"><net_src comp="32" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="150"><net_src comp="144" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="154"><net_src comp="79" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="162"><net_src comp="36" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="167"><net_src comp="43" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="50" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rk | {2 }
 - Input state : 
	Port: clefia_Pipeline_ByteXor_label261 : skey | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx_i2346_load : 1
		icmp_ln123 : 2
		add_ln124 : 2
		br_ln123 : 3
		xor_ln121 : 2
		sext_ln121 : 2
		zext_ln121 : 3
		skey_addr : 4
		zext_ln121_139 : 2
		skey_addr_1 : 3
		skey_load : 4
		skey_load_1 : 5
		store_ln123 : 3
	State 2
		add_ln121_8 : 1
		sext_ln121_2 : 2
		zext_ln121_275 : 3
		rk_addr_67 : 4
		xor_ln124_28 : 1
		store_ln124 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |    add_ln124_fu_88    |    0    |    13   |
|          |   add_ln121_8_fu_122  |    0    |    14   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln121_fu_94    |    0    |    4    |
|          |  xor_ln124_28_fu_137  |    0    |    8    |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln123_fu_82   |    0    |    9    |
|----------|-----------------------|---------|---------|
|   sext   |   sext_ln121_fu_100   |    0    |    0    |
|          |  sext_ln121_2_fu_128  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln121_fu_104   |    0    |    0    |
|   zext   | zext_ln121_139_fu_109 |    0    |    0    |
|          | zext_ln121_137_fu_119 |    0    |    0    |
|          | zext_ln121_275_fu_132 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    48   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|idx_i2346_load_reg_151|    4   |
|   idx_i2346_reg_144  |    4   |
|  skey_addr_1_reg_164 |    5   |
|   skey_addr_reg_159  |    5   |
+----------------------+--------+
|         Total        |   18   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_50 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_50 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   48   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   18   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   18   |   66   |
+-----------+--------+--------+--------+
