// Seed: 3480933095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  output id_3;
  input id_2;
  input id_1;
  reg id_4;
  assign id_3 = 1;
  always @(posedge id_2) begin
    id_4 <= id_2;
    id_3 = 1;
  end
  logic id_5;
endmodule
