
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /data/Xilinx/Vivado/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'pharris' on host 'correlator2.fnal.gov' (Linux_x86_64 version 3.10.0-957.21.3.el7.x86_64) on Mon May 18 21:50:33 CDT 2020
INFO: [HLS 200-10] On os "Scientific Linux release 7.8 (Nitrogen)"
INFO: [HLS 200-10] In directory '/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening project '/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xcku115-flvb2104-2-i'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
INFO: Unable to open input/predictions file, using default input.
0.0126953 0.4375 0.402344 0.533203 3.31934 21.2441 16.7617 10.4053 0 30.2568 30.3799 28.0713 0 0 0 0 24.4814 0 0 0 15.2861 0 0 0 0 0 0 0 1.18945 0 0.749023 1.19434 6.30664 7.54395 5.8418 6.80078 2.35938 14.1172 15.7363 21.5195 23.6689 24.8877 18.4541 21.1982 0 18.9014 22.7666 27.8789 18.1133 31.2822 0 0 4.56348 0 0 0 0 0 0 0 14.9365 0 0 0 22.5498 0 0 0 25.1426 1.23926 2.47168 4.98633 2.71777 6.84961 4.39258 9.1543 0 8.07129 9.85938 14.9697 0 15.0254 14.8193 12.0596 22.667 24.6406 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17.3213 0 0 0 23.1758 0 0 2.06055 31.1973 1.58105 2.87109 3.31055 13.9346 11.5332 16.083 18.0254 0 13.9912 17.2383 11.7393 0 18.6816 23.6338 27.0625 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m3s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense.h:139:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense.h:151:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:76:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:60:2
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 987.637 ; gain = 199.098 ; free physical = 87381 ; free virtual = 160060
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 987.637 ; gain = 199.098 ; free physical = 87381 ; free virtual = 160060
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_large_stream.h:282).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_large.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:275).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_large_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_large.h:275).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:04 ; elapsed = 00:06:09 . Memory (MB): peak = 1595.641 ; gain = 807.102 ; free physical = 86718 ; free virtual = 159397
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:19 ; elapsed = 00:06:23 . Memory (MB): peak = 1595.641 ; gain = 807.102 ; free physical = 86716 ; free virtual = 159396
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config19>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config17>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config15>' (firmware/nnet_utils/nnet_activation.h:73:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config13>' (firmware/nnet_utils/nnet_activation.h:96:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' (firmware/nnet_utils/nnet_activation.h:96:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' (firmware/nnet_utils/nnet_activation.h:96:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' (firmware/nnet_utils/nnet_activation.h:96:46).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject.cpp:96) in function 'myproject' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config19>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config17>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:84) in function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config15>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large.h:58) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large.h:73) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.2' (firmware/nnet_utils/nnet_dense_large.h:82) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large.h:97) in function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_merge.h:121) in function 'nnet::flatten2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config135>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:107) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config13>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:107) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:107) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 2048.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:107) in function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_large_stream.h:58) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_dense_large_stream.h:65) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:80) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.2' (firmware/nnet_utils/nnet_dense_large_stream.h:89) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_large_stream.h:104) in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' completely with a factor of 512.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_conv2d_large.h:236) in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 2.
INFO: [XFORM 203-131] Reshaping array 'input.V' (firmware/myproject.cpp:44) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w18.V'  in dimension 1 with a block factor of 128.
INFO: [XFORM 203-131] Reshaping array 'b18.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w16.V'  in dimension 1 with a block factor of 128.
INFO: [XFORM 203-131] Reshaping array 'b16.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b14.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large.h:70) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w12.V'  in dimension 1 with a block factor of 128.
INFO: [XFORM 203-131] Reshaping array 'b12.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w10.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b10.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w6.V'  in dimension 1 with a block factor of 512.
INFO: [XFORM 203-131] Reshaping array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'acc.V' (firmware/nnet_utils/nnet_dense_large_stream.h:55) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpdata.V' (firmware/nnet_utils/nnet_dense_large_stream.h:63) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'tmpmult.V' (firmware/nnet_utils/nnet_dense_large_stream.h:77) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V.1'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_in.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_reluout.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer_out.V'  in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'layer19_out.V' (firmware/myproject.cpp:46) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'w8.V' (firmware/myproject.cpp:47) in dimension 1 with a block factor of 2048.
INFO: [XFORM 203-131] Reshaping array 'w14.V' (firmware/myproject.cpp:48) in dimension 1 with a block factor of 128.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'layer_in_row.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer7_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer12_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer10_out.V.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'sInput.V.V' (firmware/myproject.cpp:83) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer135_out.V.V' (firmware/myproject.cpp:86) .
INFO: [XFORM 203-101] Partitioning array 'layer136_out.V' (firmware/myproject.cpp:89) in dimension 1 with a block factor 78.
INFO: [XFORM 203-101] Partitioning array 'layer14_out.V' (firmware/myproject.cpp:111) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer15_out.V' (firmware/myproject.cpp:116) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer16_out.V' (firmware/myproject.cpp:120) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer17_out.V' (firmware/myproject.cpp:124) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer18_out.V' (firmware/myproject.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_large.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer_in_row.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer12_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer10_out.V.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sInput.V.V' (firmware/myproject.cpp:83) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer135_out.V.V' (firmware/myproject.cpp:86) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'layer17_out.V' (firmware/myproject.cpp:124) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:75:16), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
WARNING: [XFORM 203-104] Completely partitioning array 'layer15_out.V' (firmware/myproject.cpp:116) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_large.h:75:16), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' into 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' (firmware/nnet_utils/nnet_dense_large_stream.h:106->firmware/nnet_utils/nnet_dense_large_stream.h:282) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'image_stream' (firmware/myproject.cpp:189) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' into 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_large.h:99->firmware/nnet_utils/nnet_dense_large.h:275) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject.cpp:95) to a process function for dataflow in function 'myproject'.
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer4_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.99' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.98' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.97' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.96' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.95' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.94' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.93' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.92' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.91' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.90' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.9' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.89' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.88' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.87' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.86' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.85' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.84' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.83' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.82' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.81' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.80' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.8' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.79' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.78' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.77' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.76' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.75' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.74' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.73' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.72' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.71' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.70' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.7' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.69' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.68' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.67' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.66' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.65' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.64' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.63' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.62' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.61' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.60' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.6' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.59' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.58' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.57' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.56' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.55' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.54' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.53' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.52' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.51' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.50' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.5' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.49' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.48' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.47' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.46' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.45' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.44' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.43' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.42' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.41' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.40' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.4' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.39' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.38' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.37' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.36' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.35' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.34' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.33' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.32' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.31' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.30' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.3' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.29' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.28' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.27' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.26' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.25' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.24' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.23' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.22' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.21' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.20' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.2' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.19' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.18' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.17' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.16' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.15' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.14' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.13' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.127' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.126' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.125' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.124' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.123' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.122' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.121' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.120' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.12' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.119' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.118' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.117' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.116' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.115' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.114' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.113' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.112' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.111' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.110' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.11' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.109' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.108' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.107' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.106' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.105' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.104' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.103' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.102' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.101' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.100' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.10' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.1' is invalid: it has no data producer
WARNING: [XFORM 203-731] Internal stream variable 'layer2_out.V.V.0' is invalid: it has no data producer
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[0].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[1].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[2].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[3].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[4].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[5].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[6].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[7].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[8].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[9].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[10].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[11].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[12].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[13].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[14].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[15].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[16].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[17].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[18].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[19].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[20].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[21].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[22].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[23].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[24].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[25].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[26].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[27].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[28].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[29].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[30].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[31].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[32].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[33].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[34].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[35].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[36].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[37].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[38].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[39].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[40].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[41].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[42].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[43].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[44].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[45].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[46].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[47].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[48].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[49].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[50].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[51].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[52].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[53].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[54].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[55].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[56].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[57].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[58].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[59].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[60].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[61].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[62].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[63].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[64].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[65].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[66].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[67].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[68].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[69].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[70].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[71].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[72].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[73].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[74].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[75].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[76].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'layer136_out[77].V' should be updated in process function 'Loop_1_proc282', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'myproject.entry19127'
	 'Block__proc'
	 'Loop_1_proc282'
	 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config15>'
	 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config17>'
	 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>'
	 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config19>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>'... converting 257 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_conv2d_large.h:211:27) to (firmware/myproject.cpp:189:24) in function 'image_stream'... converting 5 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)...2048 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)...512 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 09:58:04 ; elapsed = 09:56:34 . Memory (MB): peak = 5064.961 ; gain = 4276.422 ; free physical = 83639 ; free virtual = 156659
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config9>' to 'relu_stream' (firmware/nnet_utils/nnet_activation.h:96:18)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config7>' to 'relu_stream.1' (firmware/nnet_utils/nnet_activation.h:96:18)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config13>' to 'relu_stream.2' (firmware/nnet_utils/nnet_activation.h:96:18)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config11>' to 'relu_stream.3' (firmware/nnet_utils/nnet_activation.h:96:18)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config19>' to 'relu' (firmware/nnet_utils/nnet_activation.h:73:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config17>' to 'relu.1' (firmware/nnet_utils/nnet_activation.h:73:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config15>' to 'relu.2' (firmware/nnet_utils/nnet_activation.h:73:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::product<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >' to 'product' (firmware/nnet_utils/nnet_dense.h:90:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::flatten2<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config135>' to 'flatten2' (firmware/nnet_utils/nnet_merge.h:123:15)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' to 'dense_large_stream' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' to 'dense_large_stream.1' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config12>' to 'dense_large_stream.2' (firmware/nnet_utils/nnet_dense_large_stream.h:67:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config10>' to 'dense_large_stream.3' (firmware/nnet_utils/nnet_dense_large_stream.h:67:16)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' to 'dense_large' (firmware/nnet_utils/nnet_dense_large.h:63:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config16>' to 'dense_large.1' (firmware/nnet_utils/nnet_dense_large.h:63:37)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_large<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config14>' to 'dense_large.2' (firmware/nnet_utils/nnet_dense_large.h:63:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_1d_stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config4>' to 'conv_1d_stream' (firmware/nnet_utils/nnet_conv2d_large.h:238:30)
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream.3'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream.2'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large_stream.h:70) in function 'dense_large_stream'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large.2'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large.1'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_large.h:63) in function 'dense_large'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream.3'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream.2'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large_stream'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.2'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_large'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 10:20:54 ; elapsed = 10:19:21 . Memory (MB): peak = 5064.961 ; gain = 4276.422 ; free physical = 83658 ; free virtual = 156683
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry3' to 'myproject_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'myproject.entry19127' to 'myproject_entry19127'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_stream.1' to 'dense_large_stream_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu_stream.1' to 'relu_stream_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_stream.3' to 'dense_large_stream_3'.
WARNING: [SYN 201-103] Legalizing function name 'relu_stream.3' to 'relu_stream_3'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large_stream.2' to 'dense_large_stream_2'.
WARNING: [SYN 201-103] Legalizing function name 'relu_stream.2' to 'relu_stream_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.2' to 'dense_large_2'.
WARNING: [SYN 201-103] Legalizing function name 'relu.2' to 'relu_2'.
WARNING: [SYN 201-103] Legalizing function name 'dense_large.1' to 'dense_large_1'.
WARNING: [SYN 201-103] Legalizing function name 'relu.1' to 'relu_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 167201 seconds; current allocated memory: 258.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 258.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_entry19127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 258.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 258.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 258.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 258.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 263.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.02 seconds; current allocated memory: 271.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'product'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.28 seconds; current allocated memory: 271.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 271.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 113.07 seconds; current allocated memory: 281.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 50.57 seconds; current allocated memory: 301.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 91.99 seconds; current allocated memory: 440.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 68.38 seconds; current allocated memory: 463.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_2', firmware/nnet_utils/nnet_dense_large_stream.h:82->firmware/nnet_utils/nnet_dense_large_stream.h:282) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1519.3 seconds; current allocated memory: 493.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 160 seconds; current allocated memory: 545.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 189.74 seconds; current allocated memory: 685.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 65.15 seconds; current allocated memory: 708.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 156.78 seconds; current allocated memory: 718.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 50.06 seconds; current allocated memory: 738.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream.3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 57.25 seconds; current allocated memory: 745.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.19 seconds; current allocated memory: 751.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 25.52 seconds; current allocated memory: 754.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.75 seconds; current allocated memory: 762.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu_stream.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.83 seconds; current allocated memory: 769.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.16 seconds; current allocated memory: 775.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.49 seconds; current allocated memory: 782.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 83.5 seconds; current allocated memory: 837.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flatten2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1681.92 seconds; current allocated memory: 928.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 837.25 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 819.09 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.01 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.81 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.86 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.11 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.38 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.16 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.51 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.76 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.35 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.57 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.17 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.36 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.7 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.68 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 61.11 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry3'.
INFO: [HLS 200-111]  Elapsed time: 51.39 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_entry19127' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_entry19127'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1d_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_127' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1d_stream'.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_16s_16s_26_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'product'.
INFO: [HLS 200-111]  Elapsed time: 21.17 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_63' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream_1' is 8216 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream_1'.
INFO: [HLS 200-111]  Elapsed time: 113.55 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_stream_1' is 8704 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream_1'.
INFO: [HLS 200-111]  Elapsed time: 59.12 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_stream/weights_V_Din_B' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream' is 40094 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream'.
INFO: [HLS 200-111]  Elapsed time: 207.84 seconds; current allocated memory: 1.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'relu_stream' is 8704 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream'.
INFO: [HLS 200-111]  Elapsed time: 176.71 seconds; current allocated memory: 1.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_large_stream_3' is 10299 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream_3'.
INFO: [HLS 200-111]  Elapsed time: 203.07 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream_3'.
INFO: [HLS 200-111]  Elapsed time: 56.43 seconds; current allocated memory: 1.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_stream_2'.
INFO: [HLS 200-111]  Elapsed time: 23.6 seconds; current allocated memory: 1.970 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_stream_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_stream_2'.
INFO: [HLS 200-111]  Elapsed time: 19.69 seconds; current allocated memory: 1.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'image_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'layer2_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'layer4_out_V_V_0' is power-on initialization.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'image_stream/w8_V_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'image_stream'.
INFO: [HLS 200-111]  Elapsed time: 200.99 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flatten2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'flatten2'.
INFO: [HLS 200-111]  Elapsed time: 229.3 seconds; current allocated memory: 2.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc282' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc282/w8_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc282/w8_V_Din_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc282/w8_V_WEN_B' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Loop_1_proc282/w8_V_Din_B' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc282'.
INFO: [HLS 200-111]  Elapsed time: 824.84 seconds; current allocated memory: 2.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_2/weights_V_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dense_large_2/weights_V_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_7832_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_2'.
INFO: [HLS 200-111]  Elapsed time: 18.48 seconds; current allocated memory: 2.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_2'.
INFO: [HLS 200-111]  Elapsed time: 18.63 seconds; current allocated memory: 2.897 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large_1'.
INFO: [HLS 200-111]  Elapsed time: 16.47 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_1'.
INFO: [HLS 200-111]  Elapsed time: 21.67 seconds; current allocated memory: 3.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_large' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_1287_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_large'.
INFO: [HLS 200-111]  Elapsed time: 16.6 seconds; current allocated memory: 3.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu'.
INFO: [HLS 200-111]  Elapsed time: 24.35 seconds; current allocated memory: 3.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer19_out_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w8_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/w14_V' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d2_A' is changed to 'fifo_w16_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 36.7 seconds; current allocated memory: 3.155 GB.
INFO: [RTMG 210-279] Implementing memory 'dense_large_stream_1_w6_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_stream_3_w10_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_stream_2_w12_V_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_0_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_1_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_2_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_3_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_4_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_5_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_6_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_7_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_8_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_9_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_10_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_11_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_12_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_13_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_14_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_15_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_16_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_17_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_18_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_19_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_20_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_21_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_22_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_23_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_24_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_25_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_26_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_27_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_28_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_29_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_30_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_31_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_32_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_33_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_34_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_35_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_36_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_37_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_38_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_39_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_40_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_41_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_42_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_43_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_44_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_45_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_46_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_47_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_48_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_49_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_50_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_51_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_52_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_53_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_54_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_55_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_56_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_57_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_58_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_59_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_60_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_61_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_62_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_63_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_64_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_65_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_66_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_67_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_68_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_69_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_70_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_71_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_72_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_73_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_74_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_75_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_76_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_77_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_78_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_79_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_80_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_81_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_82_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_83_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_84_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_85_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_86_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_87_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_88_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_89_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_90_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_91_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_92_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_93_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_94_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_95_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_96_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_97_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_98_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_99_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_100_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_101_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_102_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_103_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_104_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_105_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_106_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_107_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_108_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_109_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_110_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_111_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_112_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_113_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_114_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_115_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_116_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_117_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_118_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_119_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_120_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_121_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_122_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_123_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_124_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_125_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_126_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_127_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_128_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_129_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_130_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_131_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_132_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_133_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_134_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_135_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_136_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_137_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_138_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_139_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_140_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_141_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_142_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_143_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_144_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_145_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_146_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_147_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_148_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_149_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_150_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_151_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_152_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_153_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_154_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_155_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_156_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_157_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_158_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_159_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_160_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_161_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_162_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_163_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_164_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_165_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_166_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_167_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_168_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_169_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_170_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_171_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_172_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_173_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_174_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_175_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_176_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_177_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_178_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_179_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_180_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_181_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_182_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_183_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_184_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_185_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_186_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_187_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_188_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_189_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_190_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_191_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_192_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_193_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_194_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_195_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_196_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_197_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_198_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_199_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_200_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_201_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_202_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_203_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_204_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_205_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_206_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_207_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_208_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_209_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_210_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_211_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_212_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_213_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_214_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_215_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_216_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_217_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_218_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_219_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_220_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_221_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_222_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_223_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_224_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_225_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_226_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_227_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_228_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_229_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_230_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_231_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_232_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_233_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_234_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_235_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_236_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_237_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_238_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_239_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_240_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_241_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_242_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_243_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_244_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_245_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_246_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_247_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_248_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_249_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_250_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_251_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_252_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_253_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_254_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_255_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_256_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_257_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_258_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_259_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_260_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_261_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_262_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_263_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_264_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_265_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_266_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_267_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_268_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_269_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_270_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_271_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_272_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_273_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_274_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_275_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_276_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_277_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_278_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_279_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_280_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_281_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_282_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_283_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_284_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_285_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_286_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_287_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_288_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_289_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_290_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_291_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_292_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_293_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_294_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_295_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_296_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_297_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_298_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_299_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_300_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_301_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_302_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_303_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_304_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_305_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_306_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_307_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_308_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_309_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_310_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_311_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_312_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_313_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_314_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_315_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_316_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_317_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_318_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_319_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_320_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_321_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_322_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_323_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_324_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_325_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_326_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_327_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_328_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_329_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_330_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_331_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_332_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_333_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_334_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_335_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_336_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_337_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_338_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_339_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_340_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_341_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_342_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_343_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_344_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_345_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_346_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_347_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_348_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_349_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_350_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_351_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_352_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_353_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_354_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_355_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_356_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_357_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_358_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_359_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_360_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_361_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_362_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_363_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_364_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_365_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_366_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_367_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_368_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_369_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_370_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_371_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_372_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_373_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_374_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_375_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_376_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_377_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_378_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_379_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_380_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_381_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_382_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_383_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_384_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_385_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_386_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_387_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_388_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_389_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_390_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_391_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_392_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_393_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_394_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_395_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_396_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_397_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_398_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_399_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_400_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_401_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_402_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_403_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_404_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_405_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_406_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_407_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_408_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_409_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_410_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_411_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_412_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_413_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_414_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_415_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_416_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_417_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_418_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_419_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_420_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_421_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_422_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_423_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_424_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_425_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_426_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_427_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_428_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_429_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_430_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_431_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_432_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_433_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_434_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_435_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_436_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_437_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_438_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_439_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_440_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_441_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_442_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_443_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_444_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_445_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_446_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_447_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_448_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_449_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_450_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_451_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_452_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_453_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_454_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_455_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_456_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_457_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_458_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_459_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_460_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_461_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_462_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_463_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_464_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_465_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_466_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_467_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_468_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_469_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_470_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_471_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_472_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_473_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_474_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_475_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_476_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_477_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_478_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_479_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_480_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_481_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_482_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_483_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_484_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_485_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_486_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_487_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_488_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_489_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_490_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_491_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_492_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_493_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_494_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_495_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_496_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_497_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_498_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_499_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_500_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_501_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_502_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_503_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_504_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_505_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_506_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_507_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_508_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_509_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_510_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_V_511_U(fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'dense_large_1_w16_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_large_w18_V_rom' using auto ROMs.
Using non-merged memory implementation for PIPO myproject_layer136_out_0_V_memcore
INFO: [RTMG 210-278] Implementing memory 'myproject_layer136_out_0_V_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_V_c1_U(fifo_w3072_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'input_V_c_U(fifo_w3072_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_0_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_1_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_2_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_3_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_4_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_5_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_6_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_7_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_8_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_9_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_10_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_11_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_12_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_13_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_14_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_15_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_16_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_17_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_18_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_19_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_20_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_21_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_22_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_23_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_24_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_25_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_26_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_27_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_28_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_29_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_30_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_31_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_32_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_33_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_34_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_35_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_36_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_37_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_38_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_39_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_40_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_41_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_42_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_43_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_44_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_45_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_46_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_47_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_48_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_49_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_50_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_51_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_52_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_53_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_54_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_55_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_56_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_57_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_58_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_59_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_60_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_61_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_62_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_63_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_64_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_65_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_66_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_67_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_68_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_69_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_70_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_71_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_72_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_73_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_74_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_75_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_76_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_77_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_78_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_79_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_80_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_81_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_82_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_83_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_84_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_85_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_86_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_87_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_88_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_89_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_90_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_91_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_92_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_93_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_94_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_95_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_96_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_97_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_98_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_99_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_100_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_101_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_102_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_103_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_104_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_105_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_106_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_107_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_108_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_109_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_110_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_111_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_112_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_113_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_114_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_115_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_116_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_117_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_118_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_119_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_120_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_121_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_122_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_123_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_124_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_125_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_126_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_127_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_0_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_1_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_2_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_3_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_4_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_5_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_6_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_7_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_8_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_9_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_10_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_11_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_12_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_13_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_14_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_15_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_16_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_17_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_18_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_19_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_20_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_21_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_22_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_23_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_24_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_25_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_26_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_27_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_28_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_29_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_30_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_31_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_32_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_33_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_34_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_35_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_36_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_37_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_38_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_39_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_40_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_41_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_42_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_43_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_44_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_45_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_46_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_47_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_48_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_49_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_50_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_51_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_52_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_53_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_54_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_55_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_56_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_57_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_58_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_59_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_60_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_61_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_62_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_63_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_64_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_65_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_66_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_67_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_68_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_69_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_70_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_71_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_72_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_73_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_74_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_75_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_76_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_77_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_78_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_79_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_80_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_81_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_82_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_83_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_84_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_85_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_86_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_87_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_88_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_89_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_90_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_91_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_92_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_93_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_94_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_95_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_96_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_97_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_98_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_99_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_100_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_101_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_102_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_103_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_104_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_105_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_106_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_107_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_108_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_109_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_110_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_111_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_112_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_113_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_114_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_115_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_116_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_117_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_118_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_119_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_120_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_121_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_122_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_123_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_124_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_125_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_126_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer15_out_127_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_0_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_1_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_2_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_3_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_4_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_5_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_6_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_7_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_8_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_9_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_10_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_11_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_12_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_13_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_14_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_15_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_16_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_17_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_18_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_19_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_20_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_21_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_22_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_23_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_24_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_25_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_26_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_27_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_28_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_29_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_30_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_31_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_32_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_33_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_34_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_35_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_36_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_37_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_38_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_39_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_40_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_41_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_42_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_43_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_44_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_45_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_46_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_47_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_48_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_49_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_50_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_51_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_52_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_53_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_54_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_55_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_56_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_57_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_58_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_59_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_60_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_61_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_62_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_63_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_64_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_65_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_66_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_67_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_68_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_69_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_70_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_71_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_72_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_73_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_74_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_75_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_76_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_77_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_78_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_79_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_80_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_81_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_82_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_83_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_84_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_85_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_86_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_87_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_88_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_89_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_90_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_91_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_92_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_93_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_94_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_95_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_96_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_97_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_98_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_99_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_100_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_101_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_102_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_103_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_104_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_105_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_106_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_107_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_108_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_109_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_110_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_111_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_112_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_113_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_114_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_115_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_116_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_117_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_118_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_119_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_120_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_121_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_122_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_123_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_124_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_125_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_126_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_127_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_0_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_1_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_2_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_3_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_4_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_5_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_6_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_7_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_8_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_9_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_10_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_11_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_12_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_13_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_14_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_15_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_16_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_17_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_18_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_19_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_20_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_21_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_22_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_23_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_24_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_25_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_26_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_27_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_28_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_29_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_30_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_31_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_32_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_33_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_34_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_35_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_36_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_37_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_38_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_39_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_40_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_41_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_42_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_43_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_44_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_45_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_46_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_47_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_48_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_49_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_50_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_51_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_52_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_53_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_54_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_55_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_56_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_57_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_58_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_59_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_60_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_61_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_62_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_63_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_64_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_65_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_66_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_67_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_68_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_69_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_70_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_71_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_72_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_73_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_74_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_75_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_76_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_77_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_78_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_79_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_80_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_81_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_82_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_83_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_84_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_85_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_86_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_87_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_88_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_89_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_90_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_91_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_92_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_93_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_94_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_95_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_96_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_97_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_98_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_99_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_100_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_101_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_102_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_103_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_104_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_105_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_106_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_107_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_108_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_109_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_110_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_111_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_112_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_113_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_114_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_115_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_116_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_117_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_118_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_119_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_120_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_121_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_122_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_123_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_124_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_125_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_126_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer17_out_127_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_0_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_1_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_2_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_3_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_4_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_5_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_6_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_7_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_8_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_9_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_10_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_11_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_12_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_13_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_14_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_15_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_16_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_17_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_18_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_19_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_20_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_21_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_22_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_23_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_24_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_25_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_26_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_27_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_28_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_29_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_30_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_31_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_32_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_33_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_34_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_35_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_36_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_37_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_38_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_39_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_40_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_41_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_42_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_43_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_44_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_45_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_46_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_47_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_48_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_49_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_50_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_51_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_52_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_53_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_54_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_55_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_56_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_57_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_58_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_59_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_60_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_61_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_62_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_63_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_64_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_65_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_66_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_67_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_68_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_69_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_70_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_71_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_72_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_73_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_74_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_75_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_76_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_77_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_78_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_79_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_80_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_81_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_82_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_83_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_84_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_85_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_86_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_87_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_88_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_89_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_90_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_91_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_92_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_93_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_94_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_95_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_96_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_97_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_98_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_99_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_100_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_101_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_102_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_103_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_104_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_105_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_106_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_107_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_108_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_109_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_110_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_111_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_112_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_113_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_114_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_115_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_116_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_117_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_118_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_119_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_120_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_121_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_122_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_123_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_124_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_125_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_126_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_127_V_U(fifo_w16_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_entry19127_U0_U(start_for_myproject_entry19127_U0)' using Shift Registers.
Using non-merged memory implementation for PIPO myproject_layer136_out_0_V_memcore
Using non-merged memory implementation for PIPO myproject_layer136_out_0_V_memcore
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 49:03:50 ; elapsed = 48:58:48 . Memory (MB): peak = 14420.434 ; gain = 13631.895 ; free physical = 72948 ; free virtual = 150324
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h58m42s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
WARNING: [COSIM 212-384] This design has internal non-blocking FIFO/Stream accesses, which may result in mismatches or simulation hanging.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/Xilinx/Vivado/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: Unable to open input/predictions file, using default input.
0.0126953 0.4375 0.402344 0.533203 4.02051 17.2461 13.7803 22.7959 24.8408 0 0 0 0 0 0 0 0 0 0 0 3.5332 0 0 0 0 0 0 0 0 0 0 0 0 0.423828 1.23145 2.8125 0 7.69434 8.80566 12.7715 14.5 16.6904 14.1055 14.8867 31.624 15.2568 18.5596 20.918 0 24.1709 22.7783 17.8252 0 15.5703 29.1514 29.1328 24.9033 0 0 0 3.21484 0 0 0 9.84375 0 0 0 14.3965 0 0 0 0 0 0.0429688 2.84473 0 4.14844 5.65234 8.00977 31.6836 10.7256 10.8301 9.07715 15.9307 17.709 23.8682 25.9951 29.0205 23.542 22.9707 18.8125 22.0107 27.2246 5.72656 0 0 0 0 0 0 0 0 0 0.387695 0 0 0 12.6094 0 0 0 16.3115 0 0 0.333984 22.9688 4.91895 7.33789 8.85742 30.8809 9.95508 10.9297 8.94141 31.4199 14.79 16.6748 19.9434 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /data/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /data/Xilinx/Vivado/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 30 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2458] undeclared symbol bramw8_V_Rst_A, assumed default net type wire [/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject.autotb.v:332]
INFO: [VRFC 10-2458] undeclared symbol bramw8_V_Rst_B, assumed default net type wire [/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject.autotb.v:339]
INFO: [VRFC 10-2458] undeclared symbol bramw14_V_Rst_A, assumed default net type wire [/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject.autotb.v:382]
INFO: [VRFC 10-2458] undeclared symbol bramw14_V_Rst_B, assumed default net type wire [/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject.autotb.v:389]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/AESL_autobram_w8_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_w8_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/AESL_autobram_w14_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_w14_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject_entry3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_entry3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject_entry19127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_entry19127
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/conv_1d_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_1d_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/product.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module product
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_stream_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/relu_stream_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_stream_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/relu_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_stream_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/relu_stream_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_stream_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_stream_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/relu_stream_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_stream_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/image_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/flatten2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flatten2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/Loop_1_proc282.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Loop_1_proc282
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/relu_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/relu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/conv_1d_stream_layer_in_row_Array_V_127.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_1d_stream_layer_in_row_Array_V_127_core
INFO: [VRFC 10-311] analyzing module conv_1d_stream_layer_in_row_Array_V_127
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject_mul_mul_16s_16s_26_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_26_1_0_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_16s_16s_26_1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_stream_1_w6_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream_1_w6_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_stream_1_w6_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_stream_3_w10_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream_3_w10_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_stream_3_w10_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_stream_2_w12_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_stream_2_w12_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_stream_2_w12_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/image_stream_layer_in_row_Array_V_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module image_stream_layer_in_row_Array_V_128_core
INFO: [VRFC 10-311] analyzing module image_stream_layer_in_row_Array_V_128
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/fifo_w16_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject_mux_7832_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_7832_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject_mux_1287_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_1287_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_1_w16_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_1_w16_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_1_w16_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/dense_large_w18_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_large_w18_V_rom
INFO: [VRFC 10-311] analyzing module dense_large_w18_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject_layer136_out_0_V_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layer136_out_0_V_memcore_ram
INFO: [VRFC 10-311] analyzing module myproject_layer136_out_0_V_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/myproject_layer136_out_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_layer136_out_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/fifo_w3072_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w3072_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/fifo_w16_d2_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d2_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/pharris/tmp3/test_hack7/tmp2/hls4ml/example-models/shomodel/myproject_prj/solution1/sim/verilog/start_for_myproject_entry19127_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_myproject_entry19127_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_myproject_entry19127_U0
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myproject_layer136_out_0_V_memco...
Compiling module xil_defaultlib.myproject_layer136_out_0_V_memco...
Compiling module xil_defaultlib.myproject_layer136_out_0_V(Addre...
Compiling module xil_defaultlib.myproject_entry3
Compiling module xil_defaultlib.myproject_entry19127
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_1_0...
Compiling module xil_defaultlib.myproject_mul_mul_16s_16s_26_1_0...
Compiling module xil_defaultlib.product
Compiling module xil_defaultlib.dense_large_stream
Compiling module xil_defaultlib.dense_large_stream_3_w10_V_rom
Compiling module xil_defaultlib.dense_large_stream_3_w10_V(DataW...
Compiling module xil_defaultlib.dense_large_stream_3
Compiling module xil_defaultlib.dense_large_stream_1_w6_V_rom
Compiling module xil_defaultlib.dense_large_stream_1_w6_V(DataWi...
Compiling module xil_defaultlib.dense_large_stream_1
Compiling module xil_defaultlib.dense_large_stream_2_w12_V_rom
Compiling module xil_defaultlib.dense_large_stream_2_w12_V(DataW...
Compiling module xil_defaultlib.dense_large_stream_2
Compiling module xil_defaultlib.relu_stream_1
Compiling module xil_defaultlib.relu_stream
Compiling module xil_defaultlib.conv_1d_stream
Compiling module xil_defaultlib.relu_stream_3
Compiling module xil_defaultlib.relu_stream_2
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.fifo_w16_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d2_A
Compiling module xil_defaultlib.image_stream
Compiling module xil_defaultlib.flatten2
Compiling module xil_defaultlib.fifo_w16_d1_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A_x
Compiling module xil_defaultlib.Loop_1_proc282
Compiling module xil_defaultlib.myproject_mux_7832_16_1_1(ID=1,d...
Compiling module xil_defaultlib.dense_large_2
Compiling module xil_defaultlib.relu_2
Compiling module xil_defaultlib.dense_large_1_w16_V_rom
Compiling module xil_defaultlib.dense_large_1_w16_V(DataWidth=20...
Compiling module xil_defaultlib.myproject_mux_1287_16_1_1(ID=1,d...
Compiling module xil_defaultlib.dense_large_1
Compiling module xil_defaultlib.relu_1
Compiling module xil_defaultlib.dense_large_w18_V_rom
Compiling module xil_defaultlib.dense_large_w18_V(DataWidth=2040...
Compiling module xil_defaultlib.dense_large
Compiling module xil_defaultlib.relu
Compiling module xil_defaultlib.fifo_w3072_d2_A
Compiling module xil_defaultlib.fifo_w16_d2_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d2_A_x
Compiling module xil_defaultlib.start_for_myproject_entry19127_U...
Compiling module xil_defaultlib.start_for_myproject_entry19127_U...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.AESL_autobram_w8_V
Compiling module xil_defaultlib.AESL_autobram_w14_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/../../../../lib64/crt1.o: In function `_start':
(.text+0x12): relocation truncated to fit: R_X86_64_32S against symbol `__libc_csu_fini' defined in .text section in /usr/lib64/libc_nonshared.a(elf-init.oS)
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/../../../../lib64/crt1.o: In function `_start':
(.text+0x19): relocation truncated to fit: R_X86_64_32S against symbol `__libc_csu_init' defined in .text section in /usr/lib64/libc_nonshared.a(elf-init.oS)
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/../../../../lib64/crt1.o: In function `_start':
(.text+0x20): relocation truncated to fit: R_X86_64_32S against symbol `main' defined in .text section in xsim.dir/myproject/obj/xsim.lnx64.a(xsim_2232.lnx64.o)
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/../../../../lib64/crt1.o:(.eh_frame+0x20): relocation truncated to fit: R_X86_64_PC32 against `.text'
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/../../../../lib64/crti.o: In function `_init':
(.init+0x7): relocation truncated to fit: R_X86_64_GOTPCREL against undefined symbol `__gmon_start__'
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/crtbegin.o: In function `deregister_tm_clones':
crtstuff.c:(.text+0x8): relocation truncated to fit: R_X86_64_32S against `.tm_clone_table'
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/crtbegin.o: In function `register_tm_clones':
crtstuff.c:(.text+0x38): relocation truncated to fit: R_X86_64_32S against `.tm_clone_table'
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/crtbegin.o: In function `__do_global_dtors_aux':
crtstuff.c:(.text+0x72): relocation truncated to fit: R_X86_64_PC32 against `.bss'
crtstuff.c:(.text+0x85): relocation truncated to fit: R_X86_64_PC32 against `.bss'
/usr/lib/gcc/x86_64-redhat-linux/4.8.5/crtbegin.o: In function `frame_dummy':
crtstuff.c:(.text+0x93): relocation truncated to fit: R_X86_64_PC32 against `.jcr'
xsim.dir/myproject/obj/xsim.lnx64.a(xsim_0.lnx64.o): In function `execute_64741':
topllvm:(.text+0xbeb): additional relocation overflows omitted from the output
xsim.dir/myproject/xsimk: PC-relative offset overflow in PLT entry for `iki_vlog_schedule_transaction_signal_slow_dd0'
collect2: error: ld returned 1 exit status
ERROR: [XSIM 43-3238] Failed to link the design.
ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name "xsim.dir/myproject/xsimk" does not exist 
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
command 'ap_source' returned error code
    while executing
"source build_prj.tcl"
    invoked from within
"hls::main build_prj.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
INFO: [HLS 200-112] Total elapsed time: 182357 seconds; peak allocated memory: 3.155 GB.
INFO: [Common 17-206] Exiting vivado_hls at Thu May 21 00:29:49 2020...
