{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1594947947811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594947947827 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 22:05:47 2020 " "Processing started: Thu Jul 16 22:05:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594947947827 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947947827 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Autocorrelation -c Autocorrelation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Autocorrelation -c Autocorrelation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947947827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1594947948379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1594947948379 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shift_register.sv(17) " "Verilog HDL information at shift_register.sv(17): always construct contains both blocking and non-blocking assignments" {  } { { "shift_register.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/shift_register.sv" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1594947961140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "shift_register.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/shift_register.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594947961140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autocorrelator.sv 1 1 " "Found 1 design units, including 1 entities, in source file autocorrelator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 autocorrelator " "Found entity 1: autocorrelator" {  } { { "autocorrelator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/autocorrelator.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594947961140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594947961140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "autocorrelation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file autocorrelation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Autocorrelation " "Found entity 1: Autocorrelation" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594947961140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Autocorrelation " "Elaborating entity \"Autocorrelation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1594947961187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst3 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst3\"" {  } { { "Autocorrelation.bdf" "inst3" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 40 520 696 120 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "display decoder.sv(12) " "Verilog HDL Always Construct warning at decoder.sv(12): inferring latch(es) for variable \"display\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 "|Autocorrelation|decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] decoder.sv(12) " "Inferred latch for \"display\[0\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 "|Autocorrelation|decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] decoder.sv(12) " "Inferred latch for \"display\[1\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 "|Autocorrelation|decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] decoder.sv(12) " "Inferred latch for \"display\[2\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 "|Autocorrelation|decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] decoder.sv(12) " "Inferred latch for \"display\[3\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 "|Autocorrelation|decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] decoder.sv(12) " "Inferred latch for \"display\[4\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 "|Autocorrelation|decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] decoder.sv(12) " "Inferred latch for \"display\[5\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 "|Autocorrelation|decoder:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] decoder.sv(12) " "Inferred latch for \"display\[6\]\" at decoder.sv(12)" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 "|Autocorrelation|decoder:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "autocorrelator autocorrelator:inst2 " "Elaborating entity \"autocorrelator\" for hierarchy \"autocorrelator:inst2\"" {  } { { "Autocorrelation.bdf" "inst2" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 184 320 480 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register shift_register:inst1 " "Elaborating entity \"shift_register\" for hierarchy \"shift_register:inst1\"" {  } { { "Autocorrelation.bdf" "inst1" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 216 136 280 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594947961194 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.sv 1 1 " "Using design file debounce.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/debounce.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594947961209 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1594947961209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:inst8 " "Elaborating entity \"debounce\" for hierarchy \"debounce:inst8\"" {  } { { "Autocorrelation.bdf" "inst8" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 184 -16 104 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594947961209 ""}
{ "Warning" "WSGN_SEARCH_FILE" "slow_clk.sv 1 1 " "Using design file slow_clk.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 slow_clk " "Found entity 1: slow_clk" {  } { { "slow_clk.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/slow_clk.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1594947961225 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1594947961225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slow_clk slow_clk:inst " "Elaborating entity \"slow_clk\" for hierarchy \"slow_clk:inst\"" {  } { { "Autocorrelation.bdf" "inst" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 256 -216 -64 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594947961225 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 slow_clk.sv(14) " "Verilog HDL assignment warning at slow_clk.sv(14): truncated value with size 32 to match size of target (26)" {  } { { "slow_clk.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/slow_clk.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1594947961225 "|Autocorrelation|slow_clk:inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:inst7\|display\[4\] " "LATCH primitive \"decoder:inst7\|display\[4\]\" is permanently disabled" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1594947961541 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "decoder:inst3\|display\[4\] " "LATCH primitive \"decoder:inst3\|display\[4\]\" is permanently disabled" {  } { { "decoder.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/decoder.sv" 12 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1594947961541 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_0\[5\] VCC " "Pin \"display_0\[5\]\" is stuck at VCC" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 64 720 896 80 "display_0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_0\[4\] VCC " "Pin \"display_0\[4\]\" is stuck at VCC" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 64 720 896 80 "display_0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_0\[0\] GND " "Pin \"display_0\[0\]\" is stuck at GND" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 64 720 896 80 "display_0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_1\[5\] VCC " "Pin \"display_1\[5\]\" is stuck at VCC" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 152 720 896 168 "display_1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_2\[5\] VCC " "Pin \"display_2\[5\]\" is stuck at VCC" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 240 720 896 256 "display_2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_3\[5\] VCC " "Pin \"display_3\[5\]\" is stuck at VCC" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 328 720 896 344 "display_3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[5\] VCC " "Pin \"display_4\[5\]\" is stuck at VCC" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 416 720 896 432 "display_4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[4\] VCC " "Pin \"display_4\[4\]\" is stuck at VCC" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 416 720 896 432 "display_4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_4\[0\] GND " "Pin \"display_4\[0\]\" is stuck at GND" {  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 416 720 896 432 "display_4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1594947961842 "|Autocorrelation|display_4[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1594947961842 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1594947961927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/output_files/Autocorrelation.map.smsg " "Generated suppressed messages file C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/output_files/Autocorrelation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947962375 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1594947962591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1594947962591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "185 " "Implemented 185 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1594947962760 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1594947962760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1594947962760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1594947962760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594947962813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 22:06:02 2020 " "Processing ended: Thu Jul 16 22:06:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594947962813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594947962813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594947962813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1594947962813 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1594947964344 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594947964354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 22:06:03 2020 " "Processing started: Thu Jul 16 22:06:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594947964354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1594947964354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Autocorrelation -c Autocorrelation " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Autocorrelation -c Autocorrelation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1594947964354 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1594947964555 ""}
{ "Info" "0" "" "Project  = Autocorrelation" {  } {  } 0 0 "Project  = Autocorrelation" 0 0 "Fitter" 0 0 1594947964555 ""}
{ "Info" "0" "" "Revision = Autocorrelation" {  } {  } 0 0 "Revision = Autocorrelation" 0 0 "Fitter" 0 0 1594947964555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1594947964655 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1594947964655 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Autocorrelation EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"Autocorrelation\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1594947964655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594947964733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594947964733 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1594947964918 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1594947964934 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594947965103 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594947965103 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1594947965103 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1594947965103 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594947965103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594947965103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594947965103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594947965103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1594947965103 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1594947965103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1594947965103 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 38 " "No exact pin location assignment(s) for 7 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1594947965510 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Autocorrelation.sdc " "Synopsys Design Constraints File file not found: 'Autocorrelation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1594947965752 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1594947965752 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1594947965752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1594947965760 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1594947965760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "crystal~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node crystal~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1594947965770 ""}  } { { "Autocorrelation.bdf" "" { Schematic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/Autocorrelation.bdf" { { 280 -400 -232 296 "crystal" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594947965770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debounce:inst9\|out  " "Automatically promoted node debounce:inst9\|out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1594947965770 ""}  } { { "debounce.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/debounce.sv" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594947965770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "shift_register:inst1\|clk_out  " "Automatically promoted node shift_register:inst1\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1594947965770 ""}  } { { "shift_register.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/shift_register.sv" 11 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594947965770 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "slow_clk:inst\|clk_out  " "Automatically promoted node slow_clk:inst\|clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1594947965770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst9\|ff\[1\] " "Destination node debounce:inst9\|ff\[1\]" {  } { { "debounce.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/debounce.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1594947965770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debounce:inst9\|ff\[2\] " "Destination node debounce:inst9\|ff\[2\]" {  } { { "debounce.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/debounce.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1594947965770 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "slow_clk:inst\|clk_out~0 " "Destination node slow_clk:inst\|clk_out~0" {  } { { "slow_clk.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/slow_clk.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1594947965770 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1594947965770 ""}  } { { "slow_clk.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/slow_clk.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594947965770 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1594947966124 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1594947966124 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1594947966124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594947966124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594947966124 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1594947966131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1594947966131 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1594947966131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1594947966147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1594947966147 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1594947966147 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 2.5V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 2.5V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1594947966147 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1594947966147 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1594947966147 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1594947966147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1594947966147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1594947966147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1594947966147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1594947966147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1594947966147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 12 12 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1594947966147 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 18 6 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 18 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1594947966147 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1594947966147 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1594947966147 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594947966193 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1594947966193 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1594947967367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594947967467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1594947967499 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1594947969040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594947969040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1594947969372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X10_Y23 X20_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34" {  } { { "loc" "" { Generic "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34"} { { 12 { 0 ""} 10 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1594947970428 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1594947970428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1594947971214 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1594947971214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594947971230 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.27 " "Total time spent on timing analysis during the Fitter is 0.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1594947971415 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594947971415 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594947971615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594947971615 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594947971793 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594947972248 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/output_files/Autocorrelation.fit.smsg " "Generated suppressed messages file C:/Users/jeff7/Documents/GitHub/Correlator/Autocorrelation/output_files/Autocorrelation.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1594947972564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5273 " "Peak virtual memory: 5273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594947973097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 22:06:13 2020 " "Processing ended: Thu Jul 16 22:06:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594947973097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594947973097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594947973097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594947973097 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1594947974386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594947974401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 22:06:14 2020 " "Processing started: Thu Jul 16 22:06:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594947974401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1594947974401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Autocorrelation -c Autocorrelation " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Autocorrelation -c Autocorrelation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1594947974401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1594947974803 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1594947975590 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1594947975638 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594947975905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 22:06:15 2020 " "Processing ended: Thu Jul 16 22:06:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594947975905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594947975905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594947975905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1594947975905 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1594947976542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1594947977376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1594947977398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 16 22:06:16 2020 " "Processing started: Thu Jul 16 22:06:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1594947977398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1594947977398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Autocorrelation -c Autocorrelation " "Command: quartus_sta Autocorrelation -c Autocorrelation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1594947977398 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1594947977598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1594947977815 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1594947977815 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947977877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947977877 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Autocorrelation.sdc " "Synopsys Design Constraints File file not found: 'Autocorrelation.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1594947978231 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947978247 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debounce:inst9\|ff\[0\] debounce:inst9\|ff\[0\] " "create_clock -period 1.000 -name debounce:inst9\|ff\[0\] debounce:inst9\|ff\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1594947978247 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name slow_clk:inst\|clk_out slow_clk:inst\|clk_out " "create_clock -period 1.000 -name slow_clk:inst\|clk_out slow_clk:inst\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1594947978247 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name crystal crystal " "create_clock -period 1.000 -name crystal crystal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1594947978247 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name shift_register:inst1\|clk_out shift_register:inst1\|clk_out " "create_clock -period 1.000 -name shift_register:inst1\|clk_out shift_register:inst1\|clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1594947978247 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594947978247 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1594947978247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594947978247 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1594947978247 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1594947978294 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1594947978316 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1594947978316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.035 " "Worst-case setup slack is -3.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035             -40.025 crystal  " "   -3.035             -40.025 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.932             -93.355 debounce:inst9\|ff\[0\]  " "   -2.932             -93.355 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773              -3.774 shift_register:inst1\|clk_out  " "   -0.773              -3.774 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -0.327 slow_clk:inst\|clk_out  " "   -0.295              -0.327 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947978316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 debounce:inst9\|ff\[0\]  " "    0.235               0.000 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.315               0.000 slow_clk:inst\|clk_out  " "    0.315               0.000 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.390               0.000 crystal  " "    0.390               0.000 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 shift_register:inst1\|clk_out  " "    0.891               0.000 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947978331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594947978331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594947978347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.000 crystal  " "   -3.000             -30.000 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -39.000 debounce:inst9\|ff\[0\]  " "   -1.000             -39.000 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 slow_clk:inst\|clk_out  " "   -1.000              -6.000 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 shift_register:inst1\|clk_out  " "   -1.000              -5.000 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947978347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947978347 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1594947978748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1594947978779 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1594947979250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594947979319 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1594947979350 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1594947979350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.624 " "Worst-case setup slack is -2.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.624             -32.320 crystal  " "   -2.624             -32.320 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.519             -79.034 debounce:inst9\|ff\[0\]  " "   -2.519             -79.034 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.578              -2.801 shift_register:inst1\|clk_out  " "   -0.578              -2.801 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -0.182 slow_clk:inst\|clk_out  " "   -0.182              -0.182 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947979381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.204 " "Worst-case hold slack is 0.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 debounce:inst9\|ff\[0\]  " "    0.204               0.000 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 slow_clk:inst\|clk_out  " "    0.295               0.000 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 crystal  " "    0.346               0.000 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 shift_register:inst1\|clk_out  " "    0.806               0.000 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947979397 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594947979403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594947979419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.000 crystal  " "   -3.000             -30.000 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -39.000 debounce:inst9\|ff\[0\]  " "   -1.000             -39.000 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 slow_clk:inst\|clk_out  " "   -1.000              -6.000 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 shift_register:inst1\|clk_out  " "   -1.000              -5.000 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947979435 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1594947979619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1594947979735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1594947979735 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1594947979735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.298 " "Worst-case setup slack is -1.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298             -11.588 crystal  " "   -1.298             -11.588 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.226             -36.001 debounce:inst9\|ff\[0\]  " "   -1.226             -36.001 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.037 slow_clk:inst\|clk_out  " "   -0.037              -0.037 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979766 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 shift_register:inst1\|clk_out  " "    0.012               0.000 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979766 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947979766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 debounce:inst9\|ff\[0\]  " "    0.113               0.000 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 slow_clk:inst\|clk_out  " "    0.177               0.000 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 crystal  " "    0.204               0.000 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 shift_register:inst1\|clk_out  " "    0.442               0.000 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947979782 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594947979836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1594947979905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.472 crystal  " "   -3.000             -31.472 crystal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -39.000 debounce:inst9\|ff\[0\]  " "   -1.000             -39.000 debounce:inst9\|ff\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 slow_clk:inst\|clk_out  " "   -1.000              -6.000 slow_clk:inst\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 shift_register:inst1\|clk_out  " "   -1.000              -5.000 shift_register:inst1\|clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1594947979952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1594947979952 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1594947980981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1594947980981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1594947981166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 16 22:06:21 2020 " "Processing ended: Thu Jul 16 22:06:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1594947981166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1594947981166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1594947981166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1594947981166 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1594947981907 ""}
