{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758762064784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758762064785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 22:01:04 2025 " "Processing started: Wed Sep 24 22:01:04 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758762064785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762064785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL1CD -c PBL1CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL1CD -c PBL1CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762064785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758762065064 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758762065064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resultconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file resultconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResultConverter " "Found entity 1: ResultConverter" {  } { { "ResultConverter.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/ResultConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.v 1 1 " "Found 1 design units, including 1 entities, in source file divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a DecoderOps.v(2) " "Verilog HDL Declaration information at DecoderOps.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "DecoderOps.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderOps.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758762070341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b DecoderOps.v(2) " "Verilog HDL Declaration information at DecoderOps.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "DecoderOps.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderOps.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758762070341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c DecoderOps.v(2) " "Verilog HDL Declaration information at DecoderOps.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "DecoderOps.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderOps.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758762070341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderops.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderops.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderOps " "Found entity 1: DecoderOps" {  } { { "DecoderOps.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderOps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fullsubtractor4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor4Bit " "Found entity 1: FullSubtractor4Bit" {  } { { "FullSubtractor4Bit.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/FullSubtractor4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fullsubtractor1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor1Bit " "Found entity 1: FullSubtractor1Bit" {  } { { "FullSubtractor1Bit.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/FullSubtractor1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4Bit " "Found entity 1: FullAdder4Bit" {  } { { "FullAdder4Bit.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/FullAdder4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1bit.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder1bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1Bit " "Found entity 1: FullAdder1Bit" {  } { { "FullAdder1Bit.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/FullAdder1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file or4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or4bit " "Found entity 1: Or4bit" {  } { { "Or4bit.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Or4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file xor4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor4bit " "Found entity 1: Xor4bit" {  } { { "Xor4bit.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Xor4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And4bit " "Found entity 1: And4bit" {  } { { "And4bit.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/And4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070356 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a DecoderResults.v(2) " "Verilog HDL Declaration information at DecoderResults.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758762070357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b DecoderResults.v(2) " "Verilog HDL Declaration information at DecoderResults.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758762070357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c DecoderResults.v(2) " "Verilog HDL Declaration information at DecoderResults.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758762070357 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d DecoderResults.v(2) " "Verilog HDL Declaration information at DecoderResults.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758762070357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderresults.v 1 1 " "Found 1 design units, including 1 entities, in source file decoderresults.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderResults " "Found entity 1: DecoderResults" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762070357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762070357 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u3_t6 ResultConverter.v(82) " "Verilog HDL Implicit Net warning at ResultConverter.v(82): created implicit net for \"u3_t6\"" {  } { { "ResultConverter.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/ResultConverter.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a0 Divider.v(183) " "Verilog HDL Implicit Net warning at Divider.v(183): created implicit net for \"sel2a0\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b0 Divider.v(183) " "Verilog HDL Implicit Net warning at Divider.v(183): created implicit net for \"sel2b0\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a1 Divider.v(184) " "Verilog HDL Implicit Net warning at Divider.v(184): created implicit net for \"sel2a1\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b1 Divider.v(184) " "Verilog HDL Implicit Net warning at Divider.v(184): created implicit net for \"sel2b1\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a2 Divider.v(185) " "Verilog HDL Implicit Net warning at Divider.v(185): created implicit net for \"sel2a2\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b2 Divider.v(185) " "Verilog HDL Implicit Net warning at Divider.v(185): created implicit net for \"sel2b2\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a3 Divider.v(186) " "Verilog HDL Implicit Net warning at Divider.v(186): created implicit net for \"sel2a3\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b3 Divider.v(186) " "Verilog HDL Implicit Net warning at Divider.v(186): created implicit net for \"sel2b3\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a4 Divider.v(187) " "Verilog HDL Implicit Net warning at Divider.v(187): created implicit net for \"sel2a4\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b4 Divider.v(187) " "Verilog HDL Implicit Net warning at Divider.v(187): created implicit net for \"sel2b4\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a0 Divider.v(248) " "Verilog HDL Implicit Net warning at Divider.v(248): created implicit net for \"sel3a0\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b0 Divider.v(248) " "Verilog HDL Implicit Net warning at Divider.v(248): created implicit net for \"sel3b0\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a1 Divider.v(249) " "Verilog HDL Implicit Net warning at Divider.v(249): created implicit net for \"sel3a1\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b1 Divider.v(249) " "Verilog HDL Implicit Net warning at Divider.v(249): created implicit net for \"sel3b1\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a2 Divider.v(250) " "Verilog HDL Implicit Net warning at Divider.v(250): created implicit net for \"sel3a2\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b2 Divider.v(250) " "Verilog HDL Implicit Net warning at Divider.v(250): created implicit net for \"sel3b2\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a3 Divider.v(251) " "Verilog HDL Implicit Net warning at Divider.v(251): created implicit net for \"sel3a3\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b3 Divider.v(251) " "Verilog HDL Implicit Net warning at Divider.v(251): created implicit net for \"sel3b3\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a4 Divider.v(252) " "Verilog HDL Implicit Net warning at Divider.v(252): created implicit net for \"sel3a4\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b4 Divider.v(252) " "Verilog HDL Implicit Net warning at Divider.v(252): created implicit net for \"sel3b4\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a0 Divider.v(313) " "Verilog HDL Implicit Net warning at Divider.v(313): created implicit net for \"sel4a0\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b0 Divider.v(313) " "Verilog HDL Implicit Net warning at Divider.v(313): created implicit net for \"sel4b0\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a1 Divider.v(314) " "Verilog HDL Implicit Net warning at Divider.v(314): created implicit net for \"sel4a1\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b1 Divider.v(314) " "Verilog HDL Implicit Net warning at Divider.v(314): created implicit net for \"sel4b1\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a2 Divider.v(315) " "Verilog HDL Implicit Net warning at Divider.v(315): created implicit net for \"sel4a2\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b2 Divider.v(315) " "Verilog HDL Implicit Net warning at Divider.v(315): created implicit net for \"sel4b2\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a3 Divider.v(316) " "Verilog HDL Implicit Net warning at Divider.v(316): created implicit net for \"sel4a3\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 316 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b3 Divider.v(316) " "Verilog HDL Implicit Net warning at Divider.v(316): created implicit net for \"sel4b3\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 316 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a4 Divider.v(317) " "Verilog HDL Implicit Net warning at Divider.v(317): created implicit net for \"sel4a4\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b4 Divider.v(317) " "Verilog HDL Implicit Net warning at Divider.v(317): created implicit net for \"sel4b4\"" {  } { { "Divider.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Divider.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AdderCout main.v(59) " "Verilog HDL Implicit Net warning at main.v(59): created implicit net for \"AdderCout\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SubtractorCout main.v(67) " "Verilog HDL Implicit Net warning at main.v(67): created implicit net for \"SubtractorCout\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 main.v(233) " "Verilog HDL Implicit Net warning at main.v(233): created implicit net for \"D3\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 233 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 main.v(234) " "Verilog HDL Implicit Net warning at main.v(234): created implicit net for \"D2\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 234 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 main.v(235) " "Verilog HDL Implicit Net warning at main.v(235): created implicit net for \"D1\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 235 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D0 main.v(236) " "Verilog HDL Implicit Net warning at main.v(236): created implicit net for \"D0\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 236 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U3 main.v(237) " "Verilog HDL Implicit Net warning at main.v(237): created implicit net for \"U3\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U2 main.v(238) " "Verilog HDL Implicit Net warning at main.v(238): created implicit net for \"U2\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 238 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070358 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U1 main.v(239) " "Verilog HDL Implicit Net warning at main.v(239): created implicit net for \"U1\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 239 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U0 main.v(240) " "Verilog HDL Implicit Net warning at main.v(240): created implicit net for \"U0\"" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 240 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 DecoderResults.v(14) " "Verilog HDL Implicit Net warning at DecoderResults.v(14): created implicit net for \"s1\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 DecoderResults.v(15) " "Verilog HDL Implicit Net warning at DecoderResults.v(15): created implicit net for \"s2\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 DecoderResults.v(19) " "Verilog HDL Implicit Net warning at DecoderResults.v(19): created implicit net for \"s3\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 DecoderResults.v(20) " "Verilog HDL Implicit Net warning at DecoderResults.v(20): created implicit net for \"s4\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 DecoderResults.v(27) " "Verilog HDL Implicit Net warning at DecoderResults.v(27): created implicit net for \"s5\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 DecoderResults.v(28) " "Verilog HDL Implicit Net warning at DecoderResults.v(28): created implicit net for \"s6\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 DecoderResults.v(29) " "Verilog HDL Implicit Net warning at DecoderResults.v(29): created implicit net for \"s7\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 DecoderResults.v(33) " "Verilog HDL Implicit Net warning at DecoderResults.v(33): created implicit net for \"s9\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 DecoderResults.v(37) " "Verilog HDL Implicit Net warning at DecoderResults.v(37): created implicit net for \"s10\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 DecoderResults.v(38) " "Verilog HDL Implicit Net warning at DecoderResults.v(38): created implicit net for \"s11\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 DecoderResults.v(39) " "Verilog HDL Implicit Net warning at DecoderResults.v(39): created implicit net for \"s12\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 DecoderResults.v(43) " "Verilog HDL Implicit Net warning at DecoderResults.v(43): created implicit net for \"s13\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 DecoderResults.v(44) " "Verilog HDL Implicit Net warning at DecoderResults.v(44): created implicit net for \"s14\"" {  } { { "DecoderResults.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758762070401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder4Bit FullAdder4Bit:adder " "Elaborating entity \"FullAdder4Bit\" for hierarchy \"FullAdder4Bit:adder\"" {  } { { "main.v" "adder" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder1Bit FullAdder4Bit:adder\|FullAdder1Bit:a0 " "Elaborating entity \"FullAdder1Bit\" for hierarchy \"FullAdder4Bit:adder\|FullAdder1Bit:a0\"" {  } { { "FullAdder4Bit.v" "a0" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/FullAdder4Bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtractor4Bit FullSubtractor4Bit:subtractor " "Elaborating entity \"FullSubtractor4Bit\" for hierarchy \"FullSubtractor4Bit:subtractor\"" {  } { { "main.v" "subtractor" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullSubtractor1Bit FullSubtractor4Bit:subtractor\|FullSubtractor1Bit:s0 " "Elaborating entity \"FullSubtractor1Bit\" for hierarchy \"FullSubtractor4Bit:subtractor\|FullSubtractor1Bit:s0\"" {  } { { "FullSubtractor4Bit.v" "s0" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/FullSubtractor4Bit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:multiplier4bit " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:multiplier4bit\"" {  } { { "main.v" "multiplier4bit" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070456 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sum3\[4\] 0 Multiplier.v(6) " "Net \"sum3\[4\]\" at Multiplier.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "Multiplier.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/Multiplier.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1758762070457 "|main|Multiplier:multiplier4bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divider Divider:divider4bit " "Elaborating entity \"Divider\" for hierarchy \"Divider:divider4bit\"" {  } { { "main.v" "divider4bit" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And4bit And4bit:and4bit " "Elaborating entity \"And4bit\" for hierarchy \"And4bit:and4bit\"" {  } { { "main.v" "and4bit" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or4bit Or4bit:or4bit " "Elaborating entity \"Or4bit\" for hierarchy \"Or4bit:or4bit\"" {  } { { "main.v" "or4bit" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor4bit Xor4bit:xor4bit " "Elaborating entity \"Xor4bit\" for hierarchy \"Xor4bit:xor4bit\"" {  } { { "main.v" "xor4bit" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 mux8to1:mux0 " "Elaborating entity \"mux8to1\" for hierarchy \"mux8to1:mux0\"" {  } { { "main.v" "mux0" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux8to1:mux0\|mux2to1:mux1 " "Elaborating entity \"mux2to1\" for hierarchy \"mux8to1:mux0\|mux2to1:mux1\"" {  } { { "mux8to1.v" "mux1" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/mux8to1.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux8to1:mux0\|mux4to1:mux5 " "Elaborating entity \"mux4to1\" for hierarchy \"mux8to1:mux0\|mux4to1:mux5\"" {  } { { "mux8to1.v" "mux5" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/mux8to1.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderOps DecoderOps:decoderoperacoes " "Elaborating entity \"DecoderOps\" for hierarchy \"DecoderOps:decoderoperacoes\"" {  } { { "main.v" "decoderoperacoes" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResultConverter ResultConverter:ResultToConverter " "Elaborating entity \"ResultConverter\" for hierarchy \"ResultConverter:ResultToConverter\"" {  } { { "main.v" "ResultToConverter" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderResults DecoderResults:decoderUnits " "Elaborating entity \"DecoderResults\" for hierarchy \"DecoderResults:decoderUnits\"" {  } { { "main.v" "decoderUnits" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762070515 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[7\] " "Net \"DividerOut\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[7\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[6\] " "Net \"DividerOut\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[6\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[5\] " "Net \"DividerOut\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[5\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070616 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[4\] " "Net \"DividerOut\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[4\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070616 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758762070616 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[7\] " "Net \"DividerOut\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[7\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[6\] " "Net \"DividerOut\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[6\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[5\] " "Net \"DividerOut\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[5\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[4\] " "Net \"DividerOut\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[4\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070617 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758762070617 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[7\] " "Net \"DividerOut\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[7\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[6\] " "Net \"DividerOut\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[6\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[5\] " "Net \"DividerOut\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[5\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070617 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[4\] " "Net \"DividerOut\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[4\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070617 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758762070617 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[7\] " "Net \"DividerOut\[7\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[7\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[6\] " "Net \"DividerOut\[6\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[6\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[5\] " "Net \"DividerOut\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[5\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070618 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DividerOut\[4\] " "Net \"DividerOut\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "DividerOut\[4\]" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 19 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1758762070618 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1758762070618 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1758762070795 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1758762070795 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1758762071116 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[4\] GND " "Pin \"S\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758762071237 "|main|S[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[5\] GND " "Pin \"S\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758762071237 "|main|S[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[6\] GND " "Pin \"S\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758762071237 "|main|S[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S\[7\] GND " "Pin \"S\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758762071237 "|main|S[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens_b GND " "Pin \"tens_b\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758762071237 "|main|tens_b"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens_c GND " "Pin \"tens_c\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758762071237 "|main|tens_c"} { "Warning" "WMLS_MLS_STUCK_PIN" "tens_g VCC " "Pin \"tens_g\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/main.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1758762071237 "|main|tens_g"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1758762071237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1758762071277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/output_files/PBL1CD.map.smsg " "Generated suppressed messages file C:/Users/Luan/Documents/ULA-DigitalCircuits-ResultConverter/output_files/PBL1CD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762071702 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1758762072199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762072199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758762072369 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758762072369 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758762072369 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758762072369 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758762072382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 22:01:12 2025 " "Processing ended: Wed Sep 24 22:01:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758762072382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758762072382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758762072382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762072382 ""}
