static void F_1 ( void )\r\n{\r\n}\r\nstatic int F_2 ( unsigned int V_1 , T_1 * V_2 , int V_3 )\r\n{\r\nunsigned long V_4 = 0 ;\r\nint V_5 ;\r\nif ( V_3 == 1 ) {\r\nV_5 = 0 ;\r\nwhile ( 1 == 1 ) {\r\nF_3 ( F_4 ( V_1 ) , V_6 , 0 , V_6 ) ;\r\nF_5 ( & V_7 , V_4 ) ;\r\nif ( F_6 ( F_4 ( V_1 ) ) & V_6 ) {\r\nF_7 ( & V_7 , V_4 ) ;\r\ncontinue;\r\n}\r\nF_8 ( * V_2 , F_9 ( V_1 ) ) ;\r\nF_7 ( & V_7 , V_4 ) ;\r\nreturn 0 ;\r\n}\r\n} else {\r\nF_5 ( & V_7 , V_4 ) ;\r\nV_5 = 1 ;\r\nwhile ( V_3 -- ) {\r\nF_3 ( F_4 ( V_1 ) , V_6 , 0 , V_6 ) ;\r\nF_8 ( * V_2 ++ , F_9 ( V_1 ) ) ;\r\n}\r\nF_7 ( & V_7 , V_4 ) ;\r\n}\r\nreturn 0 ;\r\nV_8:\r\nif ( V_5 )\r\nF_7 ( & V_7 , V_4 ) ;\r\nF_10 ( V_9 L_1 , V_3 + 1 ) ;\r\nF_1 () ;\r\nreturn 1 ;\r\n}\r\nstatic int T_2 F_11 ( unsigned int V_1 , T_1 * V_2 , int V_3 )\r\n{\r\nunsigned long V_4 ;\r\nF_5 ( & V_7 , V_4 ) ;\r\nwhile ( V_3 -- ) {\r\nF_3 ( F_4 ( V_1 ) , V_10 , V_10 , 0 ) ;\r\n* V_2 ++ = F_6 ( F_9 ( V_1 ) ) ;\r\n}\r\nF_7 ( & V_7 , V_4 ) ;\r\nreturn 0 ;\r\nV_8:\r\nF_7 ( & V_7 , V_4 ) ;\r\nF_10 ( V_9 L_2 , V_3 + 1 ) ;\r\nF_1 () ;\r\nreturn 1 ;\r\n}\r\nstatic int T_2 F_12 ( unsigned int V_1 , T_1 * V_2 , int V_3 )\r\n{\r\nunsigned long V_4 ;\r\nF_5 ( & V_7 , V_4 ) ;\r\nwhile ( V_3 -- ) {\r\nF_13 ( F_4 ( V_1 ) , V_10 , V_10 , 0 , 100 ) ;\r\n* V_2 ++ = F_6 ( F_9 ( V_1 ) ) ;\r\n}\r\nF_7 ( & V_7 , V_4 ) ;\r\nreturn 0 ;\r\nV_8:\r\nF_7 ( & V_7 , V_4 ) ;\r\nreturn 1 ;\r\n}\r\nstatic int F_14 ( unsigned V_11 , unsigned V_12 )\r\n{\r\nswitch ( V_11 ) {\r\ncase 0x0 :\r\ncase 0xa :\r\ncase 0xb :\r\nV_11 = 0 ;\r\nbreak;\r\ncase 0x11 :\r\nV_11 = V_13 ;\r\nbreak;\r\ncase 0x12 :\r\ncase 0x13 :\r\ncase 0x15 :\r\ncase 0x16 :\r\ncase 0x17 :\r\ncase 0x18 :\r\ncase 0x19 :\r\ncase 0x1a :\r\nF_15 ( F_10 ( L_3 , V_11 , V_12 ) ) ;\r\nV_11 = V_14 ;\r\nbreak;\r\ncase 0x14 :\r\nV_11 = V_15 ;\r\nbreak;\r\ndefault:\r\nF_10 ( V_9 L_4 , V_11 ) ;\r\nbreak;\r\n}\r\nreturn V_12 | ( V_11 << 16 ) ;\r\n}\r\nstatic int T_2 F_16 ( int V_16 , struct V_17 * V_18 )\r\n{\r\nT_1 V_19 [] = { V_20 } ;\r\nT_1 V_21 [ 4 ] ;\r\nT_1 * V_2 ;\r\nint V_3 ;\r\nvolatile int V_22 = 0 ;\r\nif ( F_6 ( F_4 ( V_16 ) ) == 0xff )\r\nreturn 0 ;\r\nF_17 ( V_16 ) ;\r\nF_8 ( V_23 | V_24 , F_18 ( V_16 ) ) ;\r\nF_19 ( 20 ) ;\r\nV_22 = 1 ;\r\nF_3 ( F_4 ( V_16 ) , V_25 , V_26 | V_27 , V_28 | V_29 | V_30 | V_10 | V_6 ) ;\r\nV_22 = 2 ;\r\nif ( F_6 ( F_20 ( V_16 ) ) & V_31 )\r\ngoto V_8;\r\nF_2 ( V_16 , V_19 , 1 ) ;\r\nV_22 = 3 ;\r\nV_3 = 4 ;\r\nV_2 = & V_21 [ 0 ] ;\r\nwhile ( V_3 -- ) {\r\nF_3 ( F_4 ( V_16 ) , V_10 , V_10 , 0 ) ;\r\n* V_2 ++ = F_6 ( F_9 ( V_16 ) ) ;\r\n}\r\nV_22 = 8 ;\r\nif ( F_6 ( F_4 ( V_16 ) ) & V_10 )\r\ngoto V_8;\r\nV_22 = 9 ;\r\nF_3 ( F_20 ( V_16 ) , V_32 , V_32 , 0 ) ;\r\nV_22 = 10 ;\r\nF_8 ( V_24 , F_18 ( V_16 ) ) ;\r\nV_22 = 11 ;\r\nreturn V_22 ;\r\nV_8:\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_21 ( int V_33 , void * V_34 )\r\n{\r\nunsigned long V_4 ;\r\nstruct V_17 * V_35 = V_34 ;\r\nF_5 ( V_35 -> V_36 , V_4 ) ;\r\nF_22 ( V_35 ) ;\r\nF_7 ( V_35 -> V_36 , V_4 ) ;\r\nreturn V_37 ;\r\n}\r\nstatic void F_22 ( struct V_17 * V_35 )\r\n{\r\nvoid (* F_23) ( T_4 * ) = NULL ;\r\nint V_38 , V_39 , V_40 , V_41 ;\r\nint V_42 ;\r\nunsigned long V_4 ;\r\nT_4 * V_43 ;\r\nint V_44 ;\r\nint V_45 ;\r\nstruct V_46 * V_47 ;\r\nstruct V_48 * V_48 ;\r\nV_47 = F_24 ( V_35 ) -> V_47 ;\r\nV_48 = F_24 ( V_35 ) -> V_48 ;\r\n#ifdef F_25\r\n{\r\nV_44 = F_6 ( F_20 ( V_35 -> V_49 ) ) ;\r\nF_10 ( V_50 L_5 ) ;\r\nif ( ! ( V_44 & V_51 ) )\r\nF_10 ( L_6 ) ;\r\nif ( V_44 & V_52 )\r\nF_10 ( L_7 ) ;\r\nif ( V_44 & V_53 )\r\nF_10 ( L_8 ) ;\r\nif ( V_44 & V_32 )\r\nF_10 ( L_9 ) ;\r\nif ( V_44 & V_54 )\r\nF_10 ( L_10 ) ;\r\nF_10 ( L_11 , F_6 ( F_4 ( V_35 -> V_49 ) ) ) ;\r\n} ;\r\n#endif\r\nV_42 = 0 ;\r\nV_45 = 0 ;\r\nwhile ( 1 == 1 ) {\r\nV_44 = F_6 ( F_20 ( V_35 -> V_49 ) ) ;\r\nif ( V_44 & ~ V_52 ) {\r\nif ( V_44 & V_53 )\r\nF_10 ( L_8 ) ;\r\nif ( V_44 & V_32 )\r\nF_10 ( L_9 ) ;\r\nif ( V_44 & V_54 ) {\r\nV_45 = 1 ;\r\nF_10 ( L_10 ) ;\r\n}\r\n}\r\nF_17 ( V_35 -> V_49 ) ;\r\nF_5 ( & V_7 , V_4 ) ;\r\nV_39 = F_24 ( V_35 ) -> V_55 + 1 ;\r\nif ( V_39 >= 2 * V_56 )\r\nV_39 = V_56 ;\r\ndo {\r\nif ( V_47 [ V_39 ] . V_57 != 0 )\r\nbreak;\r\nV_39 ++ ;\r\nif ( V_39 >= 2 * V_56 )\r\nV_39 = V_56 ;\r\n} while ( V_39 != F_24 ( V_35 ) -> V_55 );\r\nif ( V_47 [ V_39 ] . V_57 == 0 ) {\r\nF_7 ( & V_7 , V_4 ) ;\r\nif ( ! V_42 && ! V_45 )\r\nF_10 ( V_58 L_12 ) ;\r\nif ( V_45 )\r\nF_26 ( V_35 ) ;\r\nreturn;\r\n} ;\r\nV_40 = ( F_27 ( V_47 [ V_39 ] . V_59 ) - ( F_28 ( & V_48 [ 0 ] ) ) ) / sizeof( struct V_48 ) ;\r\nV_41 = V_47 [ V_39 ] . V_57 ;\r\nV_47 [ V_39 ] . V_57 = 0 ;\r\nF_24 ( V_35 ) -> V_55 = V_39 ;\r\nF_7 ( & V_7 , V_4 ) ;\r\n#ifdef F_25\r\n{\r\nif ( V_48 [ V_40 ] . V_60 | V_48 [ V_40 ] . V_61 )\r\nF_10 ( V_50 L_13 ,\r\nV_48 [ V_40 ] . V_60 + ( ( int ) V_48 [ V_40 ] . V_61 << 16 ) , V_47 [ V_39 ] . V_57 ) ;\r\n} ;\r\n#endif\r\nif ( V_41 == 3 )\r\ncontinue;\r\n#ifdef F_25\r\nF_10 ( V_50 L_14 , V_40 , V_39 ) ;\r\n#endif\r\nV_43 = F_24 ( V_35 ) -> V_62 [ V_40 ] ;\r\nif ( ! V_43 || ! V_43 -> V_63 ) {\r\nF_10 ( V_58 L_15 ) ;\r\nF_10 ( V_58 L_16 , V_48 [ V_40 ] . V_60 ,\r\nV_48 [ V_40 ] . V_61 , V_48 [ V_40 ] . V_64 , V_40 ) ;\r\nreturn;\r\n}\r\nF_23 = V_43 -> V_63 ;\r\nF_29 ( V_43 -> V_65 ) ;\r\nV_43 -> V_65 = NULL ;\r\nif ( V_48 [ V_40 ] . V_60 == 2 )\r\nmemcpy ( V_43 -> V_66 , & V_48 [ V_40 ] . V_67 [ V_48 [ V_40 ] . V_68 ] ,\r\nV_69 ) ;\r\nif ( V_41 != 1 )\r\nV_38 = F_14 ( V_48 [ V_40 ] . V_61 , V_48 [ V_40 ] . V_60 ) ;\r\nelse\r\nV_38 = 0 ;\r\n#ifdef F_25\r\nif ( V_38 )\r\nF_10 ( V_50 L_17 , V_38 ,\r\nV_48 [ V_40 ] . V_61 , V_48 [ V_40 ] . V_60 ) ;\r\n#endif\r\nif ( V_48 [ V_40 ] . V_60 == 2 ) {\r\n#ifdef F_25\r\nint V_70 ;\r\n#endif\r\nF_15 ( F_10 ( L_18 ) ) ;\r\n#ifdef F_25\r\nfor ( V_70 = 0 ; V_70 < 12 ; V_70 ++ )\r\nF_10 ( L_19 , V_48 [ V_40 ] . V_67 [ V_48 [ V_40 ] . V_68 + V_70 ] ) ;\r\nF_10 ( L_20 ) ;\r\n#endif\r\n}\r\nF_15 (if (errstatus) printk(L_21, errstatus)) ;\r\nV_43 -> V_71 = V_38 ;\r\nF_24 ( V_35 ) -> V_62 [ V_40 ] = NULL ;\r\nF_23 ( V_43 ) ;\r\nV_42 ++ ;\r\n} ;\r\n}\r\nstatic int F_30 ( T_4 * V_72 , void (* F_31) ( T_4 * ) )\r\n{\r\nT_1 V_73 = V_74 ;\r\nT_1 V_75 ;\r\nT_1 * V_76 = ( T_1 * ) V_72 -> V_77 ;\r\nT_1 V_78 = V_72 -> V_79 -> V_80 ;\r\nT_1 V_81 = V_72 -> V_79 -> V_81 ;\r\nunsigned long V_4 ;\r\nint V_82 = F_32 ( V_72 ) ;\r\nint V_40 ;\r\nstruct V_46 * V_47 ;\r\nstruct V_48 * V_48 ;\r\nF_15 (int i) ;\r\nV_47 = F_24 ( V_72 -> V_79 -> V_83 ) -> V_47 ;\r\nV_48 = F_24 ( V_72 -> V_79 -> V_83 ) -> V_48 ;\r\nF_15 (if (target > 1) {\r\nSCpnt->result = DID_TIME_OUT << 16;\r\ndone(SCpnt); return 0;\r\n}\r\n) ;\r\nif ( * V_76 == V_84 ) {\r\n#if 0\r\nif (bufflen != SCSI_SENSE_BUFFERSIZE)\r\nprintk(KERN_CRIT "aha1542: Wrong buffer length supplied "\r\n"for request sense (%d)\n", bufflen);\r\n#endif\r\nV_72 -> V_71 = 0 ;\r\nF_31 ( V_72 ) ;\r\nreturn 0 ;\r\n}\r\n#ifdef F_25\r\nif ( * V_76 == V_85 || * V_76 == V_86 )\r\nV_70 = F_33 ( V_76 + 2 ) ;\r\nelse if ( * V_76 == V_87 || * V_76 == V_88 )\r\nV_70 = F_27 ( V_76 + 2 ) ;\r\nelse\r\nV_70 = - 1 ;\r\nif ( F_31 )\r\nF_10 ( V_50 L_22 , V_78 , * V_76 , V_70 , V_82 ) ;\r\nelse\r\nF_10 ( V_50 L_23 , V_78 , * V_76 , V_70 , V_82 ) ;\r\nF_1 () ;\r\nF_10 ( V_50 L_24 ) ;\r\nfor ( V_70 = 0 ; V_70 < V_72 -> V_89 ; V_70 ++ )\r\nF_10 ( L_19 , V_76 [ V_70 ] ) ;\r\nF_10 ( L_20 ) ;\r\nif ( * V_76 == V_86 || * V_76 == V_88 )\r\nreturn 0 ;\r\n#endif\r\nF_5 ( & V_7 , V_4 ) ;\r\nV_40 = F_24 ( V_72 -> V_79 -> V_83 ) -> V_90 + 1 ;\r\nif ( V_40 >= V_56 )\r\nV_40 = 0 ;\r\ndo {\r\nif ( V_47 [ V_40 ] . V_57 == 0 && F_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_40 ] == NULL )\r\nbreak;\r\nV_40 ++ ;\r\nif ( V_40 >= V_56 )\r\nV_40 = 0 ;\r\n} while ( V_40 != F_24 ( V_72 -> V_79 -> V_83 ) -> V_90 );\r\nif ( V_47 [ V_40 ] . V_57 || F_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_40 ] )\r\nF_34 ( L_25 ) ;\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_40 ] = V_72 ;\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_90 = V_40 ;\r\nF_7 ( & V_7 , V_4 ) ;\r\n#ifdef F_25\r\nF_10 ( V_50 L_26 , V_40 , F_31 ) ;\r\n#endif\r\nF_35 ( V_47 [ V_40 ] . V_59 , F_28 ( & V_48 [ V_40 ] ) ) ;\r\nmemset ( & V_48 [ V_40 ] , 0 , sizeof( struct V_48 ) ) ;\r\nV_48 [ V_40 ] . V_68 = V_72 -> V_89 ;\r\nV_75 = 0 ;\r\nif ( * V_76 == V_85 || * V_76 == V_87 )\r\nV_75 = 8 ;\r\nelse if ( * V_76 == V_86 || * V_76 == V_88 )\r\nV_75 = 16 ;\r\nmemcpy ( V_48 [ V_40 ] . V_67 , V_76 , V_48 [ V_40 ] . V_68 ) ;\r\nif ( V_82 ) {\r\nstruct V_91 * V_92 ;\r\nstruct V_93 * V_94 ;\r\n#ifdef F_25\r\nunsigned char * V_95 ;\r\n#endif\r\nint V_70 , V_96 = F_36 ( V_72 ) ;\r\nV_48 [ V_40 ] . V_97 = 2 ;\r\nV_72 -> V_65 = F_37 ( sizeof( * V_94 ) * V_96 ,\r\nV_98 | V_99 ) ;\r\nV_94 = (struct V_93 * ) V_72 -> V_65 ;\r\nif ( V_94 == NULL ) {\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_40 ] = NULL ;\r\nreturn V_100 ;\r\n}\r\nF_38 (SCpnt, sg, sg_count, i) {\r\nF_35 ( V_94 [ V_70 ] . V_101 , F_39 ( V_92 ) ) ;\r\nF_35 ( V_94 [ V_70 ] . V_102 , V_92 -> V_103 ) ;\r\n} ;\r\nF_35 ( V_48 [ V_40 ] . V_102 , V_96 * sizeof( struct V_93 ) ) ;\r\nF_35 ( V_48 [ V_40 ] . V_101 , F_28 ( V_94 ) ) ;\r\n#ifdef F_25\r\nF_10 ( L_27 , V_94 ) ;\r\nV_95 = ( unsigned char * ) V_94 ;\r\nfor ( V_70 = 0 ; V_70 < 18 ; V_70 ++ )\r\nF_10 ( L_19 , V_95 [ V_70 ] ) ;\r\n#endif\r\n} else {\r\nV_48 [ V_40 ] . V_97 = 0 ;\r\nV_72 -> V_65 = NULL ;\r\nF_35 ( V_48 [ V_40 ] . V_102 , 0 ) ;\r\nF_35 ( V_48 [ V_40 ] . V_101 , 0 ) ;\r\n} ;\r\nV_48 [ V_40 ] . V_64 = ( V_78 & 7 ) << 5 | V_75 | ( V_81 & 7 ) ;\r\nV_48 [ V_40 ] . V_104 = 16 ;\r\nV_48 [ V_40 ] . V_105 [ 0 ] = V_48 [ V_40 ] . V_105 [ 1 ] = V_48 [ V_40 ] . V_105 [ 2 ] = 0 ;\r\nV_48 [ V_40 ] . V_106 = 0 ;\r\n#ifdef F_25\r\n{\r\nint V_70 ;\r\nF_10 ( V_50 L_28 ) ;\r\nfor ( V_70 = 0 ; V_70 < sizeof( V_48 [ V_40 ] ) - 10 ; V_70 ++ )\r\nF_10 ( L_19 , ( ( T_1 * ) & V_48 [ V_40 ] ) [ V_70 ] ) ;\r\n} ;\r\n#endif\r\nif ( F_31 ) {\r\nF_15 (printk(L_29);\r\naha1542_stat()) ;\r\nV_72 -> V_63 = F_31 ;\r\nV_47 [ V_40 ] . V_57 = 1 ;\r\nF_2 ( V_72 -> V_79 -> V_83 -> V_49 , & V_73 , 1 ) ;\r\nF_15 ( F_1 () ) ;\r\n} else\r\nF_10 ( L_30 ) ;\r\nreturn 0 ;\r\n}\r\nint T_2 F_40 ( int V_107 , unsigned char * V_108 , unsigned char * V_109 , unsigned char * V_110 )\r\n{\r\nT_1 V_19 [] = { V_111 } ;\r\nT_1 V_21 [ 3 ] ;\r\nint V_70 ;\r\nV_70 = F_6 ( F_4 ( V_107 ) ) ;\r\nif ( V_70 & V_10 ) {\r\nV_70 = F_6 ( F_9 ( V_107 ) ) ;\r\n} ;\r\nF_2 ( V_107 , V_19 , 1 ) ;\r\nF_11 ( V_107 , V_21 , 3 ) ;\r\nF_3 ( F_20 ( V_107 ) , V_31 , V_32 , 0 ) ;\r\nwhile ( 0 ) {\r\nV_8:\r\nF_10 ( V_9 L_31 ) ;\r\n}\r\nF_17 ( V_107 ) ;\r\nswitch ( V_21 [ 0 ] ) {\r\ncase 0x80 :\r\n* V_109 = 7 ;\r\nbreak;\r\ncase 0x40 :\r\n* V_109 = 6 ;\r\nbreak;\r\ncase 0x20 :\r\n* V_109 = 5 ;\r\nbreak;\r\ncase 0x01 :\r\n* V_109 = 0 ;\r\nbreak;\r\ncase 0 :\r\n* V_109 = 0xFF ;\r\nbreak;\r\ndefault:\r\nF_10 ( V_9 L_32 ) ;\r\nreturn - 1 ;\r\n} ;\r\nswitch ( V_21 [ 1 ] ) {\r\ncase 0x40 :\r\n* V_108 = 15 ;\r\nbreak;\r\ncase 0x20 :\r\n* V_108 = 14 ;\r\nbreak;\r\ncase 0x8 :\r\n* V_108 = 12 ;\r\nbreak;\r\ncase 0x4 :\r\n* V_108 = 11 ;\r\nbreak;\r\ncase 0x2 :\r\n* V_108 = 10 ;\r\nbreak;\r\ncase 0x1 :\r\n* V_108 = 9 ;\r\nbreak;\r\ndefault:\r\nF_10 ( V_9 L_33 ) ;\r\nreturn - 1 ;\r\n} ;\r\n* V_110 = V_21 [ 2 ] & 7 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_2 F_41 ( int V_1 )\r\n{\r\nstatic T_1 V_112 [ 3 ] ;\r\nstatic T_1 V_113 [ 2 ] ;\r\nint V_114 ;\r\nV_114 = V_115 ;\r\nV_112 [ 0 ] = V_116 ;\r\nF_2 ( V_1 , V_112 , 1 ) ;\r\nif ( F_12 ( V_1 , V_113 , 2 ) )\r\nreturn V_114 ;\r\nF_13 ( F_20 ( V_1 ) , V_31 , V_32 , 0 , 100 ) ;\r\nF_17 ( V_1 ) ;\r\nif ( ( V_113 [ 0 ] & 0x08 ) || V_113 [ 1 ] ) {\r\nV_112 [ 0 ] = V_117 ;\r\nV_112 [ 1 ] = 0 ;\r\nV_112 [ 2 ] = V_113 [ 1 ] ;\r\nif ( ( V_113 [ 0 ] & 0x08 ) && ( V_113 [ 1 ] & 0x03 ) )\r\nV_114 = V_118 ;\r\nF_2 ( V_1 , V_112 , 3 ) ;\r\nF_3 ( F_20 ( V_1 ) , V_31 , V_32 , 0 ) ;\r\n} ;\r\nwhile ( 0 ) {\r\nV_8:\r\nF_10 ( V_9 L_34 ) ;\r\n}\r\nF_17 ( V_1 ) ;\r\nreturn V_114 ;\r\n}\r\nstatic int T_2 F_42 ( int V_107 , int * V_119 )\r\n{\r\nT_1 V_19 [] = { V_20 } ;\r\nT_1 V_21 [ 4 ] ;\r\nint V_70 ;\r\nV_70 = F_6 ( F_4 ( V_107 ) ) ;\r\nif ( V_70 & V_10 ) {\r\nV_70 = F_6 ( F_9 ( V_107 ) ) ;\r\n} ;\r\nF_2 ( V_107 , V_19 , 1 ) ;\r\nF_11 ( V_107 , V_21 , 4 ) ;\r\nF_3 ( F_20 ( V_107 ) , V_31 , V_32 , 0 ) ;\r\nwhile ( 0 ) {\r\nV_8:\r\nF_10 ( V_9 L_35 ) ;\r\n}\r\nF_17 ( V_107 ) ;\r\n* V_119 = V_115 ;\r\nif ( V_21 [ 0 ] == 0x43 ) {\r\nF_10 ( V_120 L_36 ) ;\r\nreturn 1 ;\r\n} ;\r\n* V_119 = F_41 ( V_107 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_2 F_43 ( char * V_121 , int * V_122 )\r\n{\r\nconst char * V_123 = L_37 ;\r\nint V_124 ;\r\nif ( V_125 >= V_126 ) {\r\nF_10 ( V_9 L_38 ) ;\r\nF_10 ( V_9 L_39 , V_127 [ 0 ] ) ;\r\nF_10 ( V_9 L_40 , V_127 [ 1 ] ) ;\r\nF_10 ( V_9 L_41 , V_121 ) ;\r\nreturn;\r\n}\r\nif ( V_122 [ 0 ] < 1 || V_122 [ 0 ] > 4 ) {\r\nF_10 ( V_9 L_42 , V_121 ) ;\r\nF_10 ( V_123 ) ;\r\nF_10 ( V_9 L_43 ) ;\r\n}\r\nV_128 [ V_125 ] = V_122 [ 0 ] ;\r\nV_127 [ V_125 ] = V_121 ;\r\nV_124 = V_122 [ 0 ] >= 1 ? V_122 [ 1 ] : 0 ;\r\nV_129 [ V_125 ] = V_122 [ 0 ] >= 2 ? V_122 [ 2 ] : 7 ;\r\nV_130 [ V_125 ] = V_122 [ 0 ] >= 3 ? V_122 [ 3 ] : 5 ;\r\nif ( V_122 [ 0 ] >= 4 )\r\n{\r\nint V_131 = - 1 ;\r\nswitch ( V_122 [ 4 ] ) {\r\ncase 5 :\r\nV_131 = 0x00 ;\r\nbreak;\r\ncase 6 :\r\nV_131 = 0x04 ;\r\nbreak;\r\ncase 7 :\r\nV_131 = 0x01 ;\r\nbreak;\r\ncase 8 :\r\nV_131 = 0x02 ;\r\nbreak;\r\ncase 10 :\r\nV_131 = 0x03 ;\r\nbreak;\r\ndefault:\r\nF_10 ( V_9 L_42 , V_121 ) ;\r\nF_10 ( V_123 ) ;\r\nF_10 ( V_9 L_44 ) ;\r\nbreak;\r\n}\r\nV_132 [ V_125 ] = V_131 ;\r\n}\r\nif ( V_124 != 0 )\r\nV_133 [ V_125 ] = V_124 ;\r\n++ V_125 ;\r\n}\r\nstatic int T_2 F_44 ( char * V_121 )\r\n{\r\nint V_122 [ 5 ] ;\r\nint V_134 = V_125 ;\r\nF_45 ( V_121 , F_46 ( V_122 ) , V_122 ) ;\r\nF_43 ( V_121 , V_122 ) ;\r\nreturn V_134 < V_125 ;\r\n}\r\nstatic int T_2 F_47 ( struct V_135 * V_136 )\r\n{\r\nunsigned char V_109 ;\r\nunsigned char V_108 ;\r\nunsigned char V_110 ;\r\nunsigned long V_4 ;\r\nunsigned int V_107 ;\r\nint V_137 ;\r\nstruct V_17 * V_18 = NULL ;\r\nint V_134 = 0 ;\r\nint V_138 ;\r\nF_15 ( F_10 ( L_45 ) ) ;\r\nV_136 -> V_139 = L_46 ;\r\n#ifdef F_48\r\nV_133 [ 0 ] = V_140 [ 0 ] ;\r\nV_129 [ 0 ] = V_140 [ 1 ] ;\r\nV_130 [ 0 ] = V_140 [ 2 ] ;\r\n{\r\nint V_131 = - 1 ;\r\nswitch ( V_140 [ 3 ] ) {\r\ncase 5 :\r\nV_131 = 0x00 ;\r\nbreak;\r\ncase 6 :\r\nV_131 = 0x04 ;\r\nbreak;\r\ncase 7 :\r\nV_131 = 0x01 ;\r\nbreak;\r\ncase 8 :\r\nV_131 = 0x02 ;\r\nbreak;\r\ncase 10 :\r\nV_131 = 0x03 ;\r\nbreak;\r\n} ;\r\nV_132 [ 0 ] = V_131 ;\r\n}\r\n#endif\r\n#ifdef F_49\r\nif( V_141 ) {\r\nint V_142 = 0 ;\r\nint V_143 = 0 ;\r\nfor ( V_138 = 0 ; ( V_142 != V_144 ) && ( V_138 < F_46 ( V_133 ) ) ; V_138 ++ ) {\r\nif ( V_133 [ V_138 ] )\r\ncontinue;\r\nV_142 = F_50 ( 0x0f1f , V_142 ) ;\r\nif ( V_142 == V_144 )\r\nbreak;\r\nV_143 = F_51 ( V_142 , 3 ) ;\r\nif ( V_143 & 0x80 ) {\r\nif ( V_143 & 0x02 ) {\r\nif ( V_143 & 0x01 )\r\nV_133 [ V_138 ] = 0x334 ;\r\nelse\r\nV_133 [ V_138 ] = 0x234 ;\r\n} else {\r\nif ( V_143 & 0x01 )\r\nV_133 [ V_138 ] = 0x134 ;\r\n}\r\n} else {\r\nif ( V_143 & 0x02 ) {\r\nif ( V_143 & 0x01 )\r\nV_133 [ V_138 ] = 0x330 ;\r\nelse\r\nV_133 [ V_138 ] = 0x230 ;\r\n} else {\r\nif ( V_143 & 0x01 )\r\nV_133 [ V_138 ] = 0x130 ;\r\n}\r\n}\r\nF_10 ( V_120 L_47 , V_142 , V_133 [ V_138 ] ) ;\r\nF_52 ( V_142 , L_48 ) ;\r\nF_53 ( V_142 , NULL , NULL ) ;\r\nF_54 ( V_142 ) ;\r\nV_142 ++ ;\r\n}\r\n}\r\n#endif\r\nif( V_145 )\r\n{\r\nstruct V_146 * V_147 = NULL ;\r\nfor( V_138 = 0 ; V_138 < F_46 ( V_133 ) ; V_138 ++ ) {\r\nif( V_133 [ V_138 ] )\r\ncontinue;\r\nV_147 = F_55 ( NULL , F_56 ( 'A' , 'D' , 'P' ) ,\r\nF_57 ( 0x1542 ) , V_147 ) ;\r\nif( V_147 == NULL )\r\nbreak;\r\nif( F_58 ( V_147 ) < 0 )\r\ncontinue;\r\nif( F_59 ( V_147 ) < 0 ) {\r\nF_60 ( V_147 ) ;\r\ncontinue;\r\n}\r\nif( ! F_61 ( V_147 , 0 ) ) {\r\nF_60 ( V_147 ) ;\r\ncontinue;\r\n}\r\nV_133 [ V_138 ] = F_62 ( V_147 , 0 ) ;\r\nF_10 ( V_120 L_49 , V_133 [ V_138 ] ) ;\r\n}\r\n}\r\nfor ( V_138 = 0 ; V_138 < F_46 ( V_133 ) ; V_138 ++ )\r\nif ( V_133 [ V_138 ] != 0 && F_63 ( V_133 [ V_138 ] , 4 , L_46 ) ) {\r\nV_18 = F_64 ( V_136 ,\r\nsizeof( struct V_148 ) ) ;\r\nif( V_18 == NULL ) {\r\nF_65 ( V_133 [ V_138 ] , 4 ) ;\r\ncontinue;\r\n}\r\nif ( ! F_16 ( V_133 [ V_138 ] , V_18 ) )\r\ngoto V_149;\r\nV_107 = V_133 [ V_138 ] ;\r\n{\r\nT_1 V_150 [] = { V_151 , 7 } ;\r\nT_1 V_152 [] = { V_153 , 5 } ;\r\nif ( V_128 [ V_138 ] ) {\r\nV_150 [ 1 ] = V_129 [ V_138 ] ;\r\nV_152 [ 1 ] = V_130 [ V_138 ] ;\r\n}\r\nF_17 ( V_107 ) ;\r\nF_2 ( V_107 , V_150 , 2 ) ;\r\nF_3 ( F_20 ( V_107 ) , V_31 , V_32 , 0 ) ;\r\nF_17 ( V_107 ) ;\r\nF_2 ( V_107 , V_152 , 2 ) ;\r\nF_3 ( F_20 ( V_107 ) , V_31 , V_32 , 0 ) ;\r\nif ( V_132 [ V_138 ] >= 0 ) {\r\nT_1 V_154 [] = { V_155 , 0 } ;\r\nV_154 [ 1 ] = V_132 [ V_138 ] ;\r\nF_17 ( V_107 ) ;\r\nF_2 ( V_107 , V_154 , 2 ) ;\r\nF_3 ( F_20 ( V_107 ) , V_31 , V_32 , 0 ) ;\r\n}\r\nwhile ( 0 ) {\r\nV_8:\r\nF_10 ( V_9 L_50 ) ;\r\n}\r\nF_17 ( V_107 ) ;\r\n}\r\nif ( F_42 ( V_107 , & V_137 ) )\r\ngoto V_149;\r\nif ( F_40 ( V_107 , & V_108 , & V_109 , & V_110 ) == - 1 )\r\ngoto V_149;\r\nF_10 ( V_120 L_51 , V_110 , V_107 , V_108 ) ;\r\nif ( V_109 != 0xFF )\r\nF_10 ( L_52 , V_109 ) ;\r\nF_10 ( L_20 ) ;\r\nF_15 ( F_1 () ) ;\r\nF_66 ( V_107 , V_18 ) ;\r\nF_15 ( F_1 () ) ;\r\nF_15 ( F_10 ( L_53 , V_108 ) ) ;\r\nF_5 ( & V_7 , V_4 ) ;\r\nif ( F_67 ( V_108 , F_21 , 0 ,\r\nL_46 , V_18 ) ) {\r\nF_10 ( V_9 L_54 ) ;\r\nF_7 ( & V_7 , V_4 ) ;\r\ngoto V_149;\r\n}\r\nif ( V_109 != 0xFF ) {\r\nif ( F_68 ( V_109 , L_46 ) ) {\r\nF_10 ( V_9 L_55 ) ;\r\nF_69 ( V_108 , V_18 ) ;\r\nF_7 ( & V_7 , V_4 ) ;\r\ngoto V_149;\r\n}\r\nif ( V_109 == 0 || V_109 >= 5 ) {\r\nF_70 ( V_109 , V_156 ) ;\r\nF_71 ( V_109 ) ;\r\n}\r\n}\r\nV_18 -> V_157 = V_110 ;\r\nV_18 -> V_158 = V_107 ;\r\nV_18 -> V_49 = V_107 ;\r\nV_18 -> V_159 = 4 ;\r\nV_18 -> V_160 = V_109 ;\r\nV_18 -> V_161 = V_108 ;\r\nF_24 ( V_18 ) -> V_162 = V_137 ;\r\nif ( V_137 == V_118 )\r\nF_10 ( V_120 L_56 ) ;\r\nF_24 ( V_18 ) -> V_55 = ( 2 * V_56 - 1 ) ;\r\nF_24 ( V_18 ) -> V_90 = ( V_56 - 1 ) ;\r\nmemset ( F_24 ( V_18 ) -> V_62 , 0 , sizeof( F_24 ( V_18 ) -> V_62 ) ) ;\r\nF_7 ( & V_7 , V_4 ) ;\r\n#if 0\r\nDEB(printk(" *** READ CAPACITY ***\n"));\r\n{\r\nunchar buf[8];\r\nstatic unchar cmd[] = { READ_CAPACITY, 0, 0, 0, 0, 0, 0, 0, 0, 0 };\r\nint i;\r\nfor (i = 0; i < sizeof(buf); ++i)\r\nbuf[i] = 0x87;\r\nfor (i = 0; i < 2; ++i)\r\nif (!aha1542_command(i, cmd, buf, sizeof(buf))) {\r\nprintk(KERN_DEBUG "aha_detect: LU %d sector_size %d device_size %d\n",\r\ni, xscsi2int(buf + 4), xscsi2int(buf));\r\n}\r\n}\r\nDEB(printk(" *** NOW RUNNING MY OWN TEST *** \n"));\r\nfor (i = 0; i < 4; ++i) {\r\nunsigned char cmd[10];\r\nstatic buffer[512];\r\ncmd[0] = READ_10;\r\ncmd[1] = 0;\r\nxany2scsi(cmd + 2, i);\r\ncmd[6] = 0;\r\ncmd[7] = 0;\r\ncmd[8] = 1;\r\ncmd[9] = 0;\r\naha1542_command(0, cmd, buffer, 512);\r\n}\r\n#endif\r\nV_134 ++ ;\r\ncontinue;\r\nV_149:\r\nF_65 ( V_133 [ V_138 ] , 4 ) ;\r\nF_72 ( V_18 ) ;\r\ncontinue;\r\n} ;\r\nreturn V_134 ;\r\n}\r\nstatic int F_73 ( struct V_17 * V_35 )\r\n{\r\nif ( V_35 -> V_161 )\r\nF_69 ( V_35 -> V_161 , V_35 ) ;\r\nif ( V_35 -> V_160 != 0xff )\r\nF_74 ( V_35 -> V_160 ) ;\r\nif ( V_35 -> V_49 && V_35 -> V_159 )\r\nF_65 ( V_35 -> V_49 , V_35 -> V_159 ) ;\r\nF_72 ( V_35 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_26 ( struct V_17 * V_35 )\r\n{\r\nint V_70 ;\r\nint V_134 = 0 ;\r\n#if 0\r\nunchar ahacmd = CMD_START_SCSI;\r\n#endif\r\nfor ( V_70 = 0 ; V_70 < V_56 ; V_70 ++ )\r\nif ( F_24 ( V_35 ) -> V_62 [ V_70 ] &&\r\n! ( F_24 ( V_35 ) -> V_62 [ V_70 ] -> V_79 -> V_163 ) ) {\r\n#if 0\r\nHOSTDATA(shost)->mb[i].status = 1;\r\n#endif\r\nV_134 ++ ;\r\n}\r\nF_10 ( V_50 L_57 , V_134 ) ;\r\n#if 0\r\nif (count)\r\naha1542_out(shost->io_port, &ahacmd, 1);\r\n#endif\r\nreturn 0 ;\r\n}\r\nstatic int F_75 ( T_4 * V_72 )\r\n{\r\nunsigned long V_4 ;\r\nstruct V_46 * V_47 ;\r\nT_1 V_78 = V_72 -> V_79 -> V_80 ;\r\nT_1 V_81 = V_72 -> V_79 -> V_81 ;\r\nint V_40 ;\r\nstruct V_48 * V_48 ;\r\nT_1 V_73 = V_74 ;\r\nV_48 = F_24 ( V_72 -> V_79 -> V_83 ) -> V_48 ;\r\nV_47 = F_24 ( V_72 -> V_79 -> V_83 ) -> V_47 ;\r\nF_5 ( & V_7 , V_4 ) ;\r\nV_40 = F_24 ( V_72 -> V_79 -> V_83 ) -> V_90 + 1 ;\r\nif ( V_40 >= V_56 )\r\nV_40 = 0 ;\r\ndo {\r\nif ( V_47 [ V_40 ] . V_57 == 0 && F_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_40 ] == NULL )\r\nbreak;\r\nV_40 ++ ;\r\nif ( V_40 >= V_56 )\r\nV_40 = 0 ;\r\n} while ( V_40 != F_24 ( V_72 -> V_79 -> V_83 ) -> V_90 );\r\nif ( V_47 [ V_40 ] . V_57 || F_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_40 ] )\r\nF_34 ( L_25 ) ;\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_40 ] = V_72 ;\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_90 = V_40 ;\r\nF_7 ( & V_7 , V_4 ) ;\r\nF_35 ( V_47 [ V_40 ] . V_59 , F_28 ( & V_48 [ V_40 ] ) ) ;\r\nmemset ( & V_48 [ V_40 ] , 0 , sizeof( struct V_48 ) ) ;\r\nV_48 [ V_40 ] . V_97 = 0x81 ;\r\nV_48 [ V_40 ] . V_64 = ( V_78 & 7 ) << 5 | ( V_81 & 7 ) ;\r\nV_48 [ V_40 ] . V_105 [ 0 ] = V_48 [ V_40 ] . V_105 [ 1 ] = V_48 [ V_40 ] . V_105 [ 2 ] = 0 ;\r\nV_48 [ V_40 ] . V_106 = 0 ;\r\nF_2 ( V_72 -> V_79 -> V_83 -> V_49 , & V_73 , 1 ) ;\r\nF_76 ( V_58 , V_72 ,\r\nL_58 ) ;\r\nreturn V_164 ;\r\n#ifdef F_77\r\nF_10 ( V_58 L_59 , V_72 -> V_78 ) ;\r\nfor ( V_70 = 0 ; V_70 < V_56 ; V_70 ++ ) {\r\nif ( F_24 ( V_72 -> V_83 ) -> V_62 [ V_70 ] &&\r\nF_24 ( V_72 -> V_83 ) -> V_62 [ V_70 ] -> V_78 == V_72 -> V_78 ) {\r\nT_4 * V_43 ;\r\nV_43 = F_24 ( V_72 -> V_83 ) -> V_62 [ V_70 ] ;\r\nF_29 ( V_43 -> V_65 ) ;\r\nV_43 -> V_65 = NULL ;\r\nF_24 ( V_72 -> V_83 ) -> V_62 [ V_70 ] = NULL ;\r\nF_24 ( V_72 -> V_83 ) -> V_47 [ V_70 ] . V_57 = 0 ;\r\n}\r\n}\r\nreturn V_164 ;\r\nreturn V_165 ;\r\n#endif\r\n}\r\nstatic int F_78 ( T_4 * V_72 )\r\n{\r\nint V_70 ;\r\nF_8 ( V_166 , F_18 ( V_72 -> V_79 -> V_83 -> V_49 ) ) ;\r\nF_79 ( 4 ) ;\r\nF_80 ( V_72 -> V_79 -> V_83 -> V_36 ) ;\r\nF_3 ( F_4 ( V_72 -> V_79 -> V_83 -> V_49 ) ,\r\nV_25 , V_26 | V_27 , V_28 | V_29 | V_30 | V_10 | V_6 ) ;\r\nF_10 ( V_58 L_60 , V_72 -> V_79 -> V_83 -> V_167 ) ;\r\nfor ( V_70 = 0 ; V_70 < V_56 ; V_70 ++ ) {\r\nif ( F_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_70 ] != NULL ) {\r\nT_4 * V_43 ;\r\nV_43 = F_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_70 ] ;\r\nif ( V_43 -> V_79 -> V_163 ) {\r\ncontinue;\r\n}\r\nF_29 ( V_43 -> V_65 ) ;\r\nV_43 -> V_65 = NULL ;\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_70 ] = NULL ;\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_47 [ V_70 ] . V_57 = 0 ;\r\n}\r\n}\r\nF_81 ( V_72 -> V_79 -> V_83 -> V_36 ) ;\r\nreturn V_164 ;\r\nV_8:\r\nF_81 ( V_72 -> V_79 -> V_83 -> V_36 ) ;\r\nreturn V_165 ;\r\n}\r\nstatic int F_82 ( T_4 * V_72 )\r\n{\r\nint V_70 ;\r\nF_8 ( V_168 | V_166 , F_18 ( V_72 -> V_79 -> V_83 -> V_49 ) ) ;\r\nF_79 ( 4 ) ;\r\nF_80 ( V_72 -> V_79 -> V_83 -> V_36 ) ;\r\nF_3 ( F_4 ( V_72 -> V_79 -> V_83 -> V_49 ) ,\r\nV_25 , V_26 | V_27 , V_28 | V_29 | V_30 | V_10 | V_6 ) ;\r\nF_66 ( V_72 -> V_79 -> V_83 -> V_49 , V_72 -> V_79 -> V_83 ) ;\r\nF_10 ( V_58 L_60 , V_72 -> V_79 -> V_83 -> V_167 ) ;\r\nfor ( V_70 = 0 ; V_70 < V_56 ; V_70 ++ ) {\r\nif ( F_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_70 ] != NULL ) {\r\nT_4 * V_43 ;\r\nV_43 = F_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_70 ] ;\r\nif ( V_43 -> V_79 -> V_163 ) {\r\ncontinue;\r\n}\r\nF_29 ( V_43 -> V_65 ) ;\r\nV_43 -> V_65 = NULL ;\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_62 [ V_70 ] = NULL ;\r\nF_24 ( V_72 -> V_79 -> V_83 ) -> V_47 [ V_70 ] . V_57 = 0 ;\r\n}\r\n}\r\nF_81 ( V_72 -> V_79 -> V_83 -> V_36 ) ;\r\nreturn V_164 ;\r\nV_8:\r\nF_81 ( V_72 -> V_79 -> V_83 -> V_36 ) ;\r\nreturn V_165 ;\r\n}\r\nstatic int F_83 ( struct V_169 * V_170 ,\r\nstruct V_171 * V_172 , T_5 V_173 , int * V_174 )\r\n{\r\nint V_175 ;\r\nint V_176 = V_173 ;\r\nV_175 = F_24 ( V_170 -> V_83 ) -> V_162 ;\r\nif ( ( V_176 >> 11 ) > 1024 && V_175 == V_118 ) {\r\nV_174 [ 0 ] = 255 ;\r\nV_174 [ 1 ] = 63 ;\r\nV_174 [ 2 ] = V_176 / 255 / 63 ;\r\n} else {\r\nV_174 [ 0 ] = 64 ;\r\nV_174 [ 1 ] = 32 ;\r\nV_174 [ 2 ] = V_176 >> 11 ;\r\n}\r\nreturn 0 ;\r\n}
