

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Thu Oct 10 22:35:10 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|      149|  0.220 us|  1.490 us|   23|  150|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_31_1_fu_78  |fir_Pipeline_VITIS_LOOP_31_1  |       20|      147|  0.200 us|  1.470 us|   20|  147|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   11|    2169|   1414|    0|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|     76|    -|
|Register         |        -|    -|      69|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|   11|    2238|   1586|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    5|       2|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |                Instance                |            Module            | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                         |control_s_axi                 |        0|   0|   112|   168|    0|
    |grp_fir_Pipeline_VITIS_LOOP_31_1_fu_78  |fir_Pipeline_VITIS_LOOP_31_1  |        4|  11|  2057|  1246|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+
    |Total                                   |                              |        4|  11|  2169|  1414|    0|
    +----------------------------------------+------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |                               Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fir_int_int_shiftReg_U  |fir_Pipeline_VITIS_LOOP_31_1_fir_int_int_shiftReg_1_RAM_AUTO_1R1W  |        2|  0|   0|    0|    43|   32|     1|         1376|
    +------------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                                                                   |        2|  0|   0|    0|    43|   32|     1|         1376|
    +------------------------+-------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln38_fu_117_p2    |         +|   0|  0|  32|          32|          32|
    |y                     |         +|   0|  0|  32|          32|          32|
    |select_ln31_fu_98_p3  |    select|   0|  0|  32|           1|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  96|          65|          96|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  20|          4|    1|          4|
    |fir_int_int_shiftReg_address0  |  14|          3|    6|         18|
    |fir_int_int_shiftReg_ce0       |  14|          3|    1|          3|
    |fir_int_int_shiftReg_d0        |  14|          3|   32|         96|
    |fir_int_int_shiftReg_we0       |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  76|         16|   41|        124|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |accum_1_loc_fu_50                                    |  32|   0|   32|          0|
    |accum_loc_fu_54                                      |  32|   0|   32|          0|
    |ap_CS_fsm                                            |   3|   0|    3|          0|
    |grp_fir_Pipeline_VITIS_LOOP_31_1_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |targetBlock_reg_142                                  |   1|   0|    1|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |  69|   0|   69|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           fir|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

