
---------- Begin Simulation Statistics ----------
simSeconds                                   0.022064                       # Number of seconds simulated (Second)
simTicks                                  22063606110                       # Number of ticks simulated (Tick)
finalTick                                7590520518399                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   5080.64                       # Real time elapsed on the host (Second)
hostTickRate                                  4342684                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   71669060                       # Number of bytes of host memory used (Byte)
simInsts                                    436833758                       # Number of instructions simulated (Count)
simOps                                      466262827                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    85980                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      91772                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                              36                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::cpu0.data            8                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data     39905759                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         39905767                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data            8                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data     40003203                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        40003211                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data            6                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data        45098                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total          45104                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data            6                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data        45309                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total         45315                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data   1739238194                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   1739238194                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data   1739238194                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   1739238194                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data           14                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::switch_cpus0.data     39950857                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     39950871                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data           14                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data     40048512                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     40048526                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.428571                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.001129                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.001129                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.428571                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.001131                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.001132                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 38565.750011                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 38560.619768                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 38386.152729                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 38381.070153                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        91865                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs         5616                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     16.357728                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.unusedPrefetches              8218                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.dcache.writebacks::writebacks        18203                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            18203                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data        32355                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total        32355                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data        32355                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total        32355                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data        12743                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total        12743                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0         8715                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1        12008                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data        12937                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total        33660                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data           77                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total           77                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data    431159634                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total    431159634                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    474833183                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1    447271288                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data    434179833                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   1356284304                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data      4862403                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total      4862403                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.000319                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.000319                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.000323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.000840                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 33835.017971                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 33835.017971                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 54484.587837                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 37247.775483                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 33561.090902                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 40293.651337                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 63148.090909                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 63148.090909                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.replacements                 32626                       # number of replacements (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0         8715                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1        12008                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::total        20723                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    474833183                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1    447271288                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::total    922104471                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 54484.587837                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 37247.775483                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::total 44496.668967                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data         1710                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total         1710                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::switch_cpus0.data          155                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total          155                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::switch_cpus0.data      3151239                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      3151239                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data         1865                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total         1865                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::switch_cpus0.data     0.083110                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.083110                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::switch_cpus0.data 20330.574194                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 20330.574194                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::switch_cpus0.data          120                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total          120                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::switch_cpus0.data           35                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total           35                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::switch_cpus0.data       863499                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total       863499                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::switch_cpus0.data     0.018767                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.018767                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus0.data 24671.400000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 24671.400000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data            5                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data     20915259                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       20915264                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data            6                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data        15978                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total        15984                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data    574215915                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total    574215915                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data     20931237                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     20931248                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.545455                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.000763                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.000764                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 35937.909313                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 35924.419107                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data        11450                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total        11450                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data         4528                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total         4528                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data           43                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total           43                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data    120170232                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total    120170232                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data      4862403                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total      4862403                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.000216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.000216                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 26539.362191                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 26539.362191                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 113079.139535                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 113079.139535                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::switch_cpus0.data         1698                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total         1698                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::switch_cpus0.data          120                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total          120                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::switch_cpus0.data         1818                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total         1818                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::switch_cpus0.data     0.066007                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.066007                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMisses::switch_cpus0.data          103                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMisses::total          103                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::switch_cpus0.data      1900353                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::total      1900353                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::switch_cpus0.data     0.056656                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::total     0.056656                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus0.data 18450.029126                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::total 18450.029126                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data        95746                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total        95746                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data           91                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total           91                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data        95837                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total        95837                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.000950                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.000950                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data           91                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total           91                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data      1119846                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total      1119846                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.000950                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.000950                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data        12306                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total        12306                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data         1755                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total         1755                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::switch_cpus0.data            4                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total            4                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::switch_cpus0.data        73710                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total        73710                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data         1759                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total         1759                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::switch_cpus0.data     0.002274                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.002274                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::switch_cpus0.data 18427.500000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 18427.500000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::switch_cpus0.data            4                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total            4                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::switch_cpus0.data        73710                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total        73710                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::switch_cpus0.data     0.002274                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.002274                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus0.data 18427.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 18427.500000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.hits::switch_cpus0.data        69686                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.hits::total        69686                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.misses::switch_cpus0.data         4808                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::total         4808                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.missLatency::switch_cpus0.data    180128773                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.missLatency::total    180128773                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.accesses::switch_cpus0.data        74494                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::total        74494                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.missRate::switch_cpus0.data     0.064542                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::total     0.064542                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMissLatency::switch_cpus0.data 37464.387063                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMissLatency::total 37464.387063                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.mshrHits::switch_cpus0.data          433                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrHits::total          433                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::switch_cpus0.data         4375                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::total         4375                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::switch_cpus0.data    125320201                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::total    125320201                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissRate::switch_cpus0.data     0.058730                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.mshrMissRate::total     0.058730                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus0.data 28644.617371                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::total 28644.617371                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data            3                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data     18920814                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      18920817                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data        24312                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        24312                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data    984893506                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total    984893506                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data            3                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data     18945126                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     18945129                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.001283                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.001283                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 40510.591724                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 40510.591724                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data        20472                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        20472                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data         3840                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total         3840                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data           34                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total           34                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data    185669201                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total    185669201                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.000203                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.000203                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 48351.354427                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 48351.354427                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers0.pfIssued        20412                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfIdentified       958145                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfBufferHit       854111                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfRemovedFull        29698                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfSpanPage       136725                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers1.pfIssued        25759                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfIdentified       177234                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfBufferHit       107761                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfRemovedFull           19                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfSpanPage         3794                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1009.894167                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            40040509                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             33651                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs           1189.875754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick       7568456912835                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data     1.269657                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0   163.875573                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1   397.321896                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   447.427041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.001240                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.160035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.388010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.436940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.986225                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1022          615                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.occupanciesTaskId::1024          409                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1022::1           12                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::2          270                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::3          333                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           78                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3          327                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1022     0.600586                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.399414                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         160242251                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        160242251                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts           34                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps           36                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses           32                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            2                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            6                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts           32                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads           40                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites           27                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numCCRegReads           15                       # Number of times the CC registers were read (Count)
system.cpu0.exec_context.thread_0.numCCRegWrites           12                       # Number of times the CC registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs           14                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts           11                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            3                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles           36                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.numBranches            8                       # Number of branches fetched (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu           22     61.11%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     61.11% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead           11     30.56%     91.67% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            3      8.33%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total           36                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::cpu0.inst           27                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst     17266820                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         17266847                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst           27                       # number of overall hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst     17266820                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        17266847                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst            7                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst        15130                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total          15137                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst            7                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst        15130                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total         15137                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst    236096952                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    236096952                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst    236096952                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    236096952                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst           34                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::switch_cpus0.inst     17281950                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     17281984                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst           34                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst     17281950                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     17281984                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.205882                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.000875                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000876                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.205882                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.000875                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000876                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 15604.557303                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 15597.341085                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 15604.557303                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 15597.341085                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks        13658                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total            13658                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst          967                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          967                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst          967                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          967                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst        14163                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total        14163                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst        14163                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total        14163                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst    210033096                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    210033096                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst    210033096                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    210033096                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.000820                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000820                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.000820                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000820                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 14829.703876                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 14829.703876                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 14829.703876                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 14829.703876                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                 13658                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst           27                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst     17266820                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       17266847                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst            7                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst        15130                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total        15137                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst    236096952                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    236096952                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst           34                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst     17281950                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     17281984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.205882                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.000875                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000876                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 15604.557303                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 15597.341085                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst          967                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          967                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst        14163                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total        14163                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst    210033096                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    210033096                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.000820                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000820                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 14829.703876                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 14829.703876                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          505.236752                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            17281017                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs             14170                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1219.549541                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick       7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst     0.702374                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   504.534378                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.001372                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.985419                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.986791                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2           19                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3          490                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          69142106                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         69142106                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers0         1975                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers1         6137                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.mmu.dtb.walker            4                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.mmu.itb.walker            5                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst        11645                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data         3510                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb.walker         3559                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb.walker         4063                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total           30898                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers0         1975                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers1         6137                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.mmu.dtb.walker            4                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.mmu.itb.walker            5                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst        11645                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data         3510                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb.walker         3559                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb.walker         4063                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total          30898                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst            7                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data            6                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers0         6739                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers1         5870                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.mmu.dtb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst         2518                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data         4508                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb.walker          426                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb.walker           59                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         20142                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst            7                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data            6                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers0         6739                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers1         5870                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.mmu.dtb.walker            5                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.mmu.itb.walker            4                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst         2518                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data         4508                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb.walker          426                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb.walker           59                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        20142                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0    460083493                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers1    414406596                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst    146576703                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data    269261510                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb.walker     33939906                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb.walker      4084353                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   1328352561                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0    460083493                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers1    414406596                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst    146576703                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data    269261510                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb.walker     33939906                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb.walker      4084353                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   1328352561                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst            7                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data            6                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers0         8714                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers1        12007                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.mmu.dtb.walker            9                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.mmu.itb.walker            9                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst        14163                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data         8018                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb.walker         3985                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb.walker         4122                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total        51040                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst            7                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data            6                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers0         8714                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers1        12007                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.mmu.dtb.walker            9                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.mmu.itb.walker            9                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst        14163                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data         8018                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb.walker         3985                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb.walker         4122                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total        51040                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data            1                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.773353                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers1     0.488881                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.mmu.dtb.walker     0.555556                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.mmu.itb.walker     0.444444                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.177787                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.562235                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.106901                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.014313                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.394632                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data            1                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.773353                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers1     0.488881                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.mmu.dtb.walker     0.555556                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.mmu.itb.walker     0.444444                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.177787                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.562235                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.106901                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.014313                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.394632                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 68271.775189                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 70597.375809                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 58211.557983                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 59729.704969                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 79671.140845                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 69226.322034                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 65949.387399                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 68271.775189                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 70597.375809                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 58211.557983                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 59729.704969                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 79671.140845                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 69226.322034                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 65949.387399                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs         1558                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs           98                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs    15.897959                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.unusedPrefetches              176                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.l2cache.writebacks::writebacks          312                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total             312                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrHits::cpu0.dcache.prefetcher.prefetchers0          718                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::cpu0.dcache.prefetcher.prefetchers1           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::switch_cpus0.data          414                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.demandMshrHits::total         1160                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu0.dcache.prefetcher.prefetchers0          718                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::cpu0.dcache.prefetcher.prefetchers1           28                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::switch_cpus0.data          414                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.overallMshrHits::total         1160                       # number of overall MSHR hits (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0         6021                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers1         5842                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst         2518                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data         4094                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker          426                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb.walker           59                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        18960                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0         6021                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1         5842                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0         2417                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers1           17                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst         2518                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data         4094                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker          426                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb.walker           59                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        21394                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data           77                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total           77                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    417492798                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1    412890395                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst    146576703                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data    244761398                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker     33939906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      4084353                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   1259745553                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    417492798                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1    412890395                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    241516078                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       738428                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst    146576703                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data    244761398                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker     33939906                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      4084353                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   1502000059                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data      4791696                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total      4791696                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.690957                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.486550                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.177787                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.510601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.106901                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.014313                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.371473                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.690957                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.486550                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.177787                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.510601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.106901                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.014313                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.419161                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 69339.444943                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 70676.205923                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 58211.557983                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 59785.392770                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 79671.140845                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 69226.322034                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 66442.276002                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 69339.444943                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 70676.205923                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 99923.904841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 43436.941176                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 58211.557983                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 59785.392770                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 79671.140845                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 69226.322034                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 70206.602739                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 62229.818182                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 62229.818182                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.replacements                  688                       # number of replacements (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0         2417                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers1           17                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::total         2434                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    241516078                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       738428                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::total    242254506                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 99923.904841                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 43436.941176                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::total 99529.377979                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data          240                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total          240                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu0.dcache.prefetcher.prefetchers1            1                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data         4671                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total         4673                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.missLatency::switch_cpus0.data      5600321                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::total      5600321                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.accesses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::cpu0.dcache.prefetcher.prefetchers1            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data         4911                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total         4913                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::cpu0.dcache.prefetcher.prefetchers0            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::cpu0.dcache.prefetcher.prefetchers1            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.951130                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.951150                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMissLatency::switch_cpus0.data  1198.955470                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::total  1198.442328                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.mshrHits::switch_cpus0.data           80                       # number of InvalidateReq MSHR hits (Count)
system.cpu0.l2cache.InvalidateReq.mshrHits::total           80                       # number of InvalidateReq MSHR hits (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data         4591                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total         4593                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0        79170                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1        22113                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data    119715687                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total    119816970                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.934840                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.934867                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0        79170                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1        22113                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 26076.167937                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 26086.864794                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst        11645                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total        11645                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst            7                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst         2518                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total         2525                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst    146576703                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total    146576703                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst            7                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst        14163                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total        14170                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.177787                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.178193                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 58211.557983                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 58050.179406                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst         2518                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total         2518                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst    146576703                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total    146576703                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.177787                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.177699                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 58211.557983                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 58211.557983                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.dcache.prefetcher.prefetchers0            2                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::cpu0.dcache.prefetcher.prefetchers1            5                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data          960                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total          967                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data         2404                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total         2404                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data    166317049                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total    166317049                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.dcache.prefetcher.prefetchers0            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.dcache.prefetcher.prefetchers1            5                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data         3364                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total         3371                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.714625                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.713142                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 69183.464642                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 69183.464642                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrHits::switch_cpus0.data          240                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrHits::total          240                       # number of ReadExReq MSHR hits (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data         2164                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total         2164                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data    148473769                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total    148473769                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.643282                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.641946                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 68610.798983                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 68610.798983                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::cpu0.mmu.dtb.walker            4                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::cpu0.mmu.itb.walker            5                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker         3559                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb.walker         4063                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total          7631                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::cpu0.mmu.dtb.walker            5                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::cpu0.mmu.itb.walker            4                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker          426                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb.walker           59                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total          494                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker     33939906                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker      4084353                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total     38024259                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::cpu0.mmu.dtb.walker            9                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::cpu0.mmu.itb.walker            9                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker         3985                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker         4122                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total         8125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::cpu0.mmu.dtb.walker     0.555556                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::cpu0.mmu.itb.walker     0.444444                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.106901                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.014313                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.060800                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 79671.140845                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker 69226.322034                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 76972.184211                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker          426                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker           59                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total          485                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data           43                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total           43                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker     33939906                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      4084353                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total     38024259                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data      4791696                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total      4791696                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.106901                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.014313                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.059692                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 79671.140845                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 69226.322034                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 78400.534021                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 111434.790698                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 111434.790698                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0         1973                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers1         6132                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data         2550                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        10655                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data            6                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0         6739                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers1         5870                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data         2104                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total        14719                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0    460083493                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers1    414406596                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data    102944461                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    977434550                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0         8712                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers1        12002                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data         4654                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total        25374                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.773531                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers1     0.489085                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.452084                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.580082                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 68271.775189                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers1 70597.375809                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 48927.975760                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 66406.314967                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers0          718                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers1           28                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::switch_cpus0.data          174                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrHits::total          920                       # number of ReadSharedReq MSHR hits (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0         6021                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1         5842                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data         1930                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total        13793                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    417492798                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1    412890395                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data     96287629                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    926670822                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.691116                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.486752                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.414697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.543588                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 69339.444943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 70676.205923                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 49889.963212                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 67184.138476                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::total            4                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.missLatency::switch_cpus0.data        67158                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::total        67158                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.missRate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::switch_cpus0.data 16789.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::total 16789.500000                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::total            4                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::switch_cpus0.data        67158                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::total        67158                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::switch_cpus0.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::switch_cpus0.data 16789.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::total 16789.500000                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data            2                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total            2                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data           41                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total           41                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data       696969                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total       696969                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data           43                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total           43                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.953488                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.953488                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 16999.243902                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 16999.243902                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data           41                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total           41                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data       696969                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total       696969                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.953488                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.953488                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 16999.243902                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 16999.243902                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data           34                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total           34                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks        13652                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total        13652                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks        13652                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total        13652                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks        18203                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total        18203                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks        18203                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total        18203                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIssued         4961                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIdentified         7865                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfBufferHit         2104                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfSpanPage         1079                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIssued          332                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIdentified          428                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfBufferHit           72                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfSpanPage        38754                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       14994.063036                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs              98846                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            26131                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             3.782710                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick      7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks  2393.496917                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst     6.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data     5.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0  3166.199387                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1  3479.109298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0  1211.849196                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers1     5.544313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.dtb.walker     4.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.itb.walker     4.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst  2091.980129                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data  2271.888078                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb.walker   295.862223                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb.walker    56.133497                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.073044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.000214                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.000183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.096625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.106174                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.036983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers1     0.000169                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.000153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.itb.walker     0.000122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.063842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.069333                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.009029                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.001713                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.457582                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1022        13621                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1023          479                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1024        11007                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::2          133                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::3         5211                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::4         8268                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::3           55                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::4          424                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2          182                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3         3410                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4         7398                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1022     0.415680                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1023     0.014618                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.335907                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses           844251                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses          844251                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.readHits                        8                       # DTB read hits (Count)
system.cpu0.mmu.dtb.readMisses                      3                       # DTB read misses (Count)
system.cpu0.mmu.dtb.writeHits                       3                       # DTB write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.inserts                         3                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readAccesses                   11                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   3                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.hits                           11                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          3                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                       14                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.walker.walks                    3                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.walker.walksLongDescriptor            3                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.dtb.walker.walkWaitTime::samples            3                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb.walker.walkWaitTime::0            3    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb.walker.walkWaitTime::total            3                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::samples    724546737                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::mean     0.000013                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::stdev     0.003612                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::0    724537283    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::1         9454      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pendingWalks::total    724546737                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.dtb.walker.pageSizes::4KiB            3    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb.walker.pageSizes::total            3                       # Table walker page sizes translated (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Data            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Data            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin::total            6                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                       31                       # ITB inst hits (Count)
system.cpu0.mmu.itb.instMisses                      3                       # ITB inst misses (Count)
system.cpu0.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.itb.inserts                         3                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.instAccesses                   34                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.hits                           31                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          3                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                       34                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.walker.walks                    3                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.walker.walksLongDescriptor            3                       # Table walker walks initiated with long descriptors (Count)
system.cpu0.mmu.itb.walker.walkWaitTime::samples            3                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb.walker.walkWaitTime::0            3    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb.walker.walkWaitTime::total            3                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::samples    724546737                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::mean     0.000013                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::stdev     0.003664                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::0    724537010    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::1         9727      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pendingWalks::total    724546737                       # Table walker pending requests distribution (Tick)
system.cpu0.mmu.itb.walker.pageSizes::4KiB            3    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu0.mmu.itb.walker.pageSizes::total            3                       # Table walker page sizes translated (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Inst            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Inst            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::total            3                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin::total            6                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 4336628746258                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  22063596110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq           8303                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp         47985                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq            34                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp           34                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty        18515                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean        13658                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict        15772                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::HardPFReq         4148                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq           44                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq            4                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp           47                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq         3375                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp         3372                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq        14170                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq        27060                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq         4917                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp         4913                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        41998                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       100329                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port         8262                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port         8123                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            158712                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      1780992                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3013726                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port        33048                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port        31952                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total            4859718                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                       7778                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic                29944                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples        63728                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.055533                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.229225                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0              60192     94.45%     94.45% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               3533      5.54%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  3      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total          63728                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy      47139414                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy     12347222                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy     29827153                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy      2293588                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy      2372735                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy       114160                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests        95956                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests        48124                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         1769                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         1766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                              36                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::cpu1.data            8                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data     48308194                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         48308202                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data            8                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data     48308214                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        48308222                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data            2                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data        34740                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total          34742                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data            2                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data        34750                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total         34752                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data   1615946020                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   1615946020                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data   1615946020                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   1615946020                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data           10                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::switch_cpus1.data     48342934                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     48342944                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data           10                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data     48342964                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     48342974                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.200000                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.000719                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.000719                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.200000                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.000719                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.000719                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 46515.429476                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 46512.751713                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 46502.043741                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 46499.367518                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs        18855                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          666                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     28.310811                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.unusedPrefetches              1938                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.dcache.writebacks::writebacks        24705                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            24705                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data        27738                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total        27738                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data        27738                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total        27738                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data         7002                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total         7002                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0        18243                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1         7829                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data         7012                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        33084                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data    278087032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total    278087032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0   1282876392                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1    393207994                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data    278561506                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1954645892                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data       430248                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total       430248                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.000145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.000145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.000684                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 39715.371608                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 39715.371608                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 70321.569479                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 50224.548985                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 39726.398460                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 59081.304921                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 23902.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 23902.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.replacements                 32022                       # number of replacements (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0        18243                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1         7829                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::total        26072                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0   1282876392                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1    393207994                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::total   1676084386                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 70321.569479                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 50224.548985                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::total 64286.759205                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.hits::switch_cpus1.data           20                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total           20                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::switch_cpus1.data           10                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total           10                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::switch_cpus1.data       474474                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total       474474                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::switch_cpus1.data           30                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total           30                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::switch_cpus1.data     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.333333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::switch_cpus1.data 47447.400000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 47447.400000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::switch_cpus1.data           10                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           10                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data            8                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data     42095267                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       42095275                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data            2                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data         3054                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total         3056                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data     96086718                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total     96086718                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data           10                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data     42098321                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     42098331                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.200000                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.000073                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.000073                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 31462.579568                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 31441.988874                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data         1527                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total         1527                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data         1527                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total         1527                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data     46367685                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total     46367685                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       430248                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total       430248                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 30365.216110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 30365.216110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data        35854                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total        35854                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::switch_cpus1.data           20                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total           20                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.misses::switch_cpus1.data           10                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.misses::total           10                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.accesses::switch_cpus1.data           30                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total           30                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.missRate::switch_cpus1.data     0.333333                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.missRate::total     0.333333                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMisses::switch_cpus1.data           10                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMisses::total           10                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::switch_cpus1.data       474474                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::total       474474                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::switch_cpus1.data     0.333333                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::total     0.333333                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus1.data 47447.400000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::total 47447.400000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::switch_cpus1.data           22                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total           22                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.accesses::switch_cpus1.data           22                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total           22                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data      6212927                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       6212927                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data        31686                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        31686                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data   1519859302                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   1519859302                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data      6244613                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      6244613                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.005074                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.005074                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 47966.272234                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 47966.272234                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data        26211                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        26211                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data         5475                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total         5475                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data    231719347                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    231719347                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.000877                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.000877                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 42323.168402                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 42323.168402                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers0.pfIssued        35814                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfIdentified       145117                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfBufferHit        87841                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfRemovedFull         8116                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfSpanPage       108825                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers1.pfIssued        36021                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfIdentified       136017                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfBufferHit        60348                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfSpanPage         2983                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1013.634822                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            48341359                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             33082                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs           1461.258660                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data     0.333226                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0   475.812922                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1   282.892695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   254.595979                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.000325                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.464661                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.276262                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.248629                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.989878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1022          751                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.occupanciesTaskId::1024          273                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1022::2          619                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::3          100                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::4           32                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          163                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           64                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           46                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1022     0.733398                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.266602                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         193405186                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        193405186                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts           31                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps           36                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses           32                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            4                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts           32                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads           54                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites           32                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numCCRegReads           12                       # Number of times the CC registers were read (Count)
system.cpu1.exec_context.thread_0.numCCRegWrites           12                       # Number of times the CC registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs           10                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts           10                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles           36                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.numBranches            4                       # Number of branches fetched (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu           22     61.11%     61.11% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            4     11.11%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead           10     27.78%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total           36                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::cpu1.inst           30                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst     13848270                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         13848300                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst           30                       # number of overall hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst     13848270                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        13848300                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst            1                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst         1437                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           1438                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst            1                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst         1437                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          1438                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst     41979756                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     41979756                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst     41979756                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     41979756                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst           31                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::switch_cpus1.inst     13849707                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     13849738                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst           31                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst     13849707                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     13849738                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.032258                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.000104                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000104                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.032258                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.000104                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000104                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 29213.469729                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 29193.154381                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 29213.469729                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 29193.154381                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          822                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              822                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst          177                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          177                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst          177                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          177                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst         1260                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         1260                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst         1260                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         1260                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst     36069306                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     36069306                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst     36069306                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     36069306                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.000091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000091                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.000091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000091                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 28626.433333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 28626.433333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 28626.433333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 28626.433333                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                   822                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst           30                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst     13848270                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       13848300                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst            1                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst         1437                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         1438                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst     41979756                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     41979756                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst           31                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst     13849707                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     13849738                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.032258                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.000104                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000104                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 29213.469729                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 29193.154381                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst          177                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          177                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst         1260                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         1260                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst     36069306                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     36069306                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.000091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000091                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 28626.433333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 28626.433333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          414.549024                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            13849561                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              1261                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          10982.998414                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst     1.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   413.549024                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.001953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.807713                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.809666                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          439                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          137                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          301                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.857422                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          55400213                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         55400213                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers0          126                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers1         1657                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.mmu.dtb.walker            1                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst          730                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data          858                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb.walker         1806                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb.walker          222                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total            5400                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers0          126                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers1         1657                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.mmu.dtb.walker            1                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst          730                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data          858                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb.walker         1806                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb.walker          222                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total           5400                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst            1                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data            2                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers0        18117                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers1         6172                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.mmu.dtb.walker            2                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst          530                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data         6127                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb.walker           91                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb.walker           37                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         31082                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst            1                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data            2                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers0        18117                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers1         6172                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.mmu.dtb.walker            2                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst          530                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data         6127                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb.walker           91                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb.walker           37                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        31082                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers0   1270092517                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers1    381094631                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst     31459428                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data    262262910                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb.walker      7922733                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb.walker      2420418                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   1955252637                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers0   1270092517                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers1    381094631                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst     31459428                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data    262262910                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb.walker      7922733                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb.walker      2420418                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   1955252637                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst            1                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data            2                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers0        18243                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers1         7829                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.mmu.dtb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst         1260                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data         6985                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb.walker         1897                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb.walker          259                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total        36482                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst            1                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data            2                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers0        18243                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers1         7829                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.mmu.dtb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst         1260                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data         6985                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb.walker         1897                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb.walker          259                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total        36482                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers0     0.993093                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers1     0.788351                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.mmu.dtb.walker     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.420635                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.877165                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.047970                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.142857                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.851982                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers0     0.993093                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers1     0.788351                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.mmu.dtb.walker     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.420635                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.877165                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.047970                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.142857                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.851982                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 70105.012806                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 61745.727641                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 59357.411321                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 42804.457320                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker        87063                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 65416.702703                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 62906.268483                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 70105.012806                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 61745.727641                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 59357.411321                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 42804.457320                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker        87063                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 65416.702703                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 62906.268483                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks         1052                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total            1052                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrHits::cpu1.dcache.prefetcher.prefetchers0            6                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::cpu1.dcache.prefetcher.prefetchers1            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.demandMshrHits::total            7                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::cpu1.dcache.prefetcher.prefetchers0            6                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::cpu1.dcache.prefetcher.prefetchers1            1                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.overallMshrHits::total            7                       # number of overall MSHR hits (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers0        18111                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers1         6171                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst          530                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data         6127                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker           91                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb.walker           37                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        31067                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0        18111                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1         6171                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers0           26                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers1           39                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst          530                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data         6127                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker           91                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb.walker           37                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        31132                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0   1269572460                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1    381083985                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst     31459428                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data    262262910                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker      7922733                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker      2420418                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total   1954721934                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0   1269572460                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1    381083985                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0      1549515                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1      1847768                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst     31459428                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data    262262910                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker      7922733                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker      2420418                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total   1958119217                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data       410592                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total       410592                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.992764                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.788223                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.420635                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.877165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.047970                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.142857                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.851571                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.992764                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.788223                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.420635                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.877165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.047970                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.142857                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.853352                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 70099.522942                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 61754.008264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 59357.411321                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 42804.457320                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker        87063                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 65416.702703                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 62919.558824                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 70099.522942                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 61754.008264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 59596.730769                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 47378.666667                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 59357.411321                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 42804.457320                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker        87063                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 65416.702703                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 62897.315206                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 22810.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 22810.666667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.replacements                 1623                       # number of replacements (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers0           26                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers1           39                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMisses::total           65                       # number of HardPFReq MSHR misses (Count)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0      1549515                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1      1847768                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissLatency::total      3397283                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.l2cache.HardPFReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 59596.730769                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 47378.666667                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.HardPFReq.avgMshrMissLatency::total 52265.892308                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data            7                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total            7                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data           16                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total           16                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data           23                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total           23                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.695652                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.695652                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data           16                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total           16                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data       251160                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total       251160                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.695652                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.695652                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 15697.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 15697.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst          730                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total          730                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst            1                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst          530                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          531                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst     31459428                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     31459428                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst            1                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst         1260                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total         1261                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.420635                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.421094                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 59357.411321                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 59245.627119                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst          530                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          530                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst     31459428                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     31459428                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.420635                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.420301                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 59357.411321                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 59357.411321                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.dcache.prefetcher.prefetchers1            5                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data          210                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total          215                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data         5248                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total         5249                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.dcache.prefetcher.prefetchers1        13377                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data    221430300                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total    221443677                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers1            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data         5458                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total         5464                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.166667                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.961524                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.960652                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1        13377                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 42193.273628                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 42187.783768                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data         5248                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total         5249                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1        13377                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data    221430300                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total    221443677                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.166667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.961524                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.960652                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1        13377                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 42193.273628                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 42187.783768                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::cpu1.mmu.dtb.walker            1                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker         1806                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb.walker          222                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total          2029                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::cpu1.mmu.dtb.walker            2                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::cpu1.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker           91                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb.walker           37                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total          133                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker      7922733                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker      2420418                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total     10343151                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::cpu1.mmu.dtb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::cpu1.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker         1897                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker          259                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total         2162                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::cpu1.mmu.dtb.walker     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::cpu1.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.047970                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.142857                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.061517                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker        87063                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker 65416.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 77768.052632                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker           91                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker           37                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total          128                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker      7922733                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker      2420418                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total     10343151                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       410592                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total       410592                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.047970                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.142857                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.059204                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker        87063                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 65416.702703                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 80805.867188                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data        34216                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total        34216                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers0          126                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers1         1652                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data          648                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total         2426                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data            2                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers0        18117                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers1         6171                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data          879                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        25169                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers0   1270092517                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers1    381081254                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data     40832610                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total   1692006381                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers0        18243                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers1         7823                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data         1527                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total        27595                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers0     0.993093                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.788828                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.575639                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.912086                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers0 70105.012806                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 61753.565711                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 46453.481229                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 67225.808773                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers0            6                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrHits::total            7                       # number of ReadSharedReq MSHR hits (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0        18111                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1         6170                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data          879                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        25160                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0   1269572460                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1    381070608                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data     40832610                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total   1691475678                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.992764                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.788700                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.575639                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.911759                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 70099.522942                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 61761.848947                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 46453.481229                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 67228.763037                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.misses::switch_cpus1.data            4                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total            4                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::switch_cpus1.data        98553                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total        98553                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::switch_cpus1.data 24638.250000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 24638.250000                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::switch_cpus1.data            4                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::switch_cpus1.data        98553                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total        98553                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 24638.250000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 24638.250000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks          813                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total          813                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks          813                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total          813                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        24705                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        24705                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        24705                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        24705                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIssued           33                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIdentified           39                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfBufferHit            4                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfSpanPage           49                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIssued          818                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIdentified          994                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfBufferHit          128                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfSpanPage        46910                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       17191.624768                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs              69374                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            31162                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             2.226237                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick      7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     8.276590                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst     0.879843                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data     2.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0  9762.449879                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1  3474.251826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0    17.487442                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers1    16.424925                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.dtb.walker     2.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.itb.walker     3.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst   456.379737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data  3352.528143                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb.walker    63.583249                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb.walker    32.363135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000253                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.000027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.297926                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.106026                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.000534                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers1     0.000501                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.013928                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.102311                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.001940                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000988                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.524647                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1022        23179                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1023          103                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1024         6208                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::2          614                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::3         8543                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::4        14022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::3           21                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2          145                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3         2160                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4         3903                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1022     0.707367                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1023     0.003143                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.189453                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses           585818                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses          585818                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.readHits                        9                       # DTB read hits (Count)
system.cpu1.mmu.dtb.readMisses                      1                       # DTB read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readAccesses                   10                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.hits                            9                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                       10                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.walker.walks                    1                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb.walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::samples    724546737                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::mean     0.000013                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::stdev     0.003664                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::0    724537010    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::1         9727      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pendingWalks::total    724546737                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb.walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb.walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                       30                       # ITB inst hits (Count)
system.cpu1.mmu.itb.instMisses                      1                       # ITB inst misses (Count)
system.cpu1.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.itb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.instAccesses                   31                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.hits                           30                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                       31                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.walker.walks                    1                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb.walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::samples    724546737                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::mean     0.000013                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::stdev     0.003664                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::0    724537010    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::1         9727      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pendingWalks::total    724546737                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.itb.walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.itb.walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 4533487132801                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  22063596110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq           2174                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp         31035                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq             6                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp            6                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        25757                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean          822                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict         8890                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::HardPFReq          106                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq           35                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq            4                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp            4                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq         5469                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp         5466                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq         1261                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq        29409                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq           30                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp           23                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         3344                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port        98237                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port          524                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port         3800                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            105905                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       133312                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3697416                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port         2096                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port        15200                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total            3848024                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                       4599                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic                67776                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples        41119                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.047569                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.213654                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0              39170     95.26%     95.26% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               1942      4.72%     99.98% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  7      0.02%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total          41119                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy      36589453                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy      1185076                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy     33484780                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy       151478                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy      1063505                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy         6004                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests        67191                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests        32848                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests           21                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         1928                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         1921                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                              36                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::cpu2.data            8                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data     39364112                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         39364120                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data            8                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data     39364141                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        39364149                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data            2                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data          428                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total            430                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data            2                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data          438                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total           440                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data     31001607                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total     31001607                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data     31001607                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total     31001607                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data           10                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::switch_cpus2.data     39364540                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     39364550                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data           10                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data     39364579                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     39364589                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.200000                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.000011                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.200000                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.000011                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 72433.661215                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 72096.760465                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 70779.924658                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 70458.197727                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.unusedPrefetches                10                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data          251                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total          251                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data          251                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total          251                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data          177                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total          177                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1          336                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data          187                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total          531                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data     14155596                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total     14155596                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       989617                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1     34211288                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data     14540526                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total     49741431                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data       435708                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total       435708                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.000004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.000005                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.000013                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 79975.118644                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 79975.118644                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 123702.125000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 101819.309524                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 77756.823529                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 93675.011299                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data        24206                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total        24206                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.replacements                     0                       # number of replacements (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1          336                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::total          344                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       989617                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1     34211288                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::total     35200905                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 123702.125000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 101819.309524                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::total 102328.212209                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.hits::switch_cpus2.data           29                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total           29                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::switch_cpus2.data           10                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total           10                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::switch_cpus2.data       384930                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total       384930                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::switch_cpus2.data           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total           39                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::switch_cpus2.data     0.256410                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.256410                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::switch_cpus2.data        38493                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total        38493                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::switch_cpus2.data           10                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total           10                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data            4                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     24561427                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       24561431                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data            2                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data          247                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total          249                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data     17970498                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total     17970498                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data     24561674                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     24561680                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.333333                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.000010                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.000010                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 72755.052632                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 72170.674699                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data          105                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total          105                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data          142                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total          142                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data     11991798                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total     11991798                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       435708                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total       435708                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 84449.281690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 84449.281690                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data        36309                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total        36309                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.hits::switch_cpus2.data           29                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.hits::total           29                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.misses::switch_cpus2.data           10                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.misses::total           10                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.accesses::switch_cpus2.data           39                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.accesses::total           39                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.missRate::switch_cpus2.data     0.256410                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.missRate::total     0.256410                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMisses::switch_cpus2.data           10                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMisses::total           10                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::switch_cpus2.data       384930                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::total       384930                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::switch_cpus2.data     0.256410                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::total     0.256410                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus2.data        38493                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::total        38493                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::switch_cpus2.data           22                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total           22                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.accesses::switch_cpus2.data           22                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total           22                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.hits::cpu2.data            4                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data     14802685                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      14802689                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data          181                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total          181                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data     13031109                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total     13031109                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data            4                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data     14802866                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     14802870                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.000012                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.000012                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 71995.077348                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 71995.077348                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data          146                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total          146                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data           35                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total           35                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data      2163798                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total      2163798                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.000002                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 61822.800000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 61822.800000                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers0.pfIssued           12                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfIdentified           44                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfSpanPage           36                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers1.pfIssued          778                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfIdentified         1665                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfBufferHit          366                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfSpanPage           87                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          438.340632                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            39364738                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs               528                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs          74554.428030                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick       7568456912835                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data     2.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0     6.859933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1   287.810022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data   141.670677                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.001953                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.006699                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.281064                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.138350                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.428067                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1022          324                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.occupanciesTaskId::1024          159                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1022::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::4          320                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4          156                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1022     0.316406                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.155273                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         157459128                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        157459128                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts           36                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps           36                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses           30                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            6                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts           30                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads           39                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites           26                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numCCRegReads           18                       # Number of times the CC registers were read (Count)
system.cpu2.exec_context.thread_0.numCCRegWrites           18                       # Number of times the CC registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs           10                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            6                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            4                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles           36                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.numBranches            6                       # Number of branches fetched (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu           26     72.22%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     72.22% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            6     16.67%     88.89% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            4     11.11%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total           36                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::cpu2.inst           32                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst     17483416                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total         17483448                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst           32                       # number of overall hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst     17483416                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total        17483448                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst            4                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst       142136                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total         142140                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst            4                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst       142136                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total        142140                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst    765772917                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total    765772917                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst    765772917                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total    765772917                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst           36                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::switch_cpus2.inst     17625552                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total     17625588                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst           36                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst     17625552                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total     17625588                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.111111                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.008064                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.008064                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.111111                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.008064                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.008064                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst  5387.607059                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total  5387.455445                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst  5387.607059                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total  5387.455445                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks       136704                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total           136704                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst         4977                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total         4977                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst         4977                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total         4977                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst       137159                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total       137159                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst       137159                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total       137159                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst    747291636                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total    747291636                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst    747291636                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total    747291636                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.007782                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.007782                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.007782                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.007782                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst  5448.360195                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total  5448.360195                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst  5448.360195                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total  5448.360195                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                136704                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst           32                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst     17483416                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total       17483448                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst            4                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst       142136                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total       142140                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst    765772917                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total    765772917                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst           36                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst     17625552                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total     17625588                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.111111                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.008064                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.008064                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst  5387.607059                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total  5387.455445                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst         4977                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total         4977                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst       137159                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total       137159                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst    747291636                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total    747291636                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.007782                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.007782                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst  5448.360195                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total  5448.360195                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          437.756932                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs            17620611                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs            137163                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            128.464754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick       7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst     2.351111                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst   435.405820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.004592                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.850402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.854994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          459                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::0           27                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::2           21                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          190                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          221                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.896484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          70639515                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         70639515                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.mmu.dtb.walker            2                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.inst       136493                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.dtb.walker           90                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.itb.walker          172                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total          136757                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.mmu.dtb.walker            2                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.inst       136493                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.dtb.walker           90                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.itb.walker          172                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total         136757                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.inst            4                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.data            2                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers1          336                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.mmu.dtb.walker            4                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.inst          666                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.data          181                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.dtb.walker           18                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.itb.walker           28                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total          1250                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.inst            4                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.data            2                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers1          336                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.mmu.dtb.walker            4                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.inst          666                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.data          181                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.dtb.walker           18                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.itb.walker           28                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total         1250                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0       983618                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers1     33973439                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.inst     38787294                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.data     14119833                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.dtb.walker      1274364                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.itb.walker      1672671                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total     90811219                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0       983618                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers1     33973439                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.inst     38787294                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.data     14119833                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.dtb.walker      1274364                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.itb.walker      1672671                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total     90811219                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.inst            4                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.data            2                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers1          336                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.mmu.dtb.walker            6                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.inst       137159                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.data          181                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.dtb.walker          108                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.itb.walker          200                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total       138007                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.inst            4                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.data            2                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers1          336                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.mmu.dtb.walker            6                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.inst       137159                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.data          181                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.dtb.walker          108                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.itb.walker          200                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total       138007                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.data            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers0            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers1            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.mmu.dtb.walker     0.666667                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.inst     0.004856                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.data            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.140000                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.009058                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.data            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers0            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers1            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.mmu.dtb.walker     0.666667                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.inst     0.004856                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.data            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.140000                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.009058                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 122952.250000                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 101111.425595                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.inst 58239.180180                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.data 78010.127072                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker        70798                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker 59738.250000                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 72648.975200                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 122952.250000                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 101111.425595                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.inst 58239.180180                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.data 78010.127072                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker        70798                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker 59738.250000                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 72648.975200                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.unusedPrefetches                6                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.l2cache.demandMshrHits::cpu2.dcache.prefetcher.prefetchers1            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::switch_cpus2.data            3                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::total            4                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.dcache.prefetcher.prefetchers1            1                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::switch_cpus2.data            3                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::total            4                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers1          335                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.inst          666                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.data          178                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker           18                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.itb.walker           28                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total         1233                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1          335                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers1            8                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.inst          666                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.data          178                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker           18                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.itb.walker           28                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total         1247                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::switch_cpus2.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       983618                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1     33890448                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.inst     38787294                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.data     14105910                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker      1274364                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker      1672671                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total     90714305                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       983618                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1     33890448                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0       647001                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1        50499                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.inst     38787294                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.data     14105910                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker      1274364                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker      1672671                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total     91411805                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::switch_cpus2.data       416052                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::total       416052                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.997024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.inst     0.004856                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.data     0.983425                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.166667                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.140000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.008934                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.997024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.inst     0.004856                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.data     0.983425                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.166667                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.140000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.009036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 122952.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 101165.516418                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.inst 58239.180180                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.data 79246.685393                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker        70798                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 59738.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 73572.023520                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 122952.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 101165.516418                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 107833.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1  6312.375000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.inst 58239.180180                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.data 79246.685393                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker        70798                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker 59738.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 73305.376905                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::switch_cpus2.data        23114                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::total        23114                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.replacements                    0                       # number of replacements (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers1            8                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::total           14                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0       647001                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1        50499                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::total       697500                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 107833.500000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1  6312.375000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::total 49821.428571                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.misses::switch_cpus2.data            1                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.accesses::switch_cpus2.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::switch_cpus2.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMisses::switch_cpus2.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::switch_cpus2.data        22386                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total        22386                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus2.data        22386                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total        22386                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.hits::switch_cpus2.inst       136493                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total       136493                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::cpu2.inst            4                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::switch_cpus2.inst          666                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          670                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::switch_cpus2.inst     38787294                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total     38787294                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu2.inst            4                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::switch_cpus2.inst       137159                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total       137163                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::switch_cpus2.inst     0.004856                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.004885                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::switch_cpus2.inst 58239.180180                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 57891.483582                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::switch_cpus2.inst          666                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          666                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus2.inst     38787294                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total     38787294                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.004856                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.004856                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst 58239.180180                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 58239.180180                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.misses::switch_cpus2.data           39                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total           39                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::switch_cpus2.data      2372643                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total      2372643                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total           39                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::switch_cpus2.data        60837                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total        60837                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::switch_cpus2.data           39                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total           39                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::switch_cpus2.data      2372643                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total      2372643                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus2.data        60837                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total        60837                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.hits::cpu2.mmu.dtb.walker            2                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker           90                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.itb.walker          172                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::total           264                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.misses::cpu2.mmu.dtb.walker            4                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::cpu2.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker           18                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.itb.walker           28                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::total           53                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker      1274364                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker      1672671                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::total      2947035                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.accesses::cpu2.mmu.dtb.walker            6                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::cpu2.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker          108                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker          200                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::total          317                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.missRate::cpu2.mmu.dtb.walker     0.666667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::cpu2.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.166667                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.140000                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::total     0.167192                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker        70798                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker 59738.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::total 55604.433962                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker           18                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker           28                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::total           46                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::switch_cpus2.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker      1274364                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker      1672671                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::total      2947035                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       416052                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::total       416052                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.166667                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.140000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::total     0.145110                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker        70798                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker 59738.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::total 64065.978261                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data        34671                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::total        34671                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.data            2                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers1          336                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::switch_cpus2.data          142                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total          488                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0       983618                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers1     33973439                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::switch_cpus2.data     11747190                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total     46704247                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers1          336                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::switch_cpus2.data          142                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total          488                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers1            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 122952.250000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers1 101111.425595                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::switch_cpus2.data 82726.690141                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 95705.424180                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers1            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::switch_cpus2.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::total            4                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1          335                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::switch_cpus2.data          139                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total          482                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       983618                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1     33890448                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus2.data     11733267                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total     46607333                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.997024                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.978873                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.987705                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 122952.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 101165.516418                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 84411.992806                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 96695.711618                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.misses::switch_cpus2.data            5                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total            5                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::switch_cpus2.data        77805                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total        77805                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::switch_cpus2.data        15561                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total        15561                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total            5                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::switch_cpus2.data        77805                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total        77805                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus2.data        15561                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total        15561                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WriteReq.mshrUncacheable::switch_cpus2.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WritebackClean.hits::writebacks       136696                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total       136696                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks       136696                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total       136696                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIssued            8                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIdentified           16                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfBufferHit            6                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfSpanPage            8                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIssued           33                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIdentified           66                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfBufferHit           17                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse        1116.722978                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs             274718                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs             1260                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs           218.030159                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick      7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::cpu2.inst     3.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data     2.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0     6.859933                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1   286.810313                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0     5.998299                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers1     1.830052                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.dtb.walker     3.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.itb.walker     3.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.inst   618.382361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.data   140.127370                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.dtb.walker    17.297466                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.itb.walker    26.417186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.000122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.000209                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.008753                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.000183                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers1     0.000056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.000122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.inst     0.018872                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.data     0.004276                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.000528                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.034080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1022          331                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1023           53                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1024          828                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::4          326                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::4           53                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::4          823                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1022     0.010101                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1023     0.001617                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.025269                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses          2198932                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses         2198932                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.readHits                        4                       # DTB read hits (Count)
system.cpu2.mmu.dtb.readMisses                      2                       # DTB read misses (Count)
system.cpu2.mmu.dtb.writeHits                       4                       # DTB write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.inserts                         2                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readAccesses                    6                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                   4                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.hits                            8                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          2                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                       10                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.walker.walks                    2                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.walker.walksLongDescriptor            2                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.dtb.walker.walkWaitTime::samples            2                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb.walker.walkWaitTime::0            2    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb.walker.walkWaitTime::total            2                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::samples    724546737                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::mean     0.000013                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::stdev     0.003612                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::0    724537283    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::1         9454      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pendingWalks::total    724546737                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.dtb.walker.pageSizes::4KiB            2    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb.walker.pageSizes::total            2                       # Table walker page sizes translated (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Data            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Data            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin::total            4                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                       35                       # ITB inst hits (Count)
system.cpu2.mmu.itb.instMisses                      1                       # ITB inst misses (Count)
system.cpu2.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.itb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.instAccesses                   36                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.hits                           35                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                       36                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.walker.walks                    1                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu2.mmu.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb.walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::samples    724546737                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::mean     0.000013                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::stdev     0.003664                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::0    724537010    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::1         9727      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pendingWalks::total    724546737                       # Table walker pending requests distribution (Tick)
system.cpu2.mmu.itb.walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu2.mmu.itb.walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON 4432088381074                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  22063596110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadReq            329                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadResp        137985                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteReq             6                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteResp            6                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean       136704                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict          152                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::HardPFReq           21                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq           39                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq            4                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp            5                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq           46                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp           46                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq       137163                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq         2098                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq            8                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port       411030                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1114                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port          406                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port          228                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total            412778                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     17527488                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port        34568                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port         1624                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port          912                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total           17564592                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                       1847                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic                  768                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples       139866                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.011561                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.107100                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0             138252     98.85%     98.85% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1               1611      1.15%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  3      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            2                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total         139866                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy     149651182                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy    112513829                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy       569819                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer2.occupancy       116816                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer3.occupancy        63864                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy         9828                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests       274400                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests       136711                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops         1604                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops         1601                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                              36                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::cpu3.data           15                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data     17142856                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         17142871                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data           15                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data     17142878                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        17142893                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data           12                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data      3285536                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        3285548                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data           12                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data      3285543                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       3285555                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data  21471103796                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  21471103796                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data  21471103796                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  21471103796                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data           27                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::switch_cpus3.data     20428392                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     20428419                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data           27                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data     20428421                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     20428448                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.444444                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.160832                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.160832                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.444444                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.160832                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.160832                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data  6535.038361                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total  6535.014493                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data  6535.024438                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total  6535.000569                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs       396168                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        56223                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs      7.046369                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.unusedPrefetches           6515111                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.dcache.writebacks::writebacks       414516                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           414516                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data       662472                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       662472                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data       662472                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       662472                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data      2623064                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total      2623064                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0           53                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1      6614441                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data      2623071                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total      9237565                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data  18036660887                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  18036660887                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      1509073                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  45136549094                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data  18037048274                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  63175106441                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data       452361                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total       452361                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.128403                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.128403                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.128403                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.452191                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data  6876.180256                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total  6876.180256                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 28473.075472                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  6823.940087                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data  6876.309591                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total  6838.934984                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data 25131.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 25131.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.replacements               9236414                       # number of replacements (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0           53                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1      6614441                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::total      6614494                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      1509073                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  45136549094                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::total  45138058167                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 28473.075472                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  6823.940087                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::total  6824.113555                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.hits::switch_cpus3.data           22                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total           22                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::switch_cpus3.data            7                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total            7                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::switch_cpus3.data       387387                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total       387387                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::switch_cpus3.data           29                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total           29                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::switch_cpus3.data     0.241379                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.241379                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::switch_cpus3.data        55341                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total        55341                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::switch_cpus3.data            7                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total            7                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data           13                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data     10271585                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       10271598                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data            5                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data      2613951                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2613956                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data  17796518103                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  17796518103                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data           18                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data     12885536                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     12885554                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.277778                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.202859                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.202859                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data  6808.282980                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total  6808.269957                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data       291249                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       291249                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data      2322702                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total      2322702                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data  16132283349                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  16132283349                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       452361                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total       452361                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.180257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.180256                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data  6945.481318                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total  6945.481318                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 37696.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total 37696.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.hits::switch_cpus3.data           22                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.hits::total           22                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.misses::switch_cpus3.data            7                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.misses::total            7                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.accesses::switch_cpus3.data           29                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.accesses::total           29                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.missRate::switch_cpus3.data     0.241379                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.missRate::total     0.241379                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMisses::switch_cpus3.data            7                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMisses::total            7                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::switch_cpus3.data       387387                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::total       387387                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::switch_cpus3.data     0.241379                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::total     0.241379                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus3.data        55341                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::total        55341                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::switch_cpus3.data           27                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total           27                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.accesses::switch_cpus3.data           27                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total           27                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.hits::cpu3.data            2                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data      6871271                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       6871273                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data            7                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data       671585                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       671592                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data   3674585693                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   3674585693                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data            9                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data      7542856                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      7542865                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.777778                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.089036                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.089037                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data  5471.512456                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total  5471.455427                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data       371223                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total       371223                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data       300362                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       300362                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data   1904377538                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   1904377538                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.039821                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.039821                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data  6340.274529                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total  6340.274529                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers0.pfIssued           92                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfIdentified          344                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfBufferHit          190                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers1.pfIssued      8011452                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfIdentified     12593812                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfBufferHit      2159319                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfRemovedFull        31329                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfSpanPage       548360                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1021.780175                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            26380572                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs           9237464                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              2.855824                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick       7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data     0.035030                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0     0.092305                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1   450.684702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   570.968138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.000034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.000090                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.440122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.557586                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.997832                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1022          466                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.occupanciesTaskId::1024          558                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1022::0          462                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::0          222                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          258                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2           78                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1022     0.455078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.544922                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          90951480                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         90951480                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts           36                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps           36                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses           27                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses           36                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts           27                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts           36                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads          108                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            9                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads           36                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites           27                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs           27                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts           18                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            9                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles           36                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            9     25.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     25.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead           18     50.00%     75.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            9     25.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total           36                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::cpu3.inst           33                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst      1824277                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1824310                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst           33                       # number of overall hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst      1824277                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1824310                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst            3                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst         2742                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           2745                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst            3                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst         2742                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          2745                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst     59942610                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     59942610                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst     59942610                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     59942610                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst           36                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::switch_cpus3.inst      1827019                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1827055                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst           36                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst      1827019                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1827055                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.083333                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.001501                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.001502                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.083333                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.001501                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.001502                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst 21860.908096                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total 21837.016393                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst 21860.908096                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total 21837.016393                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks         2081                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total             2081                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst          176                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total          176                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst          176                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total          176                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst         2566                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total         2566                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst         2566                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total         2566                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst     54651324                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     54651324                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst     54651324                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     54651324                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.001404                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.001404                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.001404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.001404                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst 21298.255651                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 21298.255651                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst 21298.255651                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 21298.255651                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                  2081                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst           33                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst      1824277                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1824310                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst            3                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst         2742                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         2745                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst     59942610                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     59942610                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst           36                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst      1827019                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1827055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.083333                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.001501                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.001502                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst 21860.908096                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 21837.016393                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst          176                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total          176                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst         2566                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total         2566                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst     54651324                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     54651324                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.001404                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.001404                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst 21298.255651                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 21298.255651                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          467.879138                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1826879                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              2569                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            711.124562                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick       7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst     3.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   464.879139                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.005859                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.907967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.913826                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          488                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          346                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          142                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.953125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           7310789                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          7310789                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers0           13                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers1      6461525                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.inst         1480                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.data      2611151                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.dtb.walker      4490049                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.itb.walker          164                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total        13564382                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers0           13                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers1      6461525                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.inst         1480                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.data      2611151                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.dtb.walker      4490049                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.itb.walker          164                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total       13564382                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.inst            3                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.data           12                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers1       152916                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.mmu.dtb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.inst         1086                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.data         3780                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.dtb.walker          655                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.itb.walker           35                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total        158533                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.inst            3                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.data           12                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers1       152916                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.mmu.dtb.walker            3                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.mmu.itb.walker            3                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.inst         1086                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.data         3780                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.dtb.walker          655                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.itb.walker           35                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total       158533                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0      1413864                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers1  11214076746                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.inst     45012786                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.data    391171325                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.dtb.walker     48885837                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.itb.walker      1906905                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total  11702467463                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0      1413864                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers1  11214076746                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.inst     45012786                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.data    391171325                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.dtb.walker     48885837                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.itb.walker      1906905                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total  11702467463                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.inst            3                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.data           12                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers0           53                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers1      6614441                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.mmu.dtb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.inst         2566                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.data      2614931                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.dtb.walker      4490704                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.itb.walker          199                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total     13722915                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.inst            3                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.data           12                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers0           53                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers1      6614441                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.mmu.dtb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.inst         2566                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.data      2614931                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.dtb.walker      4490704                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.itb.walker          199                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total     13722915                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.data            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.754717                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers1     0.023119                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.inst     0.423227                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.data     0.001446                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.000146                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.175879                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.011552                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.data            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.754717                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers1     0.023119                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.inst     0.423227                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.data     0.001446                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.000146                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.175879                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.011552                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 35346.600000                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 73334.881543                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.inst 41448.237569                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.data 103484.477513                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 74634.865649                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker        54483                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 73817.233403                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 35346.600000                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 73334.881543                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.inst 41448.237569                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.data 103484.477513                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 74634.865649                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker        54483                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 73817.233403                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs         2538                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs           53                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs    47.886792                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.unusedPrefetches               99                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.l2cache.writebacks::writebacks        17199                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total           17199                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrHits::cpu3.dcache.prefetcher.prefetchers1          941                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.data            1                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::total          942                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::cpu3.dcache.prefetcher.prefetchers1          941                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.data            1                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::total          942                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers1       151975                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.inst         1086                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.data         3779                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker          655                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.itb.walker           35                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total       157570                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1       151975                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers0        15636                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers1            2                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.inst         1086                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.data         3779                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker          655                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.itb.walker           35                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total       173208                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::switch_cpus3.data           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::total           18                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      1413864                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  11109735634                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.inst     45012786                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.data    391166957                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker     48885837                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker      1906905                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total  11598121983                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      1413864                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  11109735634                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0   1807597106                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1        10646                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.inst     45012786                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.data    391166957                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker     48885837                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker      1906905                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total  13405729735                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::switch_cpus3.data       432705                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::total       432705                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.754717                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.022976                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.inst     0.423227                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.data     0.001445                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.000146                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.175879                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.011482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.754717                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.022976                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.inst     0.423227                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.data     0.001445                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.000146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.175879                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.012622                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 35346.600000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 73102.389432                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.inst 41448.237569                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.data 103510.705742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 74634.865649                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker        54483                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 73606.155886                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 35346.600000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 73102.389432                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 115604.828984                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1         5323                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.inst 41448.237569                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.data 103510.705742                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 74634.865649                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker        54483                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 77396.712248                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::switch_cpus3.data 24039.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::total 24039.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.replacements               141433                       # number of replacements (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers0        15636                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers1            2                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::total        15638                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0   1807597106                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1        10646                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::total   1807607752                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 115604.828984                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers1         5323                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::total 115590.724645                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.hits::switch_cpus3.data         8032                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total         8032                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.misses::switch_cpus3.data            4                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::total            4                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.accesses::switch_cpus3.data         8036                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total         8036                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.missRate::switch_cpus3.data     0.000498                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::total     0.000498                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMisses::switch_cpus3.data            4                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::total            4                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::switch_cpus3.data        63609                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::total        63609                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::switch_cpus3.data     0.000498                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::total     0.000498                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 15902.250000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::total 15902.250000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.hits::switch_cpus3.inst         1480                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.hits::total         1480                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.misses::cpu3.inst            3                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::switch_cpus3.inst         1086                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total         1089                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::switch_cpus3.inst     45012786                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total     45012786                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::cpu3.inst            3                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::switch_cpus3.inst         2566                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total         2569                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::switch_cpus3.inst     0.423227                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total     0.423900                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::switch_cpus3.inst 41448.237569                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 41334.055096                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::switch_cpus3.inst         1086                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total         1086                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus3.inst     45012786                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total     45012786                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::switch_cpus3.inst     0.423227                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total     0.422733                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus3.inst 41448.237569                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 41448.237569                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::switch_cpus3.data       292144                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total       292144                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.data            7                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::switch_cpus3.data           85                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total           92                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::switch_cpus3.data      6730542                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total      6730542                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.data            7                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::switch_cpus3.data       292229                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total       292236                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::switch_cpus3.data     0.000291                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.000315                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::switch_cpus3.data 79182.847059                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 73158.065217                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::switch_cpus3.data           85                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total           85                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::switch_cpus3.data      6730542                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total      6730542                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::switch_cpus3.data     0.000291                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.000291                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus3.data 79182.847059                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 79182.847059                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker      4490049                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.itb.walker          164                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::total       4490213                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.misses::cpu3.mmu.dtb.walker            3                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::cpu3.mmu.itb.walker            3                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker          655                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.itb.walker           35                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::total          696                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker     48885837                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker      1906905                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::total     50792742                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.accesses::cpu3.mmu.dtb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::cpu3.mmu.itb.walker            3                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker      4490704                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker          199                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::total      4490909                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.missRate::cpu3.mmu.dtb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::cpu3.mmu.itb.walker            1                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.000146                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.175879                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::total     0.000155                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 74634.865649                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker        54483                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::total 72978.077586                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker          655                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker           35                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::total          690                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::switch_cpus3.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::total           12                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker     48885837                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker      1906905                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::total     50792742                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       432705                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::total       432705                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.000146                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.175879                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::total     0.000154                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 74634.865649                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker        54483                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::total 73612.669565                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 36058.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::total 36058.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0           13                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers1      6461525                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::switch_cpus3.data      2319007                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total      8780545                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.data            5                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers1       152916                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::switch_cpus3.data         3695                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total       156656                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0      1413864                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers1  11214076746                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::switch_cpus3.data    384440783                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total  11599931393                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0           53                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers1      6614441                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::switch_cpus3.data      2322702                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total      8937201                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.754717                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.023119                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::switch_cpus3.data     0.001591                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.017529                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 35346.600000                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 73334.881543                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::switch_cpus3.data 104043.513667                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 74047.156783                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers1          941                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::switch_cpus3.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::total          942                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1       151975                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::switch_cpus3.data         3694                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total       155709                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0      1413864                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1  11109735634                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus3.data    384436415                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total  11495585913                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.754717                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.022976                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.001590                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.017423                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 35346.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 73102.389432                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 104070.496751                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 73827.369728                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.hits::switch_cpus3.data          116                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.hits::total          116                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.misses::switch_cpus3.data            1                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.misses::total            1                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.missLatency::switch_cpus3.data         7371                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.missLatency::total         7371                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.accesses::switch_cpus3.data          117                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total          117                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.missRate::switch_cpus3.data     0.008547                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.missRate::total     0.008547                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMissLatency::switch_cpus3.data         7371                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMissLatency::total         7371                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.mshrMisses::switch_cpus3.data            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMisses::total            1                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::switch_cpus3.data         7371                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::total         7371                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::switch_cpus3.data     0.008547                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::total     0.008547                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus3.data         7371                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::total         7371                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WriteReq.mshrUncacheable::switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::total            6                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WritebackClean.hits::writebacks         2073                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total         2073                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks         2073                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total         2073                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks       414516                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total       414516                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks       414516                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total       414516                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIssued        18551                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIdentified        31675                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfBufferHit         9134                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfSpanPage          461                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIssued            5                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIdentified           12                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfBufferHit            4                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse       29951.781344                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs           22984238                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs           182284                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs           126.090266                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick      7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks   189.989201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst     0.444298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data     6.371826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0     7.901696                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1 25833.125431                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers0  2670.774951                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers1     0.283996                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.dtb.walker     3.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.itb.walker     2.171674                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.inst   219.761433                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.data   706.873510                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.dtb.walker   303.834775                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.itb.walker     7.248554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.005798                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.000194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.000241                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.788364                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers0     0.081506                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers1     0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.itb.walker     0.000066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.inst     0.006707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.data     0.021572                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.009272                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000221                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.914056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1022        31389                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1023          314                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1024         1064                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::0           25                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::1          821                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::2         6641                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::3        23864                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::4           38                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::3          158                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::4          150                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1           26                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2           59                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3          901                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::4           78                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1022     0.957916                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1023     0.009583                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.032471                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses        183938652                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses       183938652                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.readHits                       18                       # DTB read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.writeHits                       8                       # DTB write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     1                       # DTB write misses (Count)
system.cpu3.mmu.dtb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readAccesses                   18                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                   9                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.hits                           26                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                       27                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.walker.walks                    1                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.dtb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb.walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::samples    724546737                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::mean     0.000013                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::stdev     0.003664                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::0    724537010    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::1         9727      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pendingWalks::total    724546737                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.dtb.walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb.walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                       35                       # ITB inst hits (Count)
system.cpu3.mmu.itb.instMisses                      1                       # ITB inst misses (Count)
system.cpu3.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.itb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        1                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                 64                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.instAccesses                   36                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.hits                           35                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                       36                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            1                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries           32                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.walker.walks                    1                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu3.mmu.itb.walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb.walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb.walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::samples    724546737                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::mean     0.000013                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::stdev     0.003664                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::0    724537010    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::1         9727      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pendingWalks::total    724546737                       # Table walker pending requests distribution (Tick)
system.cpu3.mmu.itb.walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu3.mmu.itb.walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Inst            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Inst            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON 3534251864598                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  22063596110                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadReq        4490921                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadResp      13430688                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteReq             6                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteResp            6                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty       431715                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean         2081                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict      8946198                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::HardPFReq        27500                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq          162                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeReq            2                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp          117                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq       292236                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp       292236                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq         2569                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq      8938125                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq         8043                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp         8036                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         7219                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     27711626                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port          404                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port      8981414                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total          36700663                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       297600                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    617212872                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port         1616                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port     35925656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total          653437744                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                     169978                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic              1100736                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples     13901080                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.000155                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.012441                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0           13898928     99.98%     99.98% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1               2152      0.02%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total       13901080                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy    6895907913                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy      2434734                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy   7590439121                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.3                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer2.occupancy       119804                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer3.occupancy   2646688879                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer3.utilization          0.1                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests     18478667                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests      9238630                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops         2136                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops         2136                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       273                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                    32                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                   32                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 4122                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                4122                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_ide.pio          104                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total          104                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::system.iocache.cpu_side_port         8204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pci_ide.dma::total         8204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                     8308                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_ide.pio           58                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total           58                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::system.iocache.cpu_side_port       262192                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pci_ide.dma::total       262192                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    262250                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer16.occupancy               99376                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy            21185410                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy               78000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy             4108000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pci_ide             4102                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total               4102                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pci_ide            4102                       # number of overall misses (Count)
system.iocache.overallMisses::total              4102                       # number of overall misses (Count)
system.iocache.demandMissLatency::pci_ide    480361410                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total     480361410                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pci_ide    480361410                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total    480361410                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pci_ide           4102                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total             4102                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pci_ide          4102                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total            4102                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pci_ide              1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pci_ide             1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pci_ide 117104.195514                       # average overall miss latency ((Cycle/Count))
system.iocache.demandAvgMissLatency::total 117104.195514                       # average overall miss latency ((Cycle/Count))
system.iocache.overallAvgMissLatency::pci_ide 117104.195514                       # average overall miss latency ((Cycle/Count))
system.iocache.overallAvgMissLatency::total 117104.195514                       # average overall miss latency ((Cycle/Count))
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks            4080                       # number of writebacks (Count)
system.iocache.writebacks::total                 4080                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pci_ide         4102                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total           4102                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pci_ide         4102                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total          4102                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pci_ide    275052766                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total    275052766                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pci_ide    275052766                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total    275052766                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pci_ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pci_ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pci_ide 67053.331546                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.demandAvgMshrMissLatency::total 67053.331546                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.overallAvgMshrMissLatency::pci_ide 67053.331546                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.overallAvgMshrMissLatency::total 67053.331546                       # average overall mshr miss latency ((Cycle/Count))
system.iocache.replacements                      4086                       # number of replacements (Count)
system.iocache.ReadReq.misses::pci_ide              6                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total                6                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pci_ide       713268                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total       713268                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pci_ide            6                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total              6                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pci_ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pci_ide       118878                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total       118878                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pci_ide            6                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pci_ide       413268                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total       413268                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pci_ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pci_ide        68878                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total        68878                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.misses::pci_ide         4096                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total         4096                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pci_ide    479648142                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total    479648142                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pci_ide         4096                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total         4096                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pci_ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pci_ide 117101.597168                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 117101.597168                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pci_ide         4096                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total         4096                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pci_ide    274639498                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total    274639498                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pci_ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pci_ide 67050.658691                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 67050.658691                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse               12.593311                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                    4102                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                  4102                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           7573153575000                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pci_ide    12.593311                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pci_ide         0.787082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.787082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                 36918                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                36918                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers0         2533                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers1         2392                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.l2cache.prefetcher.prefetchers0          482                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.l2cache.prefetcher.prefetchers1            3                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers0         8990                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers1         3099                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.l2cache.prefetcher.prefetchers1           26                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers0            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers1           58                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers0           30                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers1        40610                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.l2cache.prefetcher.prefetchers0         1102                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.inst           926                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.data          2247                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.dtb.walker           38                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.itb.walker           14                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.inst           202                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.data          4468                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.itb.walker            8                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.inst           285                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.data            59                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.dtb.walker            3                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.itb.walker            7                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.inst           703                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.data           387                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.dtb.walker          263                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.itb.walker           13                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     68964                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers0         2533                       # number of overall hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers1         2392                       # number of overall hits (Count)
system.l3.overallHits::cpu0.l2cache.prefetcher.prefetchers0          482                       # number of overall hits (Count)
system.l3.overallHits::cpu0.l2cache.prefetcher.prefetchers1            3                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers0         8990                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers1         3099                       # number of overall hits (Count)
system.l3.overallHits::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of overall hits (Count)
system.l3.overallHits::cpu1.l2cache.prefetcher.prefetchers1           26                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers0            1                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers1           58                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers1            1                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers0           30                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers1        40610                       # number of overall hits (Count)
system.l3.overallHits::cpu3.l2cache.prefetcher.prefetchers0         1102                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.inst          926                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.data         2247                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.dtb.walker           38                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.itb.walker           14                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.inst          202                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.data         4468                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.dtb.walker            6                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.itb.walker            8                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.inst          285                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.data           59                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.dtb.walker            3                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.itb.walker            7                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.inst          703                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.data          387                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.dtb.walker          263                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.itb.walker           13                       # number of overall hits (Count)
system.l3.overallHits::total                    68964                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                   7                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data                   6                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers0         3490                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers1         3450                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers0         1911                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers1            8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.mmu.dtb.walker            5                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.mmu.itb.walker            4                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                   1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                   2                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers0         9121                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers1         3052                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.l2cache.prefetcher.prefetchers0           18                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.l2cache.prefetcher.prefetchers1           13                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.mmu.dtb.walker            2                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                   4                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data                   2                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers0            7                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers1          257                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.mmu.dtb.walker            4                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                   3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data                  12                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers0           10                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers1       111334                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.l2cache.prefetcher.prefetchers0        14533                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.mmu.dtb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.inst         1592                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.data         1840                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.dtb.walker          388                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.itb.walker           45                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.inst          328                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.data         1634                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.dtb.walker           85                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.itb.walker           29                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.inst          381                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.data           95                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.dtb.walker           15                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.itb.walker           21                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.inst          383                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.data         3357                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.dtb.walker          392                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.itb.walker           22                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  157881                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst                  7                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data                  6                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers0         3490                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers1         3450                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers0         1911                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers1            8                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.mmu.dtb.walker            5                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.mmu.itb.walker            4                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                  1                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data                  2                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers0         9121                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers1         3052                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.l2cache.prefetcher.prefetchers0           18                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.l2cache.prefetcher.prefetchers1           13                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.mmu.dtb.walker            2                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst                  4                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data                  2                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers0            7                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers1          257                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.mmu.dtb.walker            4                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst                  3                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data                 12                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers0           10                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers1       111334                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.l2cache.prefetcher.prefetchers0        14533                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.mmu.dtb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.inst         1592                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.data         1840                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.dtb.walker          388                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.itb.walker           45                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.inst          328                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.data         1634                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.dtb.walker           85                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.itb.walker           29                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.inst          381                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.data           95                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.dtb.walker           15                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.itb.walker           21                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.inst          383                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.data         3357                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.dtb.walker          392                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.itb.walker           22                       # number of overall misses (Count)
system.l3.overallMisses::total                 157881                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0    367737190                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers1    368324251                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers0    235088642                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers1       705676                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers0   1110921197                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers1    327936871                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.l2cache.prefetcher.prefetchers0      1458087                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.l2cache.prefetcher.prefetchers1      1595567                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0       926835                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers1     31389415                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.l2cache.prefetcher.prefetchers0       642095                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0       973518                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers1  10149964288                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.l2cache.prefetcher.prefetchers0   1787067512                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.inst    128222143                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.data    206508575                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.dtb.walker     31973760                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.itb.walker      3717987                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.inst     27166760                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.data    196719504                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.dtb.walker      7511322                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.itb.walker      2166580                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.inst     33134451                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.data     12342762                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.dtb.walker      1165164                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.itb.walker      1473927                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.inst     32706776                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.data    370605933                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.dtb.walker     43540233                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.itb.walker      1629537                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total        15485316558                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0    367737190                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers1    368324251                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers0    235088642                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers1       705676                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers0   1110921197                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers1    327936871                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.l2cache.prefetcher.prefetchers0      1458087                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.l2cache.prefetcher.prefetchers1      1595567                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0       926835                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers1     31389415                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.l2cache.prefetcher.prefetchers0       642095                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0       973518                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers1  10149964288                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.l2cache.prefetcher.prefetchers0   1787067512                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.inst    128222143                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.data    206508575                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.dtb.walker     31973760                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.itb.walker      3717987                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.inst     27166760                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.data    196719504                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.dtb.walker      7511322                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.itb.walker      2166580                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.inst     33134451                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.data     12342762                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.dtb.walker      1165164                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.itb.walker      1473927                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.inst     32706776                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.data    370605933                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.dtb.walker     43540233                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.itb.walker      1629537                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total       15485316558                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst                 7                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data                 6                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers0         6023                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers1         5842                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers0         2393                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers1           11                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.mmu.dtb.walker            5                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.mmu.itb.walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst                 1                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data                 2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers0        18111                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers1         6151                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.l2cache.prefetcher.prefetchers0           26                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.l2cache.prefetcher.prefetchers1           39                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.mmu.dtb.walker            2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst                 4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data                 2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers1          315                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.mmu.dtb.walker            4                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst                 3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data                12                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers1       151944                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.l2cache.prefetcher.prefetchers0        15635                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.mmu.dtb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.mmu.itb.walker            3                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.inst         2518                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.data         4087                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.dtb.walker          426                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.itb.walker           59                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.inst          530                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.data         6102                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.dtb.walker           91                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.itb.walker           37                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.inst          666                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.data          154                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.dtb.walker           18                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.itb.walker           28                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.inst         1086                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.data         3744                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.dtb.walker          655                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.itb.walker           35                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                226845                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst                7                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data                6                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers0         6023                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers1         5842                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers0         2393                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers1           11                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.mmu.dtb.walker            5                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.mmu.itb.walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst                1                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data                2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers0        18111                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers1         6151                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.l2cache.prefetcher.prefetchers0           26                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.l2cache.prefetcher.prefetchers1           39                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.mmu.dtb.walker            2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst                4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data                2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers1          315                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers1            1                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.mmu.dtb.walker            4                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst                3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data               12                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers1       151944                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.l2cache.prefetcher.prefetchers0        15635                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.mmu.dtb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.mmu.itb.walker            3                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.inst         2518                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.data         4087                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.dtb.walker          426                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.itb.walker           59                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.inst          530                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.data         6102                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.dtb.walker           91                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.itb.walker           37                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.inst          666                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.data          154                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.dtb.walker           18                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.itb.walker           28                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.inst         1086                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.data         3744                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.dtb.walker          655                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.itb.walker           35                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               226845                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.579445                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers1     0.590551                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.798579                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.727273                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers0     0.503617                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers1     0.496179                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.692308                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.333333                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.875000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers1     0.815873                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.l2cache.prefetcher.prefetchers0            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data                 1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.250000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers1     0.732730                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.929517                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.inst     0.632248                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.data     0.450208                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.dtb.walker     0.910798                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.itb.walker     0.762712                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.inst     0.618868                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.data     0.267781                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.dtb.walker     0.934066                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.itb.walker     0.783784                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.inst     0.572072                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.data     0.616883                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.dtb.walker     0.833333                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.itb.walker     0.750000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.inst     0.352670                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.data     0.896635                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.dtb.walker     0.598473                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.itb.walker     0.628571                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.695986                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.579445                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers1     0.590551                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.798579                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.727273                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers0     0.503617                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers1     0.496179                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.692308                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.333333                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.875000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers1     0.815873                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.l2cache.prefetcher.prefetchers0            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data                1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.250000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers1     0.732730                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.929517                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.inst     0.632248                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.data     0.450208                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.dtb.walker     0.910798                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.itb.walker     0.762712                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.inst     0.618868                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.data     0.267781                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.dtb.walker     0.934066                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.itb.walker     0.783784                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.inst     0.572072                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.data     0.616883                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.dtb.walker     0.833333                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.itb.walker     0.750000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.inst     0.352670                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.data     0.896635                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.dtb.walker     0.598473                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.itb.walker     0.628571                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.695986                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 105368.822350                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 106760.652464                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 123018.650968                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers1 88209.500000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 121798.179695                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 107449.826671                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 81004.833333                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 122735.923077                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0       132405                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 122137.801556                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 107015.833333                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 97351.800000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 91166.797995                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 122966.181243                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.inst 80541.547111                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.data 112232.921196                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 82406.597938                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 82621.933333                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.inst 82825.487805                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.data 120391.373317                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 88368.494118                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 74709.655172                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.inst 86967.062992                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.data 129923.810526                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 77677.600000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.itb.walker        70187                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.inst 85396.281984                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.data 110397.954424                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 111072.022959                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 74069.863636                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    98082.204686                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 105368.822350                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 106760.652464                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 123018.650968                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers1 88209.500000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 121798.179695                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 107449.826671                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 81004.833333                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 122735.923077                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0       132405                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 122137.801556                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 107015.833333                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 97351.800000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 91166.797995                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 122966.181243                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.inst 80541.547111                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.data 112232.921196                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 82406.597938                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 82621.933333                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.inst 82825.487805                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.data 120391.373317                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 88368.494118                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 74709.655172                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.inst 86967.062992                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.data 129923.810526                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 77677.600000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.itb.walker        70187                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.inst 85396.281984                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.data 110397.954424                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 111072.022959                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 74069.863636                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   98082.204686                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs               51495                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                2419                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs              21.287722                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.unusedPrefetches                       1371                       # number of HardPF blocks evicted w/o reference (Count)
system.l3.writebacks::writebacks                  226                       # number of writebacks (Count)
system.l3.writebacks::total                       226                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.dcache.prefetcher.prefetchers0         1928                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.dcache.prefetcher.prefetchers1          150                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.l2cache.prefetcher.prefetchers0         1226                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.l2cache.prefetcher.prefetchers1            4                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.dcache.prefetcher.prefetchers0         2916                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.dcache.prefetcher.prefetchers1          338                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.l2cache.prefetcher.prefetchers0           10                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.dcache.prefetcher.prefetchers1           94                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.dcache.prefetcher.prefetchers1         2267                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.l2cache.prefetcher.prefetchers0         1555                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.inst          143                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.data          500                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.mmu.dtb.walker            5                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.mmu.itb.walker            6                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.inst          154                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.data          141                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.mmu.dtb.walker           11                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.mmu.itb.walker           15                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.inst          193                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.data           31                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.dtb.walker           10                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.itb.walker           17                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.inst          172                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.data           82                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.mmu.dtb.walker           12                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.mmu.itb.walker           17                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                 12008                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.dcache.prefetcher.prefetchers0         1928                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.dcache.prefetcher.prefetchers1          150                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.l2cache.prefetcher.prefetchers0         1226                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.l2cache.prefetcher.prefetchers1            4                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.dcache.prefetcher.prefetchers0         2916                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.dcache.prefetcher.prefetchers1          338                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.l2cache.prefetcher.prefetchers0           10                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.dcache.prefetcher.prefetchers1           94                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.dcache.prefetcher.prefetchers1         2267                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.l2cache.prefetcher.prefetchers0         1555                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.inst          143                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.data          500                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.mmu.dtb.walker            5                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.mmu.itb.walker            6                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.inst          154                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.data          141                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.mmu.dtb.walker           11                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.mmu.itb.walker           15                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.inst          193                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.data           31                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.dtb.walker           10                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.itb.walker           17                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.inst          172                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.data           82                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.mmu.dtb.walker           12                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.mmu.itb.walker           17                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                12008                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0         1562                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers1         3300                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers0          685                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            4                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers0         6205                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers1         2714                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.l2cache.prefetcher.prefetchers1            8                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0            7                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers1          163                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0           10                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers1       109067                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.l2cache.prefetcher.prefetchers0        12978                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.inst         1449                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.data         1340                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.dtb.walker          383                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.itb.walker           39                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.inst          174                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.data         1493                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.dtb.walker           74                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.itb.walker           14                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.inst          188                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.data           64                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.dtb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.inst          211                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.data         3275                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.dtb.walker          380                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.itb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              145809                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0         1562                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1         3300                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0          685                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            4                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0         6205                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1         2714                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.l2cache.prefetcher.prefetchers1            8                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0            7                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1          163                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0           10                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1       109067                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers0        12978                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers0         1330                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers1        32762                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers2        46581                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.inst         1449                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.data         1340                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.dtb.walker          383                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.itb.walker           39                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.inst          174                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.data         1493                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.dtb.walker           74                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.itb.walker           14                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.inst          188                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.data           64                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.dtb.walker            5                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.inst          211                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.data         3275                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.dtb.walker          380                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.itb.walker            5                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             226482                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::switch_cpus0.data           77                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus1.data           18                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus2.data           18                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus3.data           18                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total           131                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    234839508                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1    357458895                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    123404354                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       509347                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0    884202348                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1    301804172                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0      1173298                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1      1225729                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       925666                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1     20777131                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0       972284                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1   9991292897                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0   1677577671                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.inst    118304571                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.data    172431825                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker     31597983                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.itb.walker      3326065                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.inst     16557865                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.data    185714297                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker      6705215                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.itb.walker      1116321                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.inst     18671511                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.data      8653507                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker       544278                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.itb.walker       296864                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.inst     20004680                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.data    362752941                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker     42626531                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.itb.walker       379096                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total    14585846850                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    234839508                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1    357458895                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    123404354                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       509347                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0    884202348                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1    301804172                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0      1173298                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1      1225729                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       925666                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1     20777131                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0       972284                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1   9991292897                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0   1677577671                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers0    138732309                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers1   4480308912                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers2   4710675230                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.inst    118304571                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.data    172431825                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker     31597983                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.itb.walker      3326065                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.inst     16557865                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.data    185714297                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker      6705215                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.itb.walker      1116321                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.inst     18671511                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.data      8653507                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker       544278                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.itb.walker       296864                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.inst     20004680                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.data    362752941                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker     42626531                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.itb.walker       379096                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   23915563301                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus0.data      4574434                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus1.data       349764                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus2.data       355089                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus3.data       371517                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total      5650804                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.259339                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.564875                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.286252                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.363636                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.342609                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.441229                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.307692                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.205128                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.875000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.517460                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.250000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.717811                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.830061                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.inst     0.575457                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.data     0.327869                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.899061                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.661017                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.inst     0.328302                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.data     0.244674                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.813187                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.378378                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.inst     0.282282                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.data     0.415584                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.277778                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.142857                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.inst     0.194291                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.data     0.874733                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.580153                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.142857                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.642769                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.259339                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.564875                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.286252                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.363636                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.342609                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.441229                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.307692                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.205128                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.875000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.517460                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.250000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.717811                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.830061                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers2          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.inst     0.575457                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.data     0.327869                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.899061                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.661017                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.inst     0.328302                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.data     0.244674                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.813187                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.378378                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.inst     0.282282                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.data     0.415584                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.277778                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.142857                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.inst     0.194291                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.data     0.874733                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.580153                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.142857                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.998400                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 150345.395647                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 108320.877273                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 180152.341606                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 127336.750000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 142498.363900                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 111202.716286                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 146662.250000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 153216.125000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       132238                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 127467.061350                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 97228.400000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 91606.928741                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 129263.189320                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.inst 81645.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.data 128680.466418                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 82501.261097                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 85283.717949                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.inst 95160.143678                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.data 124390.018084                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 90611.013514                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 79737.214286                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.inst 99316.547872                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.data 135211.046875                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 108855.600000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        74216                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.inst 94808.909953                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.data 110764.256794                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 112175.081579                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 75819.200000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 100033.926918                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 150345.395647                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 108320.877273                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 180152.341606                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 127336.750000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 142498.363900                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 111202.716286                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 146662.250000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 153216.125000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       132238                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 127467.061350                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 97228.400000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 91606.928741                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 129263.189320                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers0 104310.006767                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers1 136753.217508                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers2 101128.684013                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.inst 81645.666667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.data 128680.466418                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 82501.261097                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker 85283.717949                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.inst 95160.143678                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.data 124390.018084                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 90611.013514                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker 79737.214286                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.inst 99316.547872                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.data 135211.046875                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 108855.600000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        74216                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.inst 94808.909953                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.data 110764.256794                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 112175.081579                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 75819.200000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 105595.867667                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus0.data 59408.233766                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus1.data 19431.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus2.data 19727.166667                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus3.data 20639.833333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 43135.908397                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                           3619                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks           18                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total             18                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers0         1330                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers1        32762                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers2        46581                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::total           80673                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers0    138732309                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers1   4480308912                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers2   4710675230                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::total   9329716451                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers2          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers0 104310.006767                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers1 136753.217508                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers2 101128.684013                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::total 115648.562109                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.hits::switch_cpus0.data          244                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus1.data           14                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus3.data            3                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total               261                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu0.dcache.prefetcher.prefetchers1            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus0.data         4347                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus1.data            2                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus2.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus3.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total            4353                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.missLatency::cpu0.dcache.prefetcher.prefetchers0        75348                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::switch_cpus0.data     27292216                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::switch_cpus1.data        52962                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::total     27420526                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.accesses::cpu0.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu0.dcache.prefetcher.prefetchers1            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus0.data         4591                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus1.data           16                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus2.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus3.data            4                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total          4614                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.dcache.prefetcher.prefetchers0            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu0.dcache.prefetcher.prefetchers1            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus0.data     0.946853                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus1.data     0.125000                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus2.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus3.data     0.250000                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.943433                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0        75348                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::switch_cpus0.data  6278.402576                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::switch_cpus1.data        26481                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::total  6299.224902                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.mshrHits::cpu0.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::switch_cpus0.data          406                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::switch_cpus1.data            1                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::total           408                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus0.data         3941                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus1.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus2.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus3.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total         3945                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1        18197                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus0.data     70752476                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus1.data        18198                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus2.data        18284                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus3.data        18329                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total     70825484                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus0.data     0.858419                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus1.data     0.062500                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus2.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus3.data     0.250000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.855007                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1        18197                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 17952.924638                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus1.data        18198                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus2.data        18284                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus3.data        18329                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 17953.227883                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus0.data         1025                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus1.data         3878                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus2.data           14                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus3.data           40                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  4958                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu3.data               7                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus0.data         1133                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus1.data         1365                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus2.data           18                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus3.data           45                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total                2568                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::switch_cpus0.data    129076132                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus1.data    165139958                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus2.data      1963046                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus3.data      5936421                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      302115557                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data             7                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus0.data         2158                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus1.data         5243                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus2.data           32                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus3.data           85                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total              7526                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu3.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus0.data     0.525023                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus1.data     0.260347                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus2.data     0.562500                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus3.data     0.529412                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.341217                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::switch_cpus0.data 113924.211827                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus1.data 120981.654212                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus2.data 109058.111111                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus3.data 131920.466667                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 117646.244938                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrHits::switch_cpus0.data          294                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus1.data          118                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus3.data            3                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::total               415                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus0.data          839                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus1.data         1247                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus3.data           42                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total            2146                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::switch_cpus0.data    108483037                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus1.data    156411375                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus2.data      1960743                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus3.data      5626459                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    272481614                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::switch_cpus0.data     0.388786                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus1.data     0.237841                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus2.data     0.562500                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus3.data     0.494118                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.285145                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus0.data 129300.401669                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus1.data 125430.132318                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus2.data 108930.166667                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus3.data 133963.309524                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 126971.861137                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::switch_cpus0.data           43                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus1.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus2.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus3.data           12                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total           79                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus0.data      4574434                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus1.data       349764                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus2.data       355089                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus3.data       371517                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total      5650804                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 106382.186047                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data        29147                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 29590.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 30959.750000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 71529.164557                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0         2533                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers1         2392                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.l2cache.prefetcher.prefetchers0          482                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.l2cache.prefetcher.prefetchers1            3                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers0         8990                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers1         3098                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.l2cache.prefetcher.prefetchers1           26                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers1           58                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0           30                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers1        40610                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.l2cache.prefetcher.prefetchers0         1102                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.inst          926                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.data         1222                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker           38                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker           14                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.inst          202                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.data          590                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.dtb.walker            6                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.itb.walker            8                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.inst          285                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.data           45                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.dtb.walker            3                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.itb.walker            7                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.inst          703                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.data          347                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.dtb.walker          263                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.itb.walker           13                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             64006                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst            7                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0         3490                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers1         3450                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers0         1911                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers1            8                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.mmu.dtb.walker            5                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.mmu.itb.walker            4                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data            2                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers0         9121                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers1         3052                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.l2cache.prefetcher.prefetchers0           18                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.l2cache.prefetcher.prefetchers1           13                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.mmu.dtb.walker            2                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst            4                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data            2                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0            7                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers1          257                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.mmu.dtb.walker            4                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data            5                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0           10                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers1       111334                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.l2cache.prefetcher.prefetchers0        14533                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.mmu.dtb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.inst         1592                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.data          707                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker          388                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.itb.walker           45                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.inst          328                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.data          269                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.dtb.walker           85                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.itb.walker           29                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.inst          381                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.data           77                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.dtb.walker           15                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.itb.walker           21                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.inst          383                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.data         3312                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.dtb.walker          392                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.itb.walker           22                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          155313                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0    367737190                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers1    368324251                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers0    235088642                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers1       705676                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers0   1110921197                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers1    327936871                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.l2cache.prefetcher.prefetchers0      1458087                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.l2cache.prefetcher.prefetchers1      1595567                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0       926835                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers1     31389415                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.l2cache.prefetcher.prefetchers0       642095                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0       973518                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers1  10149964288                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.l2cache.prefetcher.prefetchers0   1787067512                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.inst    128222143                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.data     77432443                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker     31973760                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.itb.walker      3717987                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.inst     27166760                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.data     31579546                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb.walker      7511322                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.itb.walker      2166580                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.inst     33134451                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.data     10379716                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb.walker      1165164                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.itb.walker      1473927                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.inst     32706776                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.data    364669512                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.dtb.walker     43540233                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.itb.walker      1629537                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  15183201001                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0         6023                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers1         5842                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers0         2393                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers1           11                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.mmu.dtb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.mmu.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers0        18111                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers1         6150                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.l2cache.prefetcher.prefetchers0           26                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.l2cache.prefetcher.prefetchers1           39                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.mmu.dtb.walker            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0            8                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers1          315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.mmu.dtb.walker            4                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0           40                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers1       151944                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.l2cache.prefetcher.prefetchers0        15635                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.mmu.dtb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.mmu.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.inst         2518                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.data         1929                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker          426                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker           59                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.inst          530                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.data          859                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.dtb.walker           91                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.itb.walker           37                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.inst          666                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.data          122                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.dtb.walker           18                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.itb.walker           28                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.inst         1086                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.data         3659                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.dtb.walker          655                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.itb.walker           35                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        219319                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.579445                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers1     0.590551                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers0     0.798579                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers1     0.727273                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers0     0.503617                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.496260                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.l2cache.prefetcher.prefetchers0     0.692308                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.l2cache.prefetcher.prefetchers1     0.333333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.875000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers1     0.815873                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.l2cache.prefetcher.prefetchers0            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.250000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.732730                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.l2cache.prefetcher.prefetchers0     0.929517                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.inst     0.632248                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.data     0.366511                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.910798                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.itb.walker     0.762712                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.inst     0.618868                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.data     0.313155                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.dtb.walker     0.934066                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.itb.walker     0.783784                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.inst     0.572072                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.data     0.631148                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.dtb.walker     0.833333                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.itb.walker     0.750000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.inst     0.352670                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.data     0.905165                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.dtb.walker     0.598473                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.itb.walker     0.628571                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.708160                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 105368.822350                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers1 106760.652464                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 123018.650968                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers1 88209.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers0 121798.179695                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 107449.826671                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.l2cache.prefetcher.prefetchers0 81004.833333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.l2cache.prefetcher.prefetchers1 122735.923077                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0       132405                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers1 122137.801556                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 107015.833333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 97351.800000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 91166.797995                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 122966.181243                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.inst 80541.547111                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.data 109522.550212                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 82406.597938                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb.walker 82621.933333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.inst 82825.487805                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.data 117396.081784                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 88368.494118                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb.walker 74709.655172                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.inst 86967.062992                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.data 134801.506494                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 77677.600000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.itb.walker        70187                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.inst 85396.281984                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.data 110105.528986                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 111072.022959                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.itb.walker 74069.863636                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 97758.725934                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers0         1928                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers1          150                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.l2cache.prefetcher.prefetchers0         1226                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.l2cache.prefetcher.prefetchers1            4                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers0         2916                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers1          338                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.l2cache.prefetcher.prefetchers0           10                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.l2cache.prefetcher.prefetchers1            5                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers1           94                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.l2cache.prefetcher.prefetchers0            6                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers1         2267                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.l2cache.prefetcher.prefetchers0         1555                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.inst          143                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.data          206                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.mmu.dtb.walker            5                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.mmu.itb.walker            6                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.inst          154                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.data           23                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.mmu.dtb.walker           11                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.mmu.itb.walker           15                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.inst          193                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.data           31                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.dtb.walker           10                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.itb.walker           17                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.inst          172                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.data           79                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.mmu.dtb.walker           12                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.mmu.itb.walker           17                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total         11593                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0         1562                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1         3300                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0          685                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers1            4                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0         6205                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1         2714                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers0            8                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.l2cache.prefetcher.prefetchers1            8                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0            7                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1          163                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0           10                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1       109067                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers0        12978                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.inst         1449                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.data          501                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker          383                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb.walker           39                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.inst          174                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.data          246                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb.walker           74                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb.walker           14                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.inst          188                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.data           46                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb.walker            5                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.inst          211                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.data         3233                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.dtb.walker          380                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.itb.walker            5                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       143663                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    234839508                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1    357458895                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0    123404354                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1       509347                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0    884202348                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1    301804172                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0      1173298                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1      1225729                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       925666                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1     20777131                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0       972284                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1   9991292897                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0   1677577671                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.inst    118304571                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.data     63948788                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker     31597983                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb.walker      3326065                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.inst     16557865                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.data     29302922                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker      6705215                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb.walker      1116321                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.inst     18671511                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.data      6692764                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker       544278                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.itb.walker       296864                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.inst     20004680                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.data    357126482                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker     42626531                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.itb.walker       379096                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  14313365236                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.259339                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.564875                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0     0.286252                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.363636                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.342609                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.441301                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers0     0.307692                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.l2cache.prefetcher.prefetchers1     0.205128                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.875000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.517460                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.250000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.717811                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.830061                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.575457                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.259720                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.899061                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.661017                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.328302                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.286380                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.813187                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.378378                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.inst     0.282282                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.377049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.277778                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.inst     0.194291                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.883575                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.580153                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.655041                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 150345.395647                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 108320.877273                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 180152.341606                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 127336.750000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 142498.363900                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 111202.716286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers0 146662.250000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.l2cache.prefetcher.prefetchers1 153216.125000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0       132238                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 127467.061350                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 97228.400000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 91606.928741                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 129263.189320                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 81645.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 127642.291417                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 82501.261097                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker 85283.717949                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 95160.143678                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 119117.569106                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 90611.013514                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker 79737.214286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.inst 99316.547872                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 145494.869565                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 108855.600000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker        74216                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.inst 94808.909953                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 110462.877204                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 112175.081579                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 75819.200000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 99631.535162                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::switch_cpus0.data            4                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                  4                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.hits::switch_cpus0.data           38                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::switch_cpus2.data            5                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                   43                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::switch_cpus0.data            5                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::switch_cpus1.data            5                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 10                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.missLatency::switch_cpus0.data        17199                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.missLatency::total         17199                       # number of UpgradeReq miss ticks (Tick)
system.l3.UpgradeReq.accesses::switch_cpus0.data           43                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total               53                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::switch_cpus0.data     0.116279                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.188679                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMissLatency::switch_cpus0.data  3439.800000                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMissLatency::total  1719.900000                       # average UpgradeReq miss latency ((Tick/Count))
system.l3.UpgradeReq.mshrMisses::switch_cpus0.data            5                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::switch_cpus1.data            5                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             10                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus0.data       102169                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus1.data       103981                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total       206150                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::switch_cpus0.data     0.116279                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.188679                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 20433.800000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 20796.200000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total        20615                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WriteReq.mshrUncacheable::switch_cpus0.data           34                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus1.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus2.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus3.data            6                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total           52                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks        18563                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total            18563                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks        18563                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total        18563                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.pfIssued                       0                       # number of hwpf issued (Count)
system.l3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers0.pfIssued         6854                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers0.pfIdentified         7101                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers0.pfBufferHit          155                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers0.pfSpanPage         4583                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers1.pfIssued        79464                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers1.pfIdentified       119830                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers1.pfBufferHit        30508                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers1.pfRemovedFull          763                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers1.pfSpanPage        63522                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.pfIssued       118155                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers2.pfIdentified       172124                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers2.pfBufferHit        33941                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers2.pfRemovedFull         3201                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers2.pfSpanPage         9940                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers2.ampm.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 122006.102619                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       436912                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     226457                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.929338                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                7568456912562                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks      27.269682                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst        6.993869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data        5.776942                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0   898.266880                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1  2162.872252                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0   379.841913                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers1     2.016368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.dtb.walker     4.776820                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.itb.walker     4.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst        1.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data        2.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0  3439.545945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1  1535.509185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0     6.873289                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers1     3.321088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.dtb.walker     2.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.itb.walker     3.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst        3.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data        2.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0     6.035089                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1   145.620222                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.dtb.walker     3.691069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.itb.walker     2.703869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst        3.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data       11.999998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0     7.147927                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1 56840.784059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers0  7003.893410                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.dtb.walker     3.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.itb.walker     3.000000                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers0   789.361884                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers1 17663.778936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers2 24979.454274                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.inst  1206.474538                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.data   810.450741                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.dtb.walker   269.435958                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.itb.walker    38.322265                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.inst   161.964895                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.data   837.596668                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.dtb.walker    49.821362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.itb.walker    13.782083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.inst   176.429069                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.data    55.915724                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.dtb.walker     4.824307                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.itb.walker     3.474241                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.inst   165.859507                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.data  1929.665493                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.dtb.walker   322.558944                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.itb.walker     4.991857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.000027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.000022                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.003427                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.008251                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.001449                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers1     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.dtb.walker     0.000018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.itb.walker     0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.013121                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.005858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.000026                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers1     0.000013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.dtb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.itb.walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.000023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.000555                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.dtb.walker     0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.itb.walker     0.000010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.000046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.000027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.216830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers0     0.026718                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.dtb.walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.itb.walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers0     0.003011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers1     0.067382                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers2     0.095289                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.inst     0.004602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.data     0.003092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.001028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000146                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.inst     0.000618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.data     0.003195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.000190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000053                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.inst     0.000673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.data     0.000213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.000018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.inst     0.000633                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.data     0.007361                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.001230                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.465416                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022         213381                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1023            867                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024           7930                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::1                  268                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                 5109                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3                82538                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::4               125466                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::2                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::3                   97                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::4                  769                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                    2                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                  114                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 2166                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 5648                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.813984                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1023         0.003307                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.030251                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    6192393                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   6192393                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      4306.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers0::samples      1598.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers1::samples      3305.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers0::samples       698.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers1::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers0::samples      6256.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers1::samples      2730.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.l2cache.prefetcher.prefetchers0::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.l2cache.prefetcher.prefetchers1::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers0::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers1::samples       163.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers0::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers1::samples    109590.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.l2cache.prefetcher.prefetchers0::samples     13368.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers0::samples      1323.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers1::samples     31936.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers2::samples     45975.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples      1453.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples      1336.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples       383.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb.walker::samples        39.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples       174.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples      1512.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb.walker::samples        74.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb.walker::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples       189.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples        64.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb.walker::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples       212.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples      3279.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples       380.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb.walker::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.024748071652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          155                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          155                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              366322                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               4228                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      226206                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       4306                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    226206                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     4306                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    106                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       3.73                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      72.31                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                226206                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 4306                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   31389                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   33905                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   31374                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   21337                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   13065                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    9720                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    7658                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    6456                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    5789                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    5329                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   4930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   4533                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   4170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   4106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   3923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   3835                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                   3870                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                   3719                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                   3357                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                   3374                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                   3208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                   3121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                   3385                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                   5503                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                   1414                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                   1150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                    909                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                    708                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                    552                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                    271                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                     11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    192                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                     26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1449.419355                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  10632.256531                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047          143     92.26%     92.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            4      2.58%     94.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            3      1.94%     96.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-8191            3      1.94%     98.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::53248-55295            1      0.65%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::120832-122879            1      0.65%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           155                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      27.380645                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     24.763961                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev     15.187688                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               40     25.81%     25.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                1      0.65%     26.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               11      7.10%     33.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      1.29%     34.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               16     10.32%     45.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                4      2.58%     47.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      1.29%     49.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                5      3.23%     52.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                2      1.29%     53.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                2      1.29%     54.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                3      1.94%     56.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                5      3.23%     60.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               15      9.68%     69.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                9      5.81%     75.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                2      1.29%     76.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::33                1      0.65%     77.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                4      2.58%     80.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::35                7      4.52%     84.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                2      1.29%     85.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                2      1.29%     87.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40                1      0.65%     87.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41                1      0.65%     88.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44                5      3.23%     91.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::47                1      0.65%     92.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::49                7      4.52%     96.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::63                1      0.65%     97.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::77                1      0.65%     98.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::84                1      0.65%     98.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::109               1      0.65%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::116               1      0.65%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           155                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    6784                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                14477184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               275584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              656156746.44583285                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              12490433.27849728                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   22049958295                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      95656.44                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers0       102272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers1       211520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers0        44672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers1          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers0       400384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers1       174720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.l2cache.prefetcher.prefetchers0          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.l2cache.prefetcher.prefetchers1          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers0          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers1        10432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers0          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers1      7013760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.l2cache.prefetcher.prefetchers0       855552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers0        84672                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers1      2043904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers2      2942400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst        92992                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data        85504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker        24512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb.walker         2496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst        11136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data        96768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb.walker         4736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb.walker          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst        12096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data         4096                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb.walker          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst        13568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data       209856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker        24320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb.walker          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       271616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers0 4635325.680222633295                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers1 9586828.143389113247                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers0 2024691.692612889688                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers1 5801.408861354985                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers0 18146806.918318394572                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers1 7918923.095749554224                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.l2cache.prefetcher.prefetchers0 23205.635445419939                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.l2cache.prefetcher.prefetchers1 23205.635445419939                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers0 20304.931014742448                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers1 472814.822200431256                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers0 29007.044306774926                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers1 317888198.557946383953                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.l2cache.prefetcher.prefetchers0 38776616.829296723008                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers0 3837631.961786322761                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers1 92636896.698116406798                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers2 133359886.200397714972                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 4214723.537774397060                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 3875341.119385129772                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 1110969.796949479729                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb.walker 113127.472796422211                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 504722.570937883691                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 4385865.099184368737                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb.walker 214652.127870134456                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb.walker 40609.862029484895                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 548233.137398046092                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 185645.083563359512                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 14503.522153387463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb.walker 11602.817722709970                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 614949.339303628425                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 9511409.828191498294                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 1102267.683657447109                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb.walker 14503.522153387463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 12310589.603795278817                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers0         1623                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers1         3305                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers0          698                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers1            3                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers0         6256                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers1         2730                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.l2cache.prefetcher.prefetchers0            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.l2cache.prefetcher.prefetchers1            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers0            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers1          163                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers0           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers1       109590                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.l2cache.prefetcher.prefetchers0        13368                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers0         1323                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers1        31994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers2        45989                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst         1453                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data         1344                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker          383                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb.walker           39                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst          174                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data         1512                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb.walker           74                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb.walker           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst          189                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data           64                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb.walker            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst          212                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data         3279                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker          380                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb.walker            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         4306                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers0    164195356                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers1    217250720                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers0     92135585                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers1       239536                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers0    621595803                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers1    186048032                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.l2cache.prefetcher.prefetchers0       832538                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.l2cache.prefetcher.prefetchers1       858804                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers0       452151                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers1     11996290                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers0       468644                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers1   5532174818                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.l2cache.prefetcher.prefetchers0    999038204                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers0     85371091                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers1   3218503167                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers2   3151587126                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst     58519083                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data    113824775                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker     16275108                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb.walker      1654970                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst      8826510                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data    120546449                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker      3668480                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb.walker       525590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst     10327853                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data      5170854                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker       244939                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb.walker       132677                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst     10832708                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data    198759133                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker     23889653                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb.walker       171572                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 996444280159                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers0    101167.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers1     65733.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers0    131999.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers1     79845.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers0     99359.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers1     68149.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.l2cache.prefetcher.prefetchers0    104067.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.l2cache.prefetcher.prefetchers1    107350.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers0     64593.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers1     73596.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers0     46864.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers1     50480.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.l2cache.prefetcher.prefetchers0     74733.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers0     64528.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers1    100597.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers2     68529.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     40274.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     84691.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     42493.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     42435.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     50727.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     79726.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     49574.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb.walker     37542.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     54644.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     80794.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     48987.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb.walker     33169.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     51097.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     60615.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     62867.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb.walker     34314.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 231408332.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers0       103872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers1       211520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers0        44672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers1          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.dtb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers0       400384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers1       174720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.l2cache.prefetcher.prefetchers0          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.l2cache.prefetcher.prefetchers1          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.dtb.walker          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers0          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers1        10432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.dtb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers0          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers1      7013760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.l2cache.prefetcher.prefetchers0       855552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.dtb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.mmu.itb.walker          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers0        84672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers1      2047616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers2      2943296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst        92992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data        86016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker        24512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb.walker         2496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst        11136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data        96768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb.walker         4736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb.walker          896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst        12096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data         4096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst        13568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data       209856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker        24320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb.walker          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       14481280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst        92992                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst        11136                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst        12096                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst        13568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       130752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       275584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       275584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers0         1623                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers1         3305                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers0          698                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers1            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.dtb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers0         6256                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers1         2730                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.l2cache.prefetcher.prefetchers0            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.l2cache.prefetcher.prefetchers1            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.dtb.walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers0            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers1          163                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.dtb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers0           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers1       109590                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.l2cache.prefetcher.prefetchers0        13368                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.dtb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.mmu.itb.walker            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers0         1323                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers1        31994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers2        45989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst         1453                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data         1344                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker          383                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb.walker           39                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst          174                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data         1512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb.walker           74                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb.walker           14                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst          189                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data           64                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst          212                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data         3279                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker          380                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb.walker            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          226270                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         4306                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           4306                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst         20305                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data         17404                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers0      4707843                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers1      9586828                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers0      2024692                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers1         8702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.dtb.walker        14504                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.mmu.itb.walker        11603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst          2901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data          5801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers0     18146807                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers1      7918923                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.l2cache.prefetcher.prefetchers0        23206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.l2cache.prefetcher.prefetchers1        23206                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.dtb.walker         5801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.mmu.itb.walker         8702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         11603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data          5801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers0        20305                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers1       472815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.dtb.walker        11603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.mmu.itb.walker         8702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst          8702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data         34808                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers0        29007                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers1    317888199                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.l2cache.prefetcher.prefetchers0     38776617                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.dtb.walker         8702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.mmu.itb.walker         8702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers0      3837632                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers1     92805138                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers2    133400496                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst      4214724                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data      3898547                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker      1110970                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb.walker       113127                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst       504723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data      4385865                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb.walker       214652                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb.walker        40610                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst       548233                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data       185645                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker        14504                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb.walker        11603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst       614949                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data      9511410                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker      1102268                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb.walker        14504                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         656342392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst        20305                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst         2901                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        11603                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst         8702                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst      4214724                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst       504723                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst       548233                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst       614949                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5926139                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     12490433                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         12490433                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     12490433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst        20305                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data        17404                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers0      4707843                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers1      9586828                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers0      2024692                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers1         8702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.dtb.walker        14504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.mmu.itb.walker        11603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst         2901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data         5801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers0     18146807                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers1      7918923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.l2cache.prefetcher.prefetchers0        23206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.l2cache.prefetcher.prefetchers1        23206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.dtb.walker         5801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.mmu.itb.walker         8702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        11603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data         5801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers0        20305                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers1       472815                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.dtb.walker        11603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.mmu.itb.walker         8702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst         8702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data        34808                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers0        29007                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers1    317888199                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.l2cache.prefetcher.prefetchers0     38776617                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.dtb.walker         8702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.mmu.itb.walker         8702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers0      3837632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers1     92805138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers2    133400496                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst      4214724                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data      3898547                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker      1110970                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb.walker       113127                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst       504723                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data      4385865                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb.walker       214652                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb.walker        40610                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst       548233                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data       185645                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker        14504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb.walker        11603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst       614949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data      9511410                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker      1102268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb.walker        14504                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        668832825                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               226100                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                4244                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         6664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         6675                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         7054                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         7080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         7005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         7404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7020                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         7555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         7577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         7523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         7655                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         7258                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         7292                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         7569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         7311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         7452                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         7680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         7483                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         7171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         7038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         7093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         6958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         6955                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         6834                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         6544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         6776                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         6384                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         6840                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         6942                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         6522                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         6552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         6234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          137                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          172                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          128                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             10901177019                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             753365200                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        14856118219                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                48213.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           65705.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              117314                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               3943                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            51.89                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.91                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       109087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   135.139989                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    89.439461                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   201.137047                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        84542     77.50%     77.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        14082     12.91%     90.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2416      2.21%     92.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1763      1.62%     94.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1318      1.21%     95.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          368      0.34%     95.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          344      0.32%     96.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          460      0.42%     96.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3794      3.48%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       109087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              14470400                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten             271616                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              655.849272                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               12.310590                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    3.48                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.41                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               52.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    88762800.672000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    156700482.724801                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   318434511.225600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  4272250.416000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1914698772.016666                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 5585435501.772017                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 3345550796.179206                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  11413855115.006386                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   517.315939                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  10175865634                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    991550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10896180476                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    81344849.040000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    143604945.036001                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   301735721.414399                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  5739583.248000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1914698772.016666                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 5644702875.336020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 3304684461.254411                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  11396511207.345587                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   516.529852                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  10053033227                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    991550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11019012883                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                   79                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              224217                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  52                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 52                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          4306                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1265                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                12                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2179                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2170                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         224138                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           8071                       # Transaction distribution (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port         8188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total         8188                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.bridge.cpu_side_port          104                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.gic.pio          158                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       458053                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       458315                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  466503                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port       261120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total       261120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.bridge.cpu_side_port           58                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.realview.gic.pio          316                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     14495744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     14496118                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 14757238                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               49                       # Total snoops (Count)
system.membus.snoopTraffic                       2432                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             234531                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.000252                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.015859                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   234472     99.97%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::1                       59      0.03%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                1                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               234531                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy              108624                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer11.occupancy             135663                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy          340546101                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy              33832                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1159378886                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         239971                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         5636                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages           64                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes       262144                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs           64                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                80819034                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded              127820449                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded            5881                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued             127897340                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued           994                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined      1587214                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined       526222                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved          468                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples     80459213                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      1.589592                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.877873                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0         32654515     40.59%     40.59% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1         16390214     20.37%     60.96% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2         10328113     12.84%     73.79% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3          7541687      9.37%     83.17% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4          5523491      6.86%     90.03% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5          4406254      5.48%     95.51% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6          1926939      2.39%     97.90% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7           965029      1.20%     99.10% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8           722971      0.90%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total     80459213                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu         396415     19.12%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult            19      0.00%     19.12% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv            340      0.02%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu             0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     19.14% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead        899835     43.40%     62.54% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       776660     37.46%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass          184      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu     86259540     67.44%     67.44% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       488513      0.38%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv       139393      0.11%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            2      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt            2      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     67.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc        69665      0.05%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead     21903734     17.13%     85.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     19036307     14.88%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total    127897340                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                1.582515                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                    2073269                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.016210                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads       333453633                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites      127115812                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses    124979673                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads         4874520                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites        2299050                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses      2298949                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses          127394886                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses            2575539                       # Number of vector alu accesses (Count)
system.switch_cpus0.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.squashCycles               100659                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.blockCycles                174021                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.unblockCycles              185415                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.dispatchedInsts         127996582                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.dispSquashedInsts           87000                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.dispLoadInsts            21601932                       # Number of dispatched load instructions (Count)
system.switch_cpus0.dispStoreInsts           19043430                       # Number of dispatched store instructions (Count)
system.switch_cpus0.dispNonSpecInsts             4522                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iqFullEvents                   73                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.lsqFullEvents              185334                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.memOrderViolationEvents         1325                       # Number of memory order violations (Count)
system.switch_cpus0.predictedTakenIncorrect         8482                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.predictedNotTakenIncorrect        95287                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.branchMispredicts          103769                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.numInsts                127599192                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts             21898679                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts           294119                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                     170252                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                  40926361                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              27233522                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts            19027682                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  1.578826                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.instsToCommit           127279485                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.writebackCount          127278622                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.producerInst             62767830                       # Number of instructions producing a value (Count)
system.switch_cpus0.consumerInst            116296796                       # Number of instructions consuming a value (Count)
system.switch_cpus0.wbRate                   1.574859                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.wbFanout                 0.539721                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.timesIdled                   3978                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                 359821                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.committedInsts          110000005                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps            126239104                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.734718                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.734718                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.361066                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.361066                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads         142315199                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites         86380131                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads           2229289                       # number of vector regfile reads (Count)
system.switch_cpus0.vecRegfileWrites            69706                       # number of vector regfile writes (Count)
system.switch_cpus0.ccRegfileReads           41636803                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites          40564946                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        736132905                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           10094                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads     21601932                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores     19043430                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads       320019                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores       389025                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups       28176153                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     20753526                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect       194949                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     11631600                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits       11507915                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.989366                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2613148                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect          492                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups      1176348                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits      1174705                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses         1643                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted          529                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts      1587747                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls         5413                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts        99097                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples     80186901                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.576425                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.389679                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0     39751705     49.57%     49.57% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1     17273043     21.54%     71.11% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2      5765863      7.19%     78.31% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3      4022998      5.02%     83.32% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4      2084849      2.60%     85.92% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      3179734      3.97%     89.89% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      1213719      1.51%     91.40% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7      1145426      1.43%     92.83% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8      5749564      7.17%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total     80186901                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    110169538                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted     126408637                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs           40556118                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads             21546321                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars               2420                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          26903101                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions      2298912                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer          113238189                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      2587231                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass          112      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu     85155015     67.36%     67.36% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       488352      0.39%     67.75% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv       139376      0.11%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            2      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt            2      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     67.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc        69660      0.06%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.92% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead     21546321     17.04%     84.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     19009797     15.04%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total    126408637                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      5749564                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles        47656760                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles      7458072                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles         25017284                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles       226438                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles        100659                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     11483334                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred        95912                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts     129333498                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts        34573                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles     51984471                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts             113715919                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches           28176153                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     15295768                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles             28221282                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles         393088                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             46488                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles          140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles         6284                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         4004                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.cacheLines         17281950                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes       121101                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes             465                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples     80459213                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     1.617012                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     2.729119                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0        54588181     67.85%     67.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         2930957      3.64%     71.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2         1949988      2.42%     73.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3         3201164      3.98%     77.89% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4         2733087      3.40%     81.29% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5         4247913      5.28%     86.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6         1482023      1.84%     88.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7         2002163      2.49%     90.90% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8         7323737      9.10%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total     80459213                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.348633                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.407044                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.lsq0.forwLoads             743783                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads          55611                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation         1325                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores         33633                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads       299095                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          4938                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.readHits         22073809                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses            966                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits        19039217                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses          3060                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.inserts              1142                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.prefetchFaults          144                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.permsFaults            54                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readAccesses     22074775                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses     19042277                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.hits             41113026                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses               4026                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses         41117052                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.dtb.walker.walks         4026                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongDescriptor         4026                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           13                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level2           25                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3         1104                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.squashedBefore         2441                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::samples         1585                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::mean  3119.606309                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::stdev 15372.074672                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::0-8191         1497     94.45%     94.45% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::8192-16383           23      1.45%     95.90% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::16384-24575           14      0.88%     96.78% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::24576-32767            3      0.19%     96.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::32768-40959            2      0.13%     97.10% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::40960-49151            2      0.13%     97.22% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::65536-73727            4      0.25%     97.48% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::81920-90111           19      1.20%     98.68% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::90112-98303            1      0.06%     98.74% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::98304-106495           20      1.26%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::total         1585                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::samples         3321                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::mean 29623.829268                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::gmean 16525.167926                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::stdev 43331.081768                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::0-32767         2643     79.58%     79.58% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::32768-65535            5      0.15%     79.74% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::65536-98303          453     13.64%     93.38% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::98304-131071          150      4.52%     97.89% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::131072-163839            5      0.15%     98.04% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::163840-196607           39      1.17%     99.22% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::196608-229375            7      0.21%     99.43% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::229376-262143            3      0.09%     99.52% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::294912-327679            4      0.12%     99.64% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::327680-360447            2      0.06%     99.70% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::360448-393215            2      0.06%     99.76% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::393216-425983            4      0.12%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::425984-458751            4      0.12%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::total         3321                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::samples  22688344421                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::mean     0.076584                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::stdev     0.297224                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::0-3  22686557909     99.99%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::4-7       946764      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::8-11       164892      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::12-15       162708      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::16-19        87906      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::20-23        90909      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::24-27        60333      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::28-31       222768      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::32-35        50232      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::total  22688344421                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pageSizes::4KiB         1104     96.67%     96.67% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::2MiB           25      2.19%     98.86% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::1GiB           13      1.14%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::total         1142                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Data         4026                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::total         4026                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Data         1142                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::total         1142                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin::total         5168                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits         17282443                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses           1580                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.inserts              1328                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.permsFaults           141                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.instAccesses     17284023                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.hits             17282443                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses               1580                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses         17284023                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.walker.walks         1580                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.walker.walksLongDescriptor         1580                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb.walker.walksLongTerminatedAtLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb.walker.walksLongTerminatedAtLevel::Level3         1323                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb.walker.squashedBefore          109                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::samples         1471                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::mean   586.643780                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::stdev  4934.336942                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::0-8191         1439     97.82%     97.82% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::8192-16383           28      1.90%     99.73% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::49152-57343            1      0.07%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::81920-90111            1      0.07%     99.86% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::90112-98303            1      0.07%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::114688-122879            1      0.07%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::total         1471                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::samples         1437                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::mean 15764.087683                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::gmean 13108.311033                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::stdev 19218.500571                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::0-32767         1391     96.80%     96.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::32768-65535            4      0.28%     97.08% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::65536-98303           20      1.39%     98.47% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::98304-131071           12      0.84%     99.30% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::131072-163839            5      0.35%     99.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::163840-196607            2      0.14%     99.79% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::229376-262143            2      0.14%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::262144-294911            1      0.07%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::total         1437                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::samples  21686588393                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::mean     0.965583                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::stdev     0.182315                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::0    746461367      3.44%      3.44% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::1  20940061506     96.56%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::2        65520      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::total  21686588393                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pageSizes::4KiB         1323     99.62%     99.62% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.pageSizes::2MiB            5      0.38%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.pageSizes::total         1328                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Inst         1580                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::total         1580                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Inst         1328                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::total         1328                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin::total         2908                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  22063606110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles        100659                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles        48126050                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles         361459                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      6045137                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles         24775430                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles      1050478                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts     128925787                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents          1928                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents         61878                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents        293283                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands    128660485                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups          194725994                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups       143549293                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups         2229321                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps    125816202                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps         2844252                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing         412707                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing         4512                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts          3649597                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads               202431941                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes              256265103                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts       110000005                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps         126239104                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                80819033                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded              194238161                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded             294                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued             190201800                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued          6156                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined     16596097                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined     15707203                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples     80736759                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.355827                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.640605                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0         27213776     33.71%     33.71% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1         16762328     20.76%     54.47% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2          8800844     10.90%     65.37% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3          5020164      6.22%     71.59% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4          5208052      6.45%     78.04% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5          3054780      3.78%     81.82% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6          3015923      3.74%     85.56% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7          6711490      8.31%     93.87% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          4949402      6.13%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total     80736759                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu         121202      4.46%      4.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult            10      0.00%      4.46% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv            220      0.01%      4.47% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          922      0.03%      4.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%      4.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt         2352      0.09%      4.59% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult       931239     34.29%     38.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc       200823      7.39%     46.27% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv       835350     30.76%     77.03% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc       410408     15.11%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     92.14% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead        178219      6.56%     98.70% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite        35228      1.30%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass           30      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    125586130     66.03%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult     13446263      7.07%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv         4074      0.00%     73.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd       449745      0.24%     73.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp       167840      0.09%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt       172857      0.09%     73.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult       517854      0.27%     73.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc       174368      0.09%     73.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv       157461      0.08%     73.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc       407328      0.21%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt          457      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc         9231      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead     42662406     22.43%     96.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite      6445756      3.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total    190201800                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.353428                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                    2715973                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014279                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads       456127158                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites      208107935                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses    182685500                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads         7735327                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites        2754290                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses      2666145                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses          187858058                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses            5059685                       # Number of vector alu accesses (Count)
system.switch_cpus1.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.squashCycles              1299093                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.blockCycles               1841974                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.unblockCycles              109139                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.dispatchedInsts         194964181                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.dispSquashedInsts          608824                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.dispLoadInsts            42723802                       # Number of dispatched load instructions (Count)
system.switch_cpus1.dispStoreInsts            6709305                       # Number of dispatched store instructions (Count)
system.switch_cpus1.dispNonSpecInsts              207                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iqFullEvents                 9261                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.lsqFullEvents               84527                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.memOrderViolationEvents        27675                       # Number of memory order violations (Count)
system.switch_cpus1.predictedTakenIncorrect      1476648                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.predictedNotTakenIncorrect       257087                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.branchMispredicts         1733735                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.numInsts                188514818                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts             42269773                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts          1682829                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                     725726                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                  48670407                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              25641035                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts             6400634                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.332555                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.instsToCommit           185380183                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.writebackCount          185351645                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.producerInst            132279236                       # Number of instructions producing a value (Count)
system.switch_cpus1.consumerInst            228351316                       # Number of instructions consuming a value (Count)
system.switch_cpus1.wbRate                   2.293416                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.wbFanout                 0.579279                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.timesIdled                    501                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                  82274                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.committedInsts          165110767                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps            177642347                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.489484                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.489484                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      2.042969                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 2.042969                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads         266334534                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites        151473252                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads           3608244                       # number of vector regfile reads (Count)
system.switch_cpus1.vecRegfileWrites          2139320                       # number of vector regfile writes (Count)
system.switch_cpus1.ccRegfileReads           61716624                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites          62902356                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        794001609                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites         1664519                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads     42723802                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores      6709305                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads       576980                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores       561491                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       28933658                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     26072756                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      1271934                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     21775002                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits       21769415                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.999743                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed         242333                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect           56                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups         8361                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits         8048                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses          313                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted           65                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts     16601503                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls          234                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      1271463                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples     77748973                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     2.294083                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     3.037091                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0     38719151     49.80%     49.80% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1      7282373      9.37%     59.17% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2      7263211      9.34%     68.51% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3      1524957      1.96%     70.47% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4      5335476      6.86%     77.33% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      2900679      3.73%     81.06% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6       437421      0.56%     81.63% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7       776497      1.00%     82.62% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     13509208     17.38%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total     77748973                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    165831054                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted     178362634                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs           45086790                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads             38842149                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars                120                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          24320902                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions      2631402                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer          154824988                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls       211497                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    117841739     66.07%     66.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult     13403618      7.51%     73.58% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv         4062      0.00%     73.59% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd       444378      0.25%     73.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp       165610      0.09%     73.93% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt       168856      0.09%     74.02% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult       511737      0.29%     74.31% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc       172376      0.10%     74.41% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv       156612      0.09%     74.49% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc       397556      0.22%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt          454      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc         8846      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.72% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead     38842149     21.78%     96.50% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite      6244641      3.50%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total    178362634                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     13509208                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles        39239304                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles      5156086                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles         34375550                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles       666726                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       1299093                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     20924589                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred          504                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts     204397863                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts         1753                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles     41559464                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts             196326151                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           28933658                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     22019796                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles             37872347                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        2599180                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles              3472                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles           69                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles          915                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles          902                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.cacheLines         13849707                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes       693876                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes              62                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples     80736759                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.620308                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.367860                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0        44265680     54.83%     54.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         3988952      4.94%     59.77% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2         2385675      2.95%     62.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3         1014728      1.26%     63.98% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4         5374016      6.66%     70.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5         1932714      2.39%     73.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6         1831183      2.27%     75.30% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         1946538      2.41%     77.71% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8        17997273     22.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total     80736759                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.358005                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               2.429207                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.lsq0.forwLoads             173381                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads        3881651                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation        27675                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores        464662                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads        10651                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache           631                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.readHits         42283617                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses            421                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits         6400635                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses          3729                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.inserts               632                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.prefetchFaults           12                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.permsFaults            11                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readAccesses     42284038                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses      6404364                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.hits             48684252                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses               4150                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses         48688402                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.dtb.walker.walks         4150                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongDescriptor         4150                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           10                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3          622                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.squashedBefore         3501                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::samples          649                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::mean   421.909091                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::stdev  6539.480006                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::0-16383          647     99.69%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::49152-65535            1      0.15%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::147456-163839            1      0.15%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::total          649                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::samples         4101                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::mean 23666.723482                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::gmean 14053.113516                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::stdev 39284.080918                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::0-32767         3450     84.13%     84.13% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::32768-65535          165      4.02%     88.15% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::65536-98303          376      9.17%     97.32% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::98304-131071           37      0.90%     98.22% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::131072-163839            4      0.10%     98.32% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::163840-196607           37      0.90%     99.22% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::196608-229375           10      0.24%     99.46% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::229376-262143            1      0.02%     99.49% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::294912-327679            2      0.05%     99.54% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::327680-360447            4      0.10%     99.63% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::360448-393215            9      0.22%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::393216-425983            6      0.15%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::total         4101                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::samples  22590270263                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::mean     0.170998                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::stdev     0.430263                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::0-1  22579813271     99.95%     99.95% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::2-3      2766036      0.01%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::4-5      2427789      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::6-7      1789242      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::8-9       627627      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::10-11       472290      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::12-13       380016      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::14-15       641004      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::16-17       297843      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::18-19       231777      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::20-21       297297      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::22-23       257985      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::24-25        43407      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::26-27         2730      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::28-29       221949      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::total  22590270263                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pageSizes::4KiB          622     98.42%     98.42% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::1GiB           10      1.58%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::total          632                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Data         4150                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::total         4150                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Data          632                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::total          632                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin::total         4782                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits         13849736                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses            140                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.inserts                65                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.permsFaults             6                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.instAccesses     13849876                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.hits             13849736                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses                140                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses         13849876                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.walker.walks          140                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.walker.walksLongDescriptor          140                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           64                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.squashedBefore           10                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::samples          130                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::mean   995.400000                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::stdev  7796.725452                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::0-8191          128     98.46%     98.46% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::49152-57343            1      0.77%     99.23% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::65536-73727            1      0.77%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::total          130                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::samples           75                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::mean 46970.560000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::gmean 24779.929332                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::stdev 64294.596077                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::0-32767           51     68.00%     68.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::32768-65535            3      4.00%     72.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::65536-98303           12     16.00%     88.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::98304-131071            3      4.00%     92.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::131072-163839            1      1.33%     93.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::163840-196607            1      1.33%     94.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::229376-262143            2      2.67%     97.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::262144-294911            1      1.33%     98.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::294912-327679            1      1.33%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::total           75                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::samples    301733737                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::mean    -1.414832                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::0    728640473    241.48%    241.48% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::1   -426910831   -141.49%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::2         4095      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::total    301733737                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pageSizes::4KiB           64     98.46%     98.46% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::2MiB            1      1.54%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::total           65                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Inst          140                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::total          140                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Inst           65                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::total           65                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin::total          205                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  22063606110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       1299093                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles        40062238                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles        2148779                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles       303714                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles         34095067                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles      2827868                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts     201528294                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        58863                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents        269836                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents       1549716                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents        635720                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands    233900550                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups          360676419                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups       284285992                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups         3667482                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps    207544696                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps        26355844                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing           9287                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing          201                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts          6376165                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads               259203766                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes              392919738                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       165110767                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps         177642347                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                80819033                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded              140514987                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded             320                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued             137848390                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued          5659                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined      7335708                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined      6086733                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved           86                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples     80669948                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      1.708795                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     1.603873                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0         21025961     26.06%     26.06% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1         23042747     28.56%     54.63% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         14207944     17.61%     72.24% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         11938773     14.80%     87.04% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4          5282866      6.55%     93.59% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5          2673612      3.31%     96.90% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6          1581449      1.96%     98.86% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7           747550      0.93%     99.79% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8           169046      0.21%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total     80669948                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu         220058     52.77%     52.77% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult           225      0.05%     52.82% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv            216      0.05%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu             0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt             0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     52.87% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead        175716     42.13%     95.01% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite        20825      4.99%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass            5      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu     92725452     67.27%     67.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2726811      1.98%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv           42      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     69.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd         8107      0.01%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu       171750      0.12%     69.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     69.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     69.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc       162001      0.12%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead     26992398     19.58%     89.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     15061824     10.93%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total    137848390                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                1.705643                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                     417040                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.003025                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads       356056207                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites      147464093                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses    136409248                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads          733220                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites         393918                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses       365885                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses          137898815                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses             366610                       # Number of vector alu accesses (Count)
system.switch_cpus2.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.squashCycles               425871                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.blockCycles                671611                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.unblockCycles                 564                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.dispatchedInsts         140515452                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.dispSquashedInsts          212898                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.dispLoadInsts            27193801                       # Number of dispatched load instructions (Count)
system.switch_cpus2.dispStoreInsts           15599465                       # Number of dispatched store instructions (Count)
system.switch_cpus2.dispNonSpecInsts              220                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iqFullEvents                   17                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.lsqFullEvents                 544                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.memOrderViolationEvents         7016                       # Number of memory order violations (Count)
system.switch_cpus2.predictedTakenIncorrect       268900                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.predictedNotTakenIncorrect       156992                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.branchMispredicts          425892                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.numInsts                137301046                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts             26786524                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts           547227                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                        145                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                  41735630                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              16318196                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts            14949106                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  1.698870                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.instsToCommit           136822606                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.writebackCount          136775133                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.producerInst             88274296                       # Number of instructions producing a value (Count)
system.switch_cpus2.consumerInst            137159022                       # Number of instructions consuming a value (Count)
system.switch_cpus2.wbRate                   1.692363                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.wbFanout                 0.643591                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.timesIdled                   7497                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                 149085                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.committedInsts          132748649                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps            133179599                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.608812                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.608812                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.642542                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.642542                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads         177328234                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites        105395665                       # Number of integer regfile writes (Count)
system.switch_cpus2.vecRegfileReads             32388                       # number of vector regfile reads (Count)
system.switch_cpus2.vecRegfileWrites           349760                       # number of vector regfile writes (Count)
system.switch_cpus2.ccRegfileReads           45812151                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites          46098144                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        714594056                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites             267                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads     27193801                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores     15599465                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads      3562793                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores       258350                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       17094584                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     15012286                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect       435379                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     10137363                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBHits       10061526                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.992519                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed          22253                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect           34                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups          169                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits           49                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses          120                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted           56                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts      7335731                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls          234                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts       419756                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples     79573604                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     1.673667                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.203945                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0     27863842     35.02%     35.02% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1     25719012     32.32%     67.34% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     10413813     13.09%     80.42% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3      3834235      4.82%     85.24% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4      1950467      2.45%     87.69% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      2025593      2.55%     90.24% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      1305787      1.64%     91.88% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7      2321030      2.92%     94.80% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8      4139825      5.20%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total     79573604                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    132748758                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted     133179708                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs           40285635                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads             25482739                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars                120                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          16000546                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions       353698                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer          118925216                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls        18975                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu     89988800     67.57%     67.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2575815      1.93%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv           30      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     69.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd         8090      0.01%     69.51% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.51% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu       160672      0.12%     69.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     69.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     69.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc       160666      0.12%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.75% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead     25482739     19.13%     88.89% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     14802896     11.11%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total    133179708                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples      4139825                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        54257452                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles       707576                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles         25278510                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles          539                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles        425871                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     10004226                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred        15631                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts     143450932                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts        32689                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles     54805064                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts             143640473                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           17094584                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     10083828                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles             25419746                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles         882988                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles              2178                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles           81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles          761                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles          624                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.cacheLines         17625552                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes       322390                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes              47                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples     80669948                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     1.786378                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.014206                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0        55267735     68.51%     68.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         2058471      2.55%     71.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2         3232733      4.01%     75.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3         1749227      2.17%     77.24% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4         1543132      1.91%     79.15% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5         1748629      2.17%     81.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6         1919075      2.38%     83.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         1302275      1.61%     85.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8        11848671     14.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total     80669948                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.211517                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.777310                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.lsq0.forwLoads            2224729                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads        1711062                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses        10853                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation         7016                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores        796569                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads           26                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.readHits         26786526                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses             65                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.writeHits        14949106                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses            52                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.inserts                30                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.prefetchFaults            8                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.permsFaults             3                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.readAccesses     26786591                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses     14949158                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.hits             41735632                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.misses                117                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.accesses         41735749                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.dtb.walker.walks          117                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongDescriptor          117                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3           28                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.squashedBefore           65                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::samples           52                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::mean  1002.750000                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::stdev  5726.425151                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::0-4095           50     96.15%     96.15% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::12288-16383            1      1.92%     98.08% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::36864-40959            1      1.92%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::total           52                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::samples           68                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::mean 112765.058824                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::gmean 69338.248992                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::stdev 78633.731564                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::0-16383           16     23.53%     23.53% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::16384-32767            7     10.29%     33.82% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::32768-49151            1      1.47%     35.29% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::65536-81919            3      4.41%     39.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::98304-114687            6      8.82%     48.53% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::131072-147455            2      2.94%     51.47% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::147456-163839            1      1.47%     52.94% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::163840-180223            1      1.47%     54.41% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::180224-196607           30     44.12%     98.53% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::229376-245759            1      1.47%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::total           68                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::samples   -886113492                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::mean     1.495674                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::0-1   -886473306    100.04%    100.04% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::2-3        69342     -0.01%    100.03% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::4-5        62790     -0.01%    100.03% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::6-7        39312     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::8-9          273     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::10-11          546     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::12-13          273     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::14-15          546     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::16-17          273     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::18-19          546     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::20-21          273     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::22-23          546     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::24-25          273     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::26-27          546     -0.00%    100.02% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::28-29       184275     -0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::total   -886113492                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pageSizes::4KiB           28     93.33%     93.33% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::1GiB            2      6.67%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::total           30                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Data          117                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::total          117                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Data           30                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::total           30                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin::total          147                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.instHits         17625584                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.instMisses             95                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.inserts                59                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.permsFaults            10                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.instAccesses     17625679                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.hits             17625584                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.misses                 95                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.accesses         17625679                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.walker.walks           95                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.walker.walksLongDescriptor           95                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           58                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.squashedBefore           12                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::samples           83                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::mean   624.939759                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::stdev  5693.472166                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::0-4095           82     98.80%     98.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::49152-53247            1      1.20%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::total           83                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::samples           71                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::mean        38220                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::gmean 20547.214084                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::stdev 55752.570004                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::0-32767           53     74.65%     74.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::32768-65535            3      4.23%     78.87% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::65536-98303            9     12.68%     91.55% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::98304-131071            1      1.41%     92.96% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::131072-163839            1      1.41%     94.37% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::163840-196607            1      1.41%     95.77% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::229376-262143            2      2.82%     98.59% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::262144-294911            1      1.41%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::total           71                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::samples    301740016                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::mean    -1.416041                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::0    729029771    241.61%    241.61% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::1   -427297672   -141.61%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::2         2457      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::3         5460      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::total    301740016                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pageSizes::4KiB           58     98.31%     98.31% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::2MiB            1      1.69%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::total           59                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Inst           95                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::total           95                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Inst           59                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::total           59                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin::total          154                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  22063606110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles        425871                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles        54423141                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles         672200                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles        33645                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles         25112788                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles         2303                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts     142565723                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents            30                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents           154                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents           256                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.renamedOperands    157670068                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups          233280598                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups       184928752                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.vecLookups           72568                       # Number of vector rename lookups (Count)
system.switch_cpus2.rename.committedMaps    147963098                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps         9706968                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing           1350                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing          211                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts            10084                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads               215949082                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes              282127268                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       132748649                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps         133179599                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                80819034                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded               29213217                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded             323                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued              32591152                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued           857                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined        11841                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined        10587                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples     80733869                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      0.403686                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     1.051210                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0         64923283     80.42%     80.42% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1          8498552     10.53%     90.94% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2          3087341      3.82%     94.77% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3          1288625      1.60%     96.36% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4          1495800      1.85%     98.22% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5           768513      0.95%     99.17% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6           501964      0.62%     99.79% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7           143834      0.18%     99.97% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8            25957      0.03%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total     80733869                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu             33      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult            17      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv            216      0.01%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd          323      0.02%      0.04% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            0      0.00%      0.04% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult       319550     19.22%     19.26% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc       310083     18.66%     37.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     37.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc       135403      8.15%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu             0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     46.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead        868008     52.22%     98.28% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite        28551      1.72%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass            5      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu       430753      1.32%      1.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult          216      0.00%      1.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv           50      0.00%      1.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd      2801360      8.60%      9.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%      9.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt            0      0.00%      9.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult      1941414      5.96%     15.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc      3348386     10.27%     26.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     26.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc       141323      0.43%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     26.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead     16107025     49.42%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite      7820620     24.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total     32591152                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                0.403261                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                    1662184                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.051001                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads        84436957                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites        1809247                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses      1796031                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads        63142257                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites       27416390                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses     27412495                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses            1871563                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses           32381768                       # Number of vector alu accesses (Count)
system.switch_cpus3.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.squashCycles                  840                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.blockCycles                  6303                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.unblockCycles            44274047                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.dispatchedInsts          29213693                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.dispSquashedInsts             173                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.dispLoadInsts            13003867                       # Number of dispatched load instructions (Count)
system.switch_cpus3.dispStoreInsts            7544596                       # Number of dispatched store instructions (Count)
system.switch_cpus3.dispNonSpecInsts              224                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iqFullEvents                  572                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.lsqFullEvents            44232101                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.memOrderViolationEvents          257                       # Number of memory order violations (Count)
system.switch_cpus3.predictedTakenIncorrect           75                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.predictedNotTakenIncorrect          487                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.branchMispredicts             562                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.numInsts                 29422493                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts             13215576                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts              565                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                        153                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                  20759256                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches                 30617                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts             7543680                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  0.364054                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.instsToCommit            29208611                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.writebackCount           29208526                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.producerInst             18684545                       # Number of instructions producing a value (Count)
system.switch_cpus3.consumerInst             20654374                       # Number of instructions consuming a value (Count)
system.switch_cpus3.wbRate                   0.361407                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.wbFanout                 0.904629                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.timesIdled                    850                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                  85165                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.committedInsts           28974200                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps             29201633                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      2.789345                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 2.789345                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      0.358507                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 0.358507                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads          31112491                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites          1627521                       # Number of integer regfile writes (Count)
system.switch_cpus3.vecRegfileReads          27314436                       # number of vector regfile reads (Count)
system.switch_cpus3.vecRegfileWrites         20009837                       # number of vector regfile writes (Count)
system.switch_cpus3.ccRegfileReads              41286                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites             41346                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads        514417814                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites         8109456                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads     13003867                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores      7544596                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads        29022                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores         1403                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups          32996                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted        16188                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect          860                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups        10007                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBHits           9063                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.905666                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed           1934                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect           18                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups         6304                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits         6192                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses          112                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted           65                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts        11860                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls          261                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts          529                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples     80731900                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     0.361713                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     1.424094                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0     73728523     91.33%     91.33% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1      1651793      2.05%     93.37% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2      1160088      1.44%     94.81% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3       711258      0.88%     95.69% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4       518408      0.64%     96.33% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5       483431      0.60%     96.93% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6       464386      0.58%     97.51% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7       293205      0.36%     97.87% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8      1720808      2.13%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total     80731900                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted     28974312                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted      29201745                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs           20542420                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads             12999531                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars                132                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches             29996                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions     27411370                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer           20949399                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls         1230                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu       427091      1.46%      1.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult          183      0.00%      1.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv           40      0.00%      1.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd      2801312      9.59%     11.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     11.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     11.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult      1941263      6.65%     17.70% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc      3348145     11.47%     29.17% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     29.17% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc       141291      0.48%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     29.65% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead     12999531     44.52%     74.17% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite      7542889     25.83%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total     29201745                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples      1720808                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles         2253191                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles     74808918                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles          2200695                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles      1470225                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles           840                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved         9097                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred          333                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts      29219931                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts         1327                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles      5566168                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts              29004916                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches              32996                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches        17189                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles             75158724                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles           2342                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles              3335                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles         2534                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles         1191                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          746                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.cacheLines          1827019                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes          739                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes              22                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples     80733869                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     0.362119                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     1.652711                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0        76982746     95.35%     95.35% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1            7558      0.01%     95.36% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2           14784      0.02%     95.38% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3            7502      0.01%     95.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4          141493      0.18%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5            1431      0.00%     95.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6           11982      0.01%     95.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7             382      0.00%     95.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8         3565991      4.42%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total     80733869                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.000408                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               0.358887                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.lsq0.forwLoads             116835                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads           4303                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation          257                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores          1690                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads           49                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache         37344                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.readHits         13002549                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses        2891212                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.writeHits         7543707                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses        276886                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.inserts           1496904                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.prefetchFaults           12                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.permsFaults            32                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.readAccesses     15893761                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses      7820593                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.hits             20546256                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.misses            3168098                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.accesses         23714354                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.dtb.walker.walks      3168098                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongDescriptor      3168094                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           12                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3      1496892                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.squashedBefore      1671178                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::samples      1496920                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::mean 94709.553126                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::stdev 47038.072072                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::0-131071      1153394     77.05%     77.05% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::131072-262143       343094     22.92%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::262144-393215          105      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::393216-524287           85      0.01%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::524288-655359           90      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::655360-786431           67      0.00%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::786432-917503           32      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::917504-1.04858e+06           23      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.04858e+06-1.17965e+06           11      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.17965e+06-1.31072e+06           11      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.31072e+06-1.44179e+06            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.44179e+06-1.57286e+06            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::1.57286e+06-1.70394e+06            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::total      1496920                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::samples      3167309                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::mean 110485.521309                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::gmean 94979.206916                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::stdev 43306.489419                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::0-131071      1972177     62.27%     62.27% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::131072-262143      1194339     37.71%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::262144-393215          192      0.01%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::393216-524287          116      0.00%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::524288-655359          123      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::655360-786431          141      0.00%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::786432-917503           91      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::917504-1.04858e+06           56      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.04858e+06-1.17965e+06           34      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.17965e+06-1.31072e+06           17      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.31072e+06-1.44179e+06           17      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.44179e+06-1.57286e+06            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.57286e+06-1.70394e+06            3      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::1.70394e+06-1.83501e+06            2      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::total      3167309                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::samples  22788125921                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::mean    15.128429                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::stdev    10.021371                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::0-1   3202536170     14.05%     14.05% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::2-3   2443502061     10.72%     24.78% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::4-5   1652655732      7.25%     32.03% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::6-7    727766949      3.19%     35.22% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::8-9    504454860      2.21%     37.44% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::10-11    241963449      1.06%     38.50% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::12-13    199463082      0.88%     39.37% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::14-15    385706685      1.69%     41.07% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::16-17    441083370      1.94%     43.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::18-19   1099400211      4.82%     47.83% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::20-21   1464031296      6.42%     54.25% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::22-23   3169986183     13.91%     68.16% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::24-25   5051549685     22.17%     90.33% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::26-27   2203462443      9.67%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::28-29       556374      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::30-31         7371      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::total  22788125921                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pageSizes::4KiB      1496892    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::1GiB           12      0.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::total      1496904                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Data      3168094                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::total      3168094                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Data      1496904                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::total      1496904                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin::total      4664998                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.instHits          1827045                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.instMisses             82                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.inserts                64                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.permsFaults             6                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.instAccesses      1827127                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.hits              1827045                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.misses                 82                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.accesses          1827127                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.walker.walks           82                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.walker.walksLongDescriptor           82                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           63                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.squashedBefore           10                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::samples           72                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::mean   750.750000                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::stdev  6114.731364                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::0-4095           71     98.61%     98.61% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::49152-53247            1      1.39%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::total           72                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::samples           74                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::mean 41009.027027                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::gmean 23080.780489                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::stdev 54942.425126                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::0-32767           52     70.27%     70.27% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::32768-65535            6      8.11%     78.38% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::65536-98303            9     12.16%     90.54% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::98304-131071            2      2.70%     93.24% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::131072-163839            1      1.35%     94.59% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::163840-196607            1      1.35%     95.95% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::229376-262143            2      2.70%     98.65% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::262144-294911            1      1.35%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::total           74                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::samples   -588027539                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::mean     2.240776                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::gmean          inf                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::0    729610169   -124.08%   -124.08% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::1  -1317637708    224.08%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::total   -588027539                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pageSizes::4KiB           63     98.44%     98.44% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::2MiB            1      1.56%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::total           64                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Inst           82                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::total           82                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Inst           64                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::total           64                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin::total          146                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  22063606110                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles           840                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles         2848780                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles       44796444                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles        49577                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles          3014793                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles     30023435                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts      29215698                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.IQFullEvents        891212                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents      28614768                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents       1032090                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.renamedOperands     29794715                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups          114676628                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups        24651837                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.vecLookups        27039002                       # Number of vector rename lookups (Count)
system.switch_cpus3.rename.committedMaps     29781552                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps           13098                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing           1483                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing          214                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts         10633800                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads               108224560                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes               58429277                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts        28974200                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps          29201633                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol3bus.transDist::ReadReq                  79                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp             219558                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                 52                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp                52                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        18789                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict           127153                       # Transaction distribution (Count)
system.tol3bus.transDist::HardPFReq            128483                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               55                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq              4                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp              59                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq              7541                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp             7541                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        219479                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq          4635                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp         4614                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port        52896                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port        63766                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port         2517                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port       486615                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                 605794                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      1388894                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port      2057480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port        77448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port     12183048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                15706870                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          132306                       # Total snoops (Count)
system.tol3bus.snoopTraffic                     25664                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            365268                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.026649                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.231388                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  359077     98.31%     98.31% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    4137      1.13%     99.44% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                     574      0.16%     99.59% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                    1471      0.40%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                       9      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              365268                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 7590520518399                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          114106854                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          18864295                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          25603761                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy           1120611                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy         142093586                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoopLayer0.occupancy             5446                       # Layer occupancy (ticks) (Tick)
system.tol3bus.snoopLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        375850                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       142499                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests         3029                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            3506                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         3487                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops           19                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
