@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Found inferred clock TOP|clk which controls 8 sequential elements including NCO1.stevec[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-receiver/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":24:4:24:9|Found inferred clock nco|un13_clk_internal_inferred_clock which controls 1 sequential elements including NCO1.clk_frac. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
