TRACE::2023-05-12.00:40:15::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:15::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:15::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:15::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:15::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-12.00:40:17::SCWPlatform::Opened new HwDB with name vhes_top_0
TRACE::2023-05-12.00:40:17::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2023-05-12.00:40:17::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top"
		}]
}
TRACE::2023-05-12.00:40:17::SCWPlatform::Boot application domains not present, creating them
TRACE::2023-05-12.00:40:17::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-12.00:40:17::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-05-12.00:40:17::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-05-12.00:40:17::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:17::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:17::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:17::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:17::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:17::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:17::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:17::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:17::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:17::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:17::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:17::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:17::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2023-05-12.00:40:17::SCWPlatform::Generating the sources  .
TRACE::2023-05-12.00:40:17::SCWBDomain::Generating boot domain sources.
TRACE::2023-05-12.00:40:17::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2023-05-12.00:40:17::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:17::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:17::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:17::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:17::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:17::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:17::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-12.00:40:17::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:17::SCWMssOS::mss does not exists at E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:17::SCWMssOS::Creating sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:17::SCWMssOS::Adding the swdes entry, created swdb E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:17::SCWMssOS::updating the scw layer changes to swdes at   E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:17::SCWMssOS::Writing mss at E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:17::SCWMssOS::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-05-12.00:40:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-05-12.00:40:17::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-05-12.00:40:17::SCWBDomain::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-05-12.00:40:24::SCWPlatform::Generating sources Done.
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-12.00:40:24::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-05-12.00:40:24::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.00:40:24::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:24::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:24::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:24::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:24::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-12.00:40:24::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:24::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:24::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:24::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:24::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:24::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-12.00:40:24::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-05-12.00:40:24::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:24::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::mss does not exists at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Creating sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Adding the swdes entry, created swdb E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::updating the scw layer changes to swdes at   E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Writing mss at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:24::SCWMssOS::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2023-05-12.00:40:24::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2023-05-12.00:40:24::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2023-05-12.00:40:24::SCWMssOS::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2023-05-12.00:40:24::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2023-05-12.00:40:25::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:25::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.00:40:25::SCWMssOS::Writing the mss file completed E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.10",
					"mssFile":	"",
					"md5Digest":	"7889e9f6076a4e24642e0b0129894147",
					"compatibleApp":	"freertos_lwip_tcp_perf_client",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-12.00:40:25::SCWPlatform::Started generating the artifacts platform vhes_top
TRACE::2023-05-12.00:40:25::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-12.00:40:25::SCWPlatform::Started generating the artifacts for system configuration vhes_top
LOG::2023-05-12.00:40:25::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-05-12.00:40:25::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-05-12.00:40:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-05-12.00:40:25::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-05-12.00:40:25::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2023-05-12.00:40:25::SCWSystem::Not a boot domain 
LOG::2023-05-12.00:40:25::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2023-05-12.00:40:25::SCWDomain::Generating domain artifcats
TRACE::2023-05-12.00:40:25::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-12.00:40:25::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Project/vhes/vhes/vhes.vitis/vhes_top/export/vhes_top/sw/vhes_top/qemu/
TRACE::2023-05-12.00:40:25::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Project/vhes/vhes/vhes.vitis/vhes_top/export/vhes_top/sw/vhes_top/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2023-05-12.00:40:25::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2023-05-12.00:40:25::SCWMssOS::Mss edits present, copying mssfile into export location E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-12.00:40:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-12.00:40:25::SCWDomain::Skipping the build for domain :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2023-05-12.00:40:25::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-12.00:40:25::SCWMssOS::Copying to export directory.
TRACE::2023-05-12.00:40:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-12.00:40:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-05-12.00:40:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-05-12.00:40:25::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2023-05-12.00:40:25::SCWSystem::Completed Processing the sysconfig vhes_top
LOG::2023-05-12.00:40:25::SCWPlatform::Completed generating the artifacts for system configuration vhes_top
TRACE::2023-05-12.00:40:25::SCWPlatform::Started preparing the platform 
TRACE::2023-05-12.00:40:25::SCWSystem::Writing the bif file for system config vhes_top
TRACE::2023-05-12.00:40:25::SCWSystem::dir created 
TRACE::2023-05-12.00:40:25::SCWSystem::Writing the bif 
TRACE::2023-05-12.00:40:25::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-12.00:40:25::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-12.00:40:25::SCWPlatform::Completed generating the platform
TRACE::2023-05-12.00:40:25::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:25::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.10",
					"mssFile":	"",
					"md5Digest":	"7889e9f6076a4e24642e0b0129894147",
					"compatibleApp":	"freertos_lwip_tcp_perf_client",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-12.00:40:25::SCWPlatform::updated the xpfm file.
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:25::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.10",
					"mssFile":	"",
					"md5Digest":	"7889e9f6076a4e24642e0b0129894147",
					"compatibleApp":	"freertos_lwip_tcp_perf_client",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:25::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:25::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:25::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:25::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:25::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:25::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:25::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:25::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.10",
					"mssFile":	"",
					"md5Digest":	"7889e9f6076a4e24642e0b0129894147",
					"compatibleApp":	"freertos_lwip_tcp_perf_client",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2023-05-12.00:40:26::SCWPlatform::Started generating the artifacts platform vhes_top
TRACE::2023-05-12.00:40:26::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-12.00:40:26::SCWPlatform::Started generating the artifacts for system configuration vhes_top
LOG::2023-05-12.00:40:26::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2023-05-12.00:40:26::SCWDomain::Generating domain artifcats
TRACE::2023-05-12.00:40:26::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-12.00:40:26::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Project/vhes/vhes/vhes.vitis/vhes_top/export/vhes_top/sw/vhes_top/qemu/
TRACE::2023-05-12.00:40:26::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Project/vhes/vhes/vhes.vitis/vhes_top/export/vhes_top/sw/vhes_top/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2023-05-12.00:40:26::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:26::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:26::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:26::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2023-05-12.00:40:26::SCWMssOS::Mss edits present, copying mssfile into export location E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-12.00:40:26::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-12.00:40:26::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2023-05-12.00:40:26::SCWMssOS::skipping the bsp build ... 
TRACE::2023-05-12.00:40:26::SCWMssOS::Copying to export directory.
TRACE::2023-05-12.00:40:26::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-12.00:40:26::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2023-05-12.00:40:26::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2023-05-12.00:40:26::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2023-05-12.00:40:26::SCWSystem::Completed Processing the sysconfig vhes_top
LOG::2023-05-12.00:40:26::SCWPlatform::Completed generating the artifacts for system configuration vhes_top
TRACE::2023-05-12.00:40:26::SCWPlatform::Started preparing the platform 
TRACE::2023-05-12.00:40:26::SCWSystem::Writing the bif file for system config vhes_top
TRACE::2023-05-12.00:40:26::SCWSystem::dir created 
TRACE::2023-05-12.00:40:26::SCWSystem::Writing the bif 
TRACE::2023-05-12.00:40:26::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-12.00:40:26::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-12.00:40:26::SCWPlatform::Completed generating the platform
TRACE::2023-05-12.00:40:26::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:26::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:26::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:40:26::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:40:26::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:26::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:26::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:26::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:26::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:26::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:26::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:26::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:26::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:26::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:26::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:26::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:26::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:26::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:26::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:26::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:40:26::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:40:26::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:40:26::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:40:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:40:26::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:40:26::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:40:26::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.10",
					"mssFile":	"",
					"md5Digest":	"7889e9f6076a4e24642e0b0129894147",
					"compatibleApp":	"freertos_lwip_tcp_perf_client",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-12.00:40:26::SCWPlatform::updated the xpfm file.
LOG::2023-05-12.00:42:14::SCWPlatform::Started generating the artifacts platform vhes_top
TRACE::2023-05-12.00:42:14::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-12.00:42:14::SCWPlatform::Started generating the artifacts for system configuration vhes_top
LOG::2023-05-12.00:42:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-05-12.00:42:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-05-12.00:42:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-05-12.00:42:14::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2023-05-12.00:42:14::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:14::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:14::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:14::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:14::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:14::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:14::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:14::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:14::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:14::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:14::SCWBDomain::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp
TRACE::2023-05-12.00:42:14::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-12.00:42:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-05-12.00:42:14::SCWBDomain::System Command Ran  E:&  cd  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2023-05-12.00:42:14::SCWBDomain::make: Entering directory 'E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-05-12.00:42:14::SCWBDomain::make --no-print-directory seq_libs

TRACE::2023-05-12.00:42:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_13/src"

TRACE::2023-05-12.00:42:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:14::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:14::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-05-12.00:42:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-05-12.00:42:14::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-05-12.00:42:14::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-05-12.00:42:15::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-05-12.00:42:15::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:15::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:15::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:15::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:15::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:15::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:15::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-05-12.00:42:15::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-05-12.00:42:15::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:15::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:15::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2023-05-12.00:42:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-05-12.00:42:15::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-05-12.00:42:15::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-05-12.00:42:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-05-12.00:42:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2023-05-12.00:42:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-05-12.00:42:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-05-12.00:42:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:16::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2023-05-12.00:42:17::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_13/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:17::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-05-12.00:42:17::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-05-12.00:42:17::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-05-12.00:42:17::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-05-12.00:42:17::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:17::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:17::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:17::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-05-12.00:42:17::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-05-12.00:42:17::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-05-12.00:42:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-05-12.00:42:17::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:17::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_13/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-05-12.00:42:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-05-12.00:42:17::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-05-12.00:42:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-05-12.00:42:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-05-12.00:42:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-05-12.00:42:17::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-05-12.00:42:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-05-12.00:42:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-05-12.00:42:17::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-05-12.00:42:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-05-12.00:42:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-05-12.00:42:18::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-05-12.00:42:18::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2023-05-12.00:42:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-05-12.00:42:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-05-12.00:42:18::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-05-12.00:42:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2023-05-12.00:42:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-05-12.00:42:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:19::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:19::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:19::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-05-12.00:42:19::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:19::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:19::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_6/src"

TRACE::2023-05-12.00:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:20::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:20::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-05-12.00:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-05-12.00:42:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-05-12.00:42:20::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-05-12.00:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:20::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:20::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_6/src"

TRACE::2023-05-12.00:42:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:20::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:20::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:22::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2023-05-12.00:42:22::SCWBDomain::make --no-print-directory archive

TRACE::2023-05-12.00:42:22::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2023-05-12.00:42:22::SCWBDomain::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/l
TRACE::2023-05-12.00:42:22::SCWBDomain::ib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugic_int
TRACE::2023-05-12.00:42:22::SCWBDomain::r.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xscuti
TRACE::2023-05-12.00:42:22::SCWBDomain::mer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/inbyte.
TRACE::2023-05-12.00:42:22::SCWBDomain::o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0
TRACE::2023-05-12.00:42:22::SCWBDomain::/lib/cpputest_time.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/lib/xu
TRACE::2023-05-12.00:42:22::SCWBDomain::artps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xgpiop
TRACE::2023-05-12.00:42:22::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cor
TRACE::2023-05-12.00:42:22::SCWBDomain::texa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/write.o p
TRACE::2023-05-12.00:42:22::SCWBDomain::s7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscutimer_si
TRACE::2023-05-12.00:42:22::SCWBDomain::nit.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/xil_testmem.o ps
TRACE::2023-05-12.00:42:22::SCWBDomain::7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/unlink.o ps7_c
TRACE::2023-05-12.00:42:22::SCWBDomain::ortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscutimer.o ps7_cort
TRACE::2023-05-12.00:42:22::SCWBDomain::exa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_corte
TRACE::2023-05-12.00:42:22::SCWBDomain::xa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cort
TRACE::2023-05-12.00:42:22::SCWBDomain::exa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xl2cc_counter.o ps
TRACE::2023-05-12.00:42:22::SCWBDomain::7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xuartps_intr
TRACE::2023-05-12.00:42:22::SCWBDomain::.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xemacps_hw.o 
TRACE::2023-05-12.00:42:22::SCWBDomain::ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xdevcfg_selftest.
TRACE::2023-05-12.00:42:22::SCWBDomain::o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xscuwdt_sinit
TRACE::2023-05-12.00:42:22::SCWBDomain::.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/fstat.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/
TRACE::2023-05-12.00:42:22::SCWBDomain::lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/l
TRACE::2023-05-12.00:42:22::SCWBDomain::ib/vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cort
TRACE::2023-05-12.00:42:22::SCWBDomain::exa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_
TRACE::2023-05-12.00:42:22::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o p
TRACE::2023-05-12.00:42:22::SCWBDomain::s7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/fcntl.o p
TRACE::2023-05-12.00:42:22::SCWBDomain::s7_cortexa9_0/lib/xdevcfg.o

TRACE::2023-05-12.00:42:22::SCWBDomain::'Finished building libraries'

TRACE::2023-05-12.00:42:22::SCWBDomain::make: Leaving directory 'E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2023-05-12.00:42:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2023-05-12.00:42:23::SCWBDomain::exa9_0/include -I.

TRACE::2023-05-12.00:42:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-05-12.00:42:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-05-12.00:42:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-05-12.00:42:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-05-12.00:42:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2023-05-12.00:42:23::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-05-12.00:42:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-05-12.00:42:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-05-12.00:42:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2023-05-12.00:42:23::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-05-12.00:42:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-05-12.00:42:23::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-05-12.00:42:23::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2023-05-12.00:42:23::SCWBDomain::rtexa9_0/include -I.

TRACE::2023-05-12.00:42:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-05-12.00:42:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-05-12.00:42:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2023-05-12.00:42:24::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2023-05-12.00:42:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2023-05-12.00:42:24::SCWBDomain::cortexa9_0/include -I.

TRACE::2023-05-12.00:42:24::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2023-05-12.00:42:24::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2023-05-12.00:42:24::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2023-05-12.00:42:24::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2023-05-12.00:42:24::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2023-05-12.00:42:24::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                -Wl,--gc-sections -Lzynq_fsbl_bsp/ps7_
TRACE::2023-05-12.00:42:24::SCWBDomain::cortexa9_0/lib -L./ -Tlscript.ld

LOG::2023-05-12.00:42:24::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2023-05-12.00:42:24::SCWSystem::Not a boot domain 
LOG::2023-05-12.00:42:24::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2023-05-12.00:42:24::SCWDomain::Generating domain artifcats
TRACE::2023-05-12.00:42:24::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-12.00:42:24::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Project/vhes/vhes/vhes.vitis/vhes_top/export/vhes_top/sw/vhes_top/qemu/
TRACE::2023-05-12.00:42:24::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Project/vhes/vhes/vhes.vitis/vhes_top/export/vhes_top/sw/vhes_top/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2023-05-12.00:42:24::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-12.00:42:24::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:24::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:24::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:24::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:24::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:24::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:24::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:24::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:24::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:24::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:24::SCWMssOS::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2023-05-12.00:42:24::SCWMssOS::Mss edits present, copying mssfile into export location E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-12.00:42:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-12.00:42:24::SCWDomain::Building the domain as part of full build :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2023-05-12.00:42:24::SCWMssOS::doing bsp build ... 
TRACE::2023-05-12.00:42:24::SCWMssOS::System Command Ran  E: & cd  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2023-05-12.00:42:24::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-12.00:42:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_13/src"

TRACE::2023-05-12.00:42:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:24::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:24::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-05-12.00:42:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-05-12.00:42:24::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-05-12.00:42:24::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:24::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-05-12.00:42:24::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-05-12.00:42:24::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-05-12.00:42:24::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-05-12.00:42:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-05-12.00:42:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:25::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:25::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-05-12.00:42:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:25::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:25::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2023-05-12.00:42:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:25::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:25::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:25::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_10/src"

TRACE::2023-05-12.00:42:25::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2023-05-12.00:42:25::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2023-05-12.00:42:25::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:25::SCWMssOS::"includes"

TRACE::2023-05-12.00:42:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-05-12.00:42:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:26::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2023-05-12.00:42:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:26::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:26::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:26::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2023-05-12.00:42:26::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:26::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:26::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-05-12.00:42:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-05-12.00:42:27::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-05-12.00:42:27::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-05-12.00:42:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:27::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-05-12.00:42:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:27::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:27::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:27::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-05-12.00:42:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:27::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:27::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:27::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2023-05-12.00:42:27::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-05-12.00:42:27::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-05-12.00:42:27::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:27::SCWMssOS::"Compiling lwip src and adapter files"

TRACE::2023-05-12.00:42:36::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2023-05-12.00:42:36::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_13/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-05-12.00:42:36::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-05-12.00:42:36::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-05-12.00:42:36::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-05-12.00:42:36::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:36::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:36::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_10/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2023-05-12.00:42:36::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2023-05-12.00:42:36::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::"includes"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-05-12.00:42:36::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-05-12.00:42:36::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.00:42:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.00:42:36::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:36::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-05-12.00:42:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.00:42:36::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.00:42:36::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_13/src"

TRACE::2023-05-12.00:42:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-05-12.00:42:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-05-12.00:42:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-05-12.00:42:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2023-05-12.00:42:37::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2023-05-12.00:42:37::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-05-12.00:42:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2023-05-12.00:42:37::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2023-05-12.00:42:37::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-05-12.00:42:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-05-12.00:42:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-05-12.00:42:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-05-12.00:42:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:37::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:37::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-05-12.00:42:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2023-05-12.00:42:37::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2023-05-12.00:42:37::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2023-05-12.00:42:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-05-12.00:42:37::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-05-12.00:42:37::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:37::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_10/src"

TRACE::2023-05-12.00:42:37::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-05-12.00:42:37::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-05-12.00:42:37::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-05-12.00:42:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:38::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:38::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2023-05-12.00:42:38::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:38::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:38::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-05-12.00:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.00:42:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.00:42:39::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-05-12.00:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:39::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:39::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:39::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-05-12.00:42:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-05-12.00:42:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-05-12.00:42:39::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-05-12.00:42:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2023-05-12.00:42:40::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2023-05-12.00:42:40::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.00:42:42::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2023-05-12.00:42:43::SCWMssOS::make --no-print-directory archive

TRACE::2023-05-12.00:42:43::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/kill.o ps7_cortexa9_0/
TRACE::2023-05-12.00:42:43::SCWMssOS::lib/xscuwdt_g.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/li
TRACE::2023-05-12.00:42:43::SCWMssOS::b/xil_testio.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xscugi
TRACE::2023-05-12.00:42:43::SCWMssOS::c_intr.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xuartps_sinit.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/x
TRACE::2023-05-12.00:42:43::SCWMssOS::scutimer_g.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/in
TRACE::2023-05-12.00:42:43::SCWMssOS::byte.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_corte
TRACE::2023-05-12.00:42:43::SCWMssOS::xa9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/close.o ps7_cortexa9_0/l
TRACE::2023-05-12.00:42:43::SCWMssOS::ib/xuartps_g.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/x
TRACE::2023-05-12.00:42:43::SCWMssOS::gpiops_sinit.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps
TRACE::2023-05-12.00:42:43::SCWMssOS::7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/writ
TRACE::2023-05-12.00:42:43::SCWMssOS::e.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/xscugic_g.o 
TRACE::2023-05-12.00:42:43::SCWMssOS::ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/usleep.o ps7_cor
TRACE::2023-05-12.00:42:43::SCWMssOS::texa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/xil_printf.o ps7_c
TRACE::2023-05-12.00:42:43::SCWMssOS::ortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cort
TRACE::2023-05-12.00:42:43::SCWMssOS::exa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/open.o ps7_
TRACE::2023-05-12.00:42:43::SCWMssOS::cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib/read.o ps7_co
TRACE::2023-05-12.00:42:43::SCWMssOS::rtexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xtime_l.o ps7
TRACE::2023-05-12.00:42:43::SCWMssOS::_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_g
TRACE::2023-05-12.00:42:43::SCWMssOS::.o ps7_cortexa9_0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/xil_testcache.
TRACE::2023-05-12.00:42:43::SCWMssOS::o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xscuwdt.o ps
TRACE::2023-05-12.00:42:43::SCWMssOS::7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/xemacps_sinit.
TRACE::2023-05-12.00:42:43::SCWMssOS::o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/fstat.o ps7_cort
TRACE::2023-05-12.00:42:43::SCWMssOS::exa9_0/lib/errno.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/_sbrk.o ps7_cortexa9_0/lib/
TRACE::2023-05-12.00:42:43::SCWMssOS::vectors.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cor
TRACE::2023-05-12.00:42:43::SCWMssOS::texa9_0/lib/putnum.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7
TRACE::2023-05-12.00:42:43::SCWMssOS::_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xaxidma_bdring.o ps7_c
TRACE::2023-05-12.00:42:43::SCWMssOS::ortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/xdevcfg.o

TRACE::2023-05-12.00:42:43::SCWMssOS::'Finished building libraries'

TRACE::2023-05-12.00:42:43::SCWMssOS::Copying to export directory.
TRACE::2023-05-12.00:42:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2023-05-12.00:42:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2023-05-12.00:42:43::SCWSystem::Completed Processing the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2023-05-12.00:42:43::SCWSystem::Completed Processing the sysconfig vhes_top
LOG::2023-05-12.00:42:43::SCWPlatform::Completed generating the artifacts for system configuration vhes_top
TRACE::2023-05-12.00:42:43::SCWPlatform::Started preparing the platform 
TRACE::2023-05-12.00:42:43::SCWSystem::Writing the bif file for system config vhes_top
TRACE::2023-05-12.00:42:43::SCWSystem::dir created 
TRACE::2023-05-12.00:42:43::SCWSystem::Writing the bif 
TRACE::2023-05-12.00:42:43::SCWPlatform::Started writing the spfm file 
TRACE::2023-05-12.00:42:43::SCWPlatform::Started writing the xpfm file 
TRACE::2023-05-12.00:42:43::SCWPlatform::Completed generating the platform
TRACE::2023-05-12.00:42:43::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:42:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:42:43::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:42:43::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:42:43::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:42:43::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:43::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:43::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:43::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:43::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:43::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:43::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:43::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:43::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:43::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:43::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:43::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:43::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:43::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:43::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:43::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:43::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:43::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:43::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.10",
					"mssFile":	"",
					"md5Digest":	"7889e9f6076a4e24642e0b0129894147",
					"compatibleApp":	"freertos_lwip_tcp_perf_client",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"libsContainingOptions":	["freertos10_xilinx"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2023-05-12.00:42:43::SCWPlatform::updated the xpfm file.
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:42:43::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:42:43::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:42:43::SCWPlatform::Trying to set the existing hwdb with name vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Opened existing hwdb vhes_top_0
TRACE::2023-05-12.00:42:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:42:43::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:42:43::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:42:43::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:02::SCWPlatform::Clearing the existing platform
TRACE::2023-05-12.00:47:02::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-12.00:47:02::SCWBDomain::clearing the fsbl build
TRACE::2023-05-12.00:47:02::SCWMssOS::Removing the swdes entry for  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:02::SCWMssOS::Removing the swdes entry for  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:02::SCWSystem::Clearing the domains completed.
TRACE::2023-05-12.00:47:02::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-12.00:47:02::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:02::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:02::SCWPlatform:: Platform location is E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:02::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:02::SCWPlatform::Removing the HwDB with name E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:03::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:03::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:03::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:03::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:03::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:03::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:03::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened new HwDB with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWReader::Active system found as  vhes_top
TRACE::2023-05-12.00:47:05::SCWReader::Handling sysconfig vhes_top
TRACE::2023-05-12.00:47:05::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-12.00:47:05::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-05-12.00:47:05::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-12.00:47:05::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-05-12.00:47:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.00:47:05::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:05::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:05::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-05-12.00:47:05::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:47:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:47:05::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:47:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-12.00:47:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:05::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWReader::No isolation master present  
TRACE::2023-05-12.00:47:05::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-12.00:47:05::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-05-12.00:47:05::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:05::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.00:47:05::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.00:47:05::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:05::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:05::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:05::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:47:05::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:47:05::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:47:05::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-12.00:47:05::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:05::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:05::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:05::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:05::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:05::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:05::SCWReader::No isolation master present  
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:10::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:10::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:10::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::In reload Mss file.
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:10::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:10::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:10::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.00:47:10::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.00:47:10::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:10::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:10::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:10::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:10::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:10::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:10::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:10::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:10::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:10::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:47:10::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:47:10::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:10::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:10::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:10::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:10::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:10::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:10::SCWMssOS::Removing the swdes entry for  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:11::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:11::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:11::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:11::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:11::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:11::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:11::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:11::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:11::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:11::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:11::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:11::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:11::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:11::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.00:47:11::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.00:47:11::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:31::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:31::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:31::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:31::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:31::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:31::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:31::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:31::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:31::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:31::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:31::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:31::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:31::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:31::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:31::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:47:31::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:47:31::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:47:31::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:47:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:47:31::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:47:31::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:47:31::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::In reload Mss file.
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:48:02::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:48:02::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:48:02::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.00:48:02::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.00:48:02::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:48:02::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:48:02::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:48:02::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:48:02::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:48:02::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:48:02::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:48:02::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:48:02::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:48:02::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.00:48:02::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.00:48:02::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.00:48:02::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.00:48:02::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.00:48:02::SCWPlatform::Trying to set the existing hwdb with name vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Opened existing hwdb vhes_top_2
TRACE::2023-05-12.00:48:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.00:48:02::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.00:48:02::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.00:48:02::SCWMssOS::Removing the swdes entry for  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:29:56::SCWPlatform::Clearing the existing platform
TRACE::2023-05-12.01:29:56::SCWSystem::Clearing the existing sysconfig
TRACE::2023-05-12.01:29:56::SCWBDomain::clearing the fsbl build
TRACE::2023-05-12.01:29:56::SCWMssOS::Removing the swdes entry for  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:29:56::SCWSystem::Clearing the domains completed.
TRACE::2023-05-12.01:29:56::SCWPlatform::Clearing the opened hw db.
TRACE::2023-05-12.01:29:56::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:29:56::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:29:56::SCWPlatform:: Platform location is E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:29:56::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:29:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:29:56::SCWPlatform::Removing the HwDB with name E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:29:56::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:29:56::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:29:56::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:29:56::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:29:56::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:29:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:29:56::SCWPlatform::Do not have an existing db opened. 
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened new HwDB with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWReader::Active system found as  vhes_top
TRACE::2023-05-12.01:30:00::SCWReader::Handling sysconfig vhes_top
TRACE::2023-05-12.01:30:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-12.01:30:00::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-05-12.01:30:00::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  
TRACE::2023-05-12.01:30:00::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2023-05-12.01:30:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.01:30:00::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2023-05-12.01:30:00::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.01:30:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.01:30:00::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.01:30:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-12.01:30:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWReader::No isolation master present  
TRACE::2023-05-12.01:30:00::SCWDomain::checking for install qemu data   : 
TRACE::2023-05-12.01:30:00::SCWDomain:: Using the QEMU Data from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2023-05-12.01:30:00::SCWDomain:: Using the QEMU args  from install at  : D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.01:30:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.01:30:00::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.01:30:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.01:30:00::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.01:30:00::SCWReader::Adding prebuilt librarypaths as   
TRACE::2023-05-12.01:30:00::SCWReader::Adding prebuilt incpaths  as   
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWReader::No isolation master present  
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::In reload Mss file.
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.01:30:00::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.01:30:00::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.01:30:00::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.01:30:00::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:00::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:00::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:00::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:00::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:00::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:00::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:00::SCWMssOS::Removing the swdes entry for  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:01::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:01::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:01::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:01::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:30:01::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:30:01::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:30:01::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:30:01::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:30:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:30:01::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:01::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:30:01::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:01::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:01::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:30:01::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.01:30:01::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.01:30:01::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:19::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:19::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:19::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:19::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:19::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:19::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:19::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:19::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:19::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:19::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:19::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:19::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:19::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:19::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:19::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:19::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:19::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:19::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:19::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:19::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:19::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:23::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:23::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:23::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:23::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:23::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:23::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:23::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:23::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:23::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:23::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:23::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:23::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:23::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:23::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:23::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:23::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:23::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:23::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:23::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:23::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.01:32:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.01:32:30::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.01:32:30::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.01:32:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.01:32:30::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWWriter::formatted JSON is {
	"platformName":	"vhes_top",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"vhes_top",
	"platHandOff":	"E:/Project/vhes/vhes/vhes_top.xsa",
	"platIntHandOff":	"<platformDir>/hw/vhes_top.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"vhes_top",
	"systems":	[{
			"systemName":	"vhes_top",
			"systemDesc":	"vhes_top",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"vhes_top",
			"sysActiveDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"sysDefaultDom":	"freertos10_xilinx_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"3a9d7fbe6c3c1728f0a03d1561b44360",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDispName":	"freertos10_xilinx_ps7_cortexa9_0",
					"domainDesc":	"freertos10_xilinx_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"freertos10_xilinx",
					"sdxOs":	"freertos10_xilinx",
					"qemuArgs":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt",
					"qemuData":	"D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"1.10",
					"mssFile":	"",
					"md5Digest":	"7889e9f6076a4e24642e0b0129894147",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["lwip211:1.6"],
					"libOptions":	{
						"freertos10_xilinx":	{
							"total_heap_size":	"262140",
							"libOptionNames":	["total_heap_size"]
						},
						"lwip211":	{
							"api_mode":	"SOCKET_API",
							"dhcp_does_arp_check":	"true",
							"lwip_dhcp":	"false",
							"mem_size":	"524288",
							"memp_n_pbuf":	"1024",
							"memp_n_tcp_seg":	"1024",
							"n_rx_descriptors":	"512",
							"n_tx_descriptors":	"512",
							"pbuf_pool_size":	"16384",
							"tcp_snd_buf":	"65535",
							"tcp_wnd":	"65535",
							"libOptionNames":	["api_mode", "dhcp_does_arp_check", "lwip_dhcp", "mem_size", "memp_n_pbuf", "memp_n_tcp_seg", "n_rx_descriptors", "n_tx_descriptors", "pbuf_pool_size", "tcp_snd_buf", "tcp_wnd"]
						},
						"libsContainingOptions":	["freertos10_xilinx", "lwip211"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2023-05-12.01:32:30::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.01:32:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.01:32:30::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Removing the swdes entry for  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::In reload Mss file.
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.01:32:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.01:32:30::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS:: library already available in sw design:  lwip211:1.6
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Saving the mss changes E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2023-05-12.01:32:30::SCWMssOS::Completed writemss as part of save.
TRACE::2023-05-12.01:32:30::SCWMssOS::Commit changes completed.
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss|system_0||
E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::Sw design exists and opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Removing the swdes entry for  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:32:30::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:32:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:32:30::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:32:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:32:30::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:32:30::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.01:32:30::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.01:32:30::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:32:30::SCWMssOS::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2023-05-12.01:32:30::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2023-05-12.01:32:33::SCWMssOS::Removing file E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp\system_0.mss
LOG::2023-05-12.01:33:45::SCWPlatform::Started generating the artifacts platform vhes_top
TRACE::2023-05-12.01:33:45::SCWPlatform::Sanity checking of platform is completed
LOG::2023-05-12.01:33:45::SCWPlatform::Started generating the artifacts for system configuration vhes_top
LOG::2023-05-12.01:33:45::SCWSystem::Checking the domain zynq_fsbl
LOG::2023-05-12.01:33:45::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2023-05-12.01:33:45::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2023-05-12.01:33:45::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2023-05-12.01:33:45::SCWSystem::Checking the domain freertos10_xilinx_ps7_cortexa9_0
LOG::2023-05-12.01:33:45::SCWSystem::Not a boot domain 
LOG::2023-05-12.01:33:45::SCWSystem::Started Processing the domain freertos10_xilinx_ps7_cortexa9_0
TRACE::2023-05-12.01:33:45::SCWDomain::Generating domain artifcats
TRACE::2023-05-12.01:33:45::SCWMssOS::Generating standalone artifcats
TRACE::2023-05-12.01:33:45::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Project/vhes/vhes/vhes.vitis/vhes_top/export/vhes_top/sw/vhes_top/qemu/
TRACE::2023-05-12.01:33:45::SCWMssOS::Copying the qemu file from  D:/Xilinx/Vitis/2021.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt To E:/Project/vhes/vhes/vhes.vitis/vhes_top/export/vhes_top/sw/vhes_top/freertos10_xilinx_ps7_cortexa9_0/qemu/
TRACE::2023-05-12.01:33:45::SCWMssOS:: Copying the user libraries. 
TRACE::2023-05-12.01:33:45::SCWPlatform::Trying to open the hw design at E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:33:45::SCWPlatform::DSA given E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:33:45::SCWPlatform::DSA absoulate path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:33:45::SCWPlatform::DSA directory E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw
TRACE::2023-05-12.01:33:45::SCWPlatform:: Platform Path E:/Project/vhes/vhes/vhes.vitis/vhes_top/hw/vhes_top.xsa
TRACE::2023-05-12.01:33:45::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2023-05-12.01:33:45::SCWPlatform::Trying to set the existing hwdb with name vhes_top_3
TRACE::2023-05-12.01:33:45::SCWPlatform::Opened existing hwdb vhes_top_3
TRACE::2023-05-12.01:33:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2023-05-12.01:33:45::SCWMssOS::Checking the sw design at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:33:45::SCWMssOS::DEBUG:  swdes dump  E:/Project/vhes/vhes/vhes.vitis/vhes_top/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2023-05-12.01:33:45::SCWMssOS::No sw design opened at  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:33:45::SCWMssOS::mss exists loading the mss file  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:33:45::SCWMssOS::Opened the sw design from mss  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:33:45::SCWMssOS::Adding the swdes entry E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2023-05-12.01:33:45::SCWMssOS::updating the scw layer about changes
TRACE::2023-05-12.01:33:45::SCWMssOS::Opened the sw design.  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:33:45::SCWMssOS::Completed writing the mss file at E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp
TRACE::2023-05-12.01:33:45::SCWMssOS::Mss edits present, copying mssfile into export location E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp/system.mss
TRACE::2023-05-12.01:33:45::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2023-05-12.01:33:45::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2023-05-12.01:33:45::SCWDomain::Building the domain :  freertos10_xilinx_ps7_cortexa9_0
TRACE::2023-05-12.01:33:45::SCWMssOS::doing bsp build ... 
TRACE::2023-05-12.01:33:45::SCWMssOS::System Command Ran  E: & cd  E:/Project/vhes/vhes/vhes.vitis/vhes_top/ps7_cortexa9_0/freertos10_xilinx_ps7_cortexa9_0/bsp & make 
TRACE::2023-05-12.01:33:45::SCWMssOS::make --no-print-directory seq_libs

TRACE::2023-05-12.01:33:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_13/src"

TRACE::2023-05-12.01:33:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.01:33:45::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.01:33:45::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2023-05-12.01:33:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2023-05-12.01:33:45::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2023-05-12.01:33:45::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:45::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2023-05-12.01:33:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2023-05-12.01:33:45::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2023-05-12.01:33:45::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2023-05-12.01:33:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.01:33:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.01:33:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2023-05-12.01:33:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.01:33:46::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.01:33:46::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2023-05-12.01:33:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2023-05-12.01:33:46::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2023-05-12.01:33:46::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_15/src"

TRACE::2023-05-12.01:33:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.01:33:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.01:33:46::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:46::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_10/src"

TRACE::2023-05-12.01:33:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/freertos10_xilinx_v1_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-n
TRACE::2023-05-12.01:33:46::SCWMssOS::one-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-ab
TRACE::2023-05-12.01:33:46::SCWMssOS::i=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:47::SCWMssOS::"includes"

TRACE::2023-05-12.01:33:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_9/src"

TRACE::2023-05-12.01:33:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.01:33:48::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.01:33:48::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:48::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2023-05-12.01:33:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.01:33:48::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.01:33:48::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_6/src"

TRACE::2023-05-12.01:33:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.01:33:49::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.01:33:49::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_3/src"

TRACE::2023-05-12.01:33:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2023-05-12.01:33:49::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2023-05-12.01:33:49::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2023-05-12.01:33:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.01:33:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.01:33:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2023-05-12.01:33:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2023-05-12.01:33:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2023-05-12.01:33:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2023-05-12.01:33:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2023-05-12.01:33:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2023-05-12.01:33:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/lwip211_v1_6/src"

TRACE::2023-05-12.01:33:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/lwip211_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2023-05-12.01:33:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2023-05-12.01:33:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2023-05-12.01:33:50::SCWMssOS::"Compiling lwip src and adapter files"

ERROR::2023-05-12.01:33:50::SCWMssOS::Failed to build  the bsp sources for domain - freertos10_xilinx_ps7_cortexa9_0
ERROR::2023-05-12.01:33:50::SCWSystem::Error in Processing the domain freertos10_xilinx_ps7_cortexa9_0
