<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>4.001</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.001</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>4.001</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>5.999</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>5.999</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>5.999</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>5.999</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>9</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>2932</FF>
    <LATCH>0</LATCH>
    <LUT>2978</LUT>
    <SRL>0</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>2520</BRAM>
    <CLB>0</CLB>
    <DSP>600</DSP>
    <FF>716160</FF>
    <LUT>358080</LUT>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="top_function" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="28">adjacencyList_11_U adjacencyList_13_U adjacencyList_15_U adjacencyList_16_U adjacencyList_18_U adjacencyList_1_U adjacencyList_2_U adjacencyList_3_U adjacencyList_4_U adjacencyList_7_U allTraversal_U grp_top_function_Pipeline_1_fu_432 grp_top_function_Pipeline_3_fu_438 grp_top_function_Pipeline_5_fu_444 grp_top_function_Pipeline_7_fu_450 grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550 grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582 grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456 grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486 grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518 nodeQueue_U queue_U stack_1_U stack_U visited_1_U visited_2_U visited_3_U visited_U</SubModules>
    <Resources BRAM="9" FF="2932" LUT="2978" LUTRAM="60" LogicLUT="2918" RAMB18="9"/>
    <LocalResources FF="160" LUT="3" LogicLUT="3"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_11_U" BINDMODULE="top_function_adjacencyList_18_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_18_RAM_AUTO_1R1W">
    <Resources FF="1" LUT="4" LUTRAM="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_13_U" BINDMODULE="top_function_adjacencyList_18_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_18_RAM_AUTO_1R1W">
    <Resources FF="1" LUT="3" LUTRAM="2" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_15_U" BINDMODULE="top_function_adjacencyList_18_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_18_RAM_AUTO_1R1W">
    <Resources FF="1" LUT="3" LUTRAM="2" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_16_U" BINDMODULE="top_function_adjacencyList_18_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_18_RAM_AUTO_1R1W">
    <Resources FF="1" LUT="3" LUTRAM="2" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_18_U" BINDMODULE="top_function_adjacencyList_18_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_18_RAM_AUTO_1R1W">
    <Resources FF="1" LUT="3" LUTRAM="2" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_1_U" BINDMODULE="top_function_adjacencyList_7_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_7_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_2_U" BINDMODULE="top_function_adjacencyList_7_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_7_RAM_AUTO_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_3_U" BINDMODULE="top_function_adjacencyList_7_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_7_RAM_AUTO_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_4_U" BINDMODULE="top_function_adjacencyList_7_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_7_RAM_AUTO_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/adjacencyList_7_U" BINDMODULE="top_function_adjacencyList_7_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_adjacencyList_7_RAM_AUTO_1R1W">
    <Resources BRAM="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/allTraversal_U" BINDMODULE="top_function_allTraversal_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_allTraversal_RAM_AUTO_1R1W">
    <Resources FF="5" LUT="24" LUTRAM="10" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_1_fu_432" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="15" LogicLUT="15"/>
    <LocalResources FF="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_1_fu_432/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_1.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_3_fu_438" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="20" LogicLUT="20"/>
    <LocalResources FF="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_3_fu_438/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_3.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_5_fu_444" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_5">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="13" LogicLUT="13"/>
    <LocalResources FF="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_5_fu_444/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_5.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="13" LogicLUT="13"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_7_fu_450" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_7">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="7" LUT="14" LogicLUT="14"/>
    <LocalResources FF="5"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_7_fu_450/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_7.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_VITIS_LOOP_100_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="700" LUT="669" LogicLUT="669"/>
    <LocalResources FF="698" LUT="621" LogicLUT="621"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_VITIS_LOOP_100_1.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="48" LogicLUT="48"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_VITIS_LOOP_141_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="68" LUT="119" LogicLUT="119"/>
    <LocalResources FF="66" LUT="39" LogicLUT="39"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_VITIS_LOOP_141_1.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="80" LogicLUT="80"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_VITIS_LOOP_37_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="604" LUT="583" LogicLUT="583"/>
    <LocalResources FF="602" LUT="567" LogicLUT="567"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_VITIS_LOOP_37_1.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="16" LogicLUT="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_VITIS_LOOP_58_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="671" LUT="716" LogicLUT="716"/>
    <LocalResources FF="669" LUT="622" LogicLUT="622"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_VITIS_LOOP_58_1.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="94" LogicLUT="94"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_top_function_Pipeline_VITIS_LOOP_79_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="671" LUT="721" LogicLUT="721"/>
    <LocalResources FF="669" LUT="628" LogicLUT="628"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U" BINDMODULE="top_function_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="top_function_top_function_Pipeline_VITIS_LOOP_79_1.v" ORIG_REF_NAME="top_function_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="93" LogicLUT="93"/>
  </RtlModule>
  <RtlModule CELL="inst/nodeQueue_U" BINDMODULE="top_function_nodeQueue_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_nodeQueue_RAM_AUTO_1R1W">
    <Resources FF="5" LUT="30" LUTRAM="10" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/queue_U" BINDMODULE="top_function_nodeQueue_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_nodeQueue_RAM_AUTO_1R1W">
    <Resources FF="5" LUT="10" LUTRAM="10"/>
  </RtlModule>
  <RtlModule CELL="inst/stack_1_U" BINDMODULE="top_function_nodeQueue_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_nodeQueue_RAM_AUTO_1R1W">
    <Resources FF="5" LUT="10" LUTRAM="10"/>
  </RtlModule>
  <RtlModule CELL="inst/stack_U" BINDMODULE="top_function_nodeQueue_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_nodeQueue_RAM_AUTO_1R1W">
    <Resources FF="5" LUT="15" LUTRAM="10" LogicLUT="5"/>
  </RtlModule>
  <RtlModule CELL="inst/visited_1_U" BINDMODULE="top_function_visited_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_visited_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/visited_2_U" BINDMODULE="top_function_visited_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_visited_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/visited_3_U" BINDMODULE="top_function_visited_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_visited_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
  <RtlModule CELL="inst/visited_U" BINDMODULE="top_function_visited_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="top_function.v" ORIG_REF_NAME="top_function_visited_RAM_AUTO_1R1W">
    <Resources BRAM="1" LUT="1" LogicLUT="1" RAMB18="1"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.029" DATAPATH_LOGIC_DELAY="2.391" DATAPATH_NET_DELAY="1.638" ENDPOINT_PIN="bd_0_i/hls_inst/inst/stack_U/q0_reg[0]/D" LOGIC_LEVELS="5" MAX_FANOUT="144" SLACK="5.999" STARTPOINT_PIN="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="694"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/ram_reg_0_15_0_0/SP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1S" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[0]_i_1__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="42"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/q0_reg[0]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="43"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.029" DATAPATH_LOGIC_DELAY="2.391" DATAPATH_NET_DELAY="1.638" ENDPOINT_PIN="bd_0_i/hls_inst/inst/stack_U/q0_reg[1]/D" LOGIC_LEVELS="5" MAX_FANOUT="144" SLACK="5.999" STARTPOINT_PIN="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="694"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/ram_reg_0_15_0_0__1/SP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1S" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[1]_i_1__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="42"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/q0_reg[1]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="43"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.029" DATAPATH_LOGIC_DELAY="2.391" DATAPATH_NET_DELAY="1.638" ENDPOINT_PIN="bd_0_i/hls_inst/inst/stack_U/q0_reg[2]/D" LOGIC_LEVELS="5" MAX_FANOUT="144" SLACK="5.999" STARTPOINT_PIN="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="694"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/ram_reg_0_15_0_0__3/SP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1S" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[2]_i_1__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="42"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/q0_reg[2]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="43"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.029" DATAPATH_LOGIC_DELAY="2.391" DATAPATH_NET_DELAY="1.638" ENDPOINT_PIN="bd_0_i/hls_inst/inst/stack_U/q0_reg[3]/D" LOGIC_LEVELS="5" MAX_FANOUT="144" SLACK="5.999" STARTPOINT_PIN="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="694"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/ram_reg_0_15_0_0__5/SP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1S" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[3]_i_1__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="42"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/q0_reg[3]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="43"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.029" DATAPATH_LOGIC_DELAY="2.391" DATAPATH_NET_DELAY="1.638" ENDPOINT_PIN="bd_0_i/hls_inst/inst/stack_U/q0_reg[4]/D" LOGIC_LEVELS="5" MAX_FANOUT="144" SLACK="5.999" STARTPOINT_PIN="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0/CLKARDCLK">
    <CELL  NAME="bd_0_i/hls_inst/inst/visited_1_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB18E2" LINE_NUMBER="38"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_25__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_15__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="69"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/ram_reg_0_15_0_0_i_4__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="694"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/ram_reg_0_15_0_0__7/SP" PRIMITIVE_TYPE="CLB.LUTRAM.RAM32X1S" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518/flow_control_loop_pipe_sequential_init_U/q0[4]_i_2__1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="42"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/stack_U/q0_reg[4]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="43"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/top_function_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/top_function_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/top_function_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/top_function_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/top_function_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/top_function_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
