<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:103:16" msg_id="214-232" msg_severity="INFO" msg_body="Access northwest is in the conditional branch" resolution="214-232" ID="bb9.load.3" BundleName="gmem" VarName="similarity_matrix"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:104:11" msg_id="214-232" msg_severity="INFO" msg_body="Access west is in the conditional branch" resolution="214-232" ID="bb9.load.7" BundleName="gmem" VarName="similarity_matrix"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:112:12" msg_id="214-232" msg_severity="INFO" msg_body="Access north is in the conditional branch" resolution="214-232" ID="bb11.load.2" BundleName="gmem" VarName="similarity_matrix"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:116:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="bb12.load.4" BundleName="gmem" VarName="string1"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:116:33" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" ID="bb12.load.8" BundleName="gmem" VarName="string2"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:143:15" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb13.store.1" BundleName="gmem" VarName="max_index"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessClobberedMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:138:28" msg_id="214-231" msg_severity="INFO" msg_body="Access is clobbered by northwest" resolution="214-231" ID="bb12.store.38" BundleName="gmem" VarName="similarity_matrix"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:91:21" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred over loop 'VITIS_LOOP_91_2'" OldID="bb12.store.41" ID="scevgep.seq" BundleName="gmem" VarName="direction_matrix"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:86:17" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="bb3.store.2" BundleName="gmem" VarName="max_index"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:58:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred over loop 'VITIS_LOOP_58_1'" OldID="bb2.load.9" ID="scevgep25.seq" BundleName="gmem" VarName="string1"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:58:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred over loop 'VITIS_LOOP_58_1'" OldID="bb2.store.31" ID="scevgep28.seq" BundleName="gmem" VarName="similarity_matrix"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:58:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred over loop 'VITIS_LOOP_58_1'" OldID="bb2.store.34" ID="scevgep29.seq" BundleName="gmem" VarName="direction_matrix"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:91:21" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type i16 size is greater than or equal to alignment 2(bytes)" ID="scevgep.seq" BundleName="gmem" VarName="direction_matrix"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:58:20" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type i8 size is greater than or equal to alignment 1(bytes)" ID="scevgep25.seq" BundleName="gmem" VarName="string1"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:58:20" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type i32 size is greater than or equal to alignment 4(bytes)" ID="scevgep28.seq" BundleName="gmem" VarName="similarity_matrix"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualAlignmentMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:58:20" msg_id="214-120" msg_severity="INFO" msg_body="Could not widen since Type i16 size is greater than or equal to alignment 2(bytes)" ID="scevgep29.seq" BundleName="gmem" VarName="direction_matrix"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="BurstConflictMissed" src_info="/home/inf2021/iathanasi/embedded/Embedded-Systems/lab3/lsal/hw_baseline/src/lsal.cpp:58:20" msg_id="214-224" msg_severity="INFO" msg_body="Inferred burst reverted due to conflict with call" resolution="214-224" BundleName="gmem"/>
</VitisHLS:BurstInfo>

