ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.MX_TIM1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM1_Init:
  26              	.LFB65:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
  31:Core/Src/tim.c **** 
  32:Core/Src/tim.c **** /* TIM1 init function */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 2


  33:Core/Src/tim.c **** void MX_TIM1_Init(void)
  34:Core/Src/tim.c **** {
  27              		.loc 1 34 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 8DB0     		sub	sp, sp, #52
  35              		.cfi_def_cfa_offset 56
  35:Core/Src/tim.c **** 
  36:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  36              		.loc 1 40 3 view .LVU1
  37              		.loc 1 40 27 is_stmt 0 view .LVU2
  38 0004 2422     		movs	r2, #36
  39 0006 0021     		movs	r1, #0
  40 0008 03A8     		add	r0, sp, #12
  41 000a FFF7FEFF 		bl	memset
  42              	.LVL0:
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  43              		.loc 1 41 3 is_stmt 1 view .LVU3
  44              		.loc 1 41 27 is_stmt 0 view .LVU4
  45 000e 0023     		movs	r3, #0
  46 0010 0193     		str	r3, [sp, #4]
  47 0012 0293     		str	r3, [sp, #8]
  42:Core/Src/tim.c **** 
  43:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  46:Core/Src/tim.c ****   htim1.Instance = TIM1;
  48              		.loc 1 46 3 is_stmt 1 view .LVU5
  49              		.loc 1 46 18 is_stmt 0 view .LVU6
  50 0014 1148     		ldr	r0, .L7
  51 0016 124A     		ldr	r2, .L7+4
  52 0018 0260     		str	r2, [r0]
  47:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  53              		.loc 1 47 3 is_stmt 1 view .LVU7
  54              		.loc 1 47 24 is_stmt 0 view .LVU8
  55 001a 4360     		str	r3, [r0, #4]
  48:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  56              		.loc 1 48 3 is_stmt 1 view .LVU9
  57              		.loc 1 48 26 is_stmt 0 view .LVU10
  58 001c 8360     		str	r3, [r0, #8]
  49:Core/Src/tim.c ****   htim1.Init.Period = 65535;
  59              		.loc 1 49 3 is_stmt 1 view .LVU11
  60              		.loc 1 49 21 is_stmt 0 view .LVU12
  61 001e 4FF6FF72 		movw	r2, #65535
  62 0022 C260     		str	r2, [r0, #12]
  50:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  63              		.loc 1 50 3 is_stmt 1 view .LVU13
  64              		.loc 1 50 28 is_stmt 0 view .LVU14
  65 0024 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 3


  51:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  66              		.loc 1 51 3 is_stmt 1 view .LVU15
  67              		.loc 1 51 32 is_stmt 0 view .LVU16
  68 0026 4361     		str	r3, [r0, #20]
  52:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  69              		.loc 1 52 3 is_stmt 1 view .LVU17
  70              		.loc 1 52 32 is_stmt 0 view .LVU18
  71 0028 8361     		str	r3, [r0, #24]
  53:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  72              		.loc 1 53 3 is_stmt 1 view .LVU19
  73              		.loc 1 53 23 is_stmt 0 view .LVU20
  74 002a 0123     		movs	r3, #1
  75 002c 0393     		str	r3, [sp, #12]
  54:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  76              		.loc 1 54 3 is_stmt 1 view .LVU21
  55:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  77              		.loc 1 55 3 view .LVU22
  78              		.loc 1 55 24 is_stmt 0 view .LVU23
  79 002e 0593     		str	r3, [sp, #20]
  56:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 56 3 is_stmt 1 view .LVU24
  57:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81              		.loc 1 57 3 view .LVU25
  58:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82              		.loc 1 58 3 view .LVU26
  59:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  83              		.loc 1 59 3 view .LVU27
  84              		.loc 1 59 24 is_stmt 0 view .LVU28
  85 0030 0993     		str	r3, [sp, #36]
  60:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 60 3 is_stmt 1 view .LVU29
  61:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  87              		.loc 1 61 3 view .LVU30
  62:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
  88              		.loc 1 62 3 view .LVU31
  89              		.loc 1 62 7 is_stmt 0 view .LVU32
  90 0032 03A9     		add	r1, sp, #12
  91 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  92              	.LVL1:
  93              		.loc 1 62 6 discriminator 1 view .LVU33
  94 0038 50B9     		cbnz	r0, .L5
  95              	.L2:
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 66 3 is_stmt 1 view .LVU34
  97              		.loc 1 66 37 is_stmt 0 view .LVU35
  98 003a 0023     		movs	r3, #0
  99 003c 0193     		str	r3, [sp, #4]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 67 3 is_stmt 1 view .LVU36
 101              		.loc 1 67 33 is_stmt 0 view .LVU37
 102 003e 0293     		str	r3, [sp, #8]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 103              		.loc 1 68 3 is_stmt 1 view .LVU38
 104              		.loc 1 68 7 is_stmt 0 view .LVU39
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 4


 105 0040 01A9     		add	r1, sp, #4
 106 0042 0648     		ldr	r0, .L7
 107 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 68 6 discriminator 1 view .LVU40
 110 0048 28B9     		cbnz	r0, .L6
 111              	.L1:
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c **** }
 112              		.loc 1 76 1 view .LVU41
 113 004a 0DB0     		add	sp, sp, #52
 114              		.cfi_remember_state
 115              		.cfi_def_cfa_offset 4
 116              		@ sp needed
 117 004c 5DF804FB 		ldr	pc, [sp], #4
 118              	.L5:
 119              		.cfi_restore_state
  64:Core/Src/tim.c ****   }
 120              		.loc 1 64 5 is_stmt 1 view .LVU42
 121 0050 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 0054 F1E7     		b	.L2
 124              	.L6:
  70:Core/Src/tim.c ****   }
 125              		.loc 1 70 5 view .LVU43
 126 0056 FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128              		.loc 1 76 1 is_stmt 0 view .LVU44
 129 005a F6E7     		b	.L1
 130              	.L8:
 131              		.align	2
 132              	.L7:
 133 005c 00000000 		.word	htim1
 134 0060 002C0140 		.word	1073818624
 135              		.cfi_endproc
 136              	.LFE65:
 138              		.section	.text.MX_TIM2_Init,"ax",%progbits
 139              		.align	1
 140              		.global	MX_TIM2_Init
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	MX_TIM2_Init:
 146              	.LFB66:
  77:Core/Src/tim.c **** /* TIM2 init function */
  78:Core/Src/tim.c **** void MX_TIM2_Init(void)
  79:Core/Src/tim.c **** {
 147              		.loc 1 79 1 is_stmt 1 view -0
 148              		.cfi_startproc
 149              		@ args = 0, pretend = 0, frame = 48
 150              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 5


 151 0000 00B5     		push	{lr}
 152              		.cfi_def_cfa_offset 4
 153              		.cfi_offset 14, -4
 154 0002 8DB0     		sub	sp, sp, #52
 155              		.cfi_def_cfa_offset 56
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 156              		.loc 1 85 3 view .LVU46
 157              		.loc 1 85 27 is_stmt 0 view .LVU47
 158 0004 2422     		movs	r2, #36
 159 0006 0021     		movs	r1, #0
 160 0008 03A8     		add	r0, sp, #12
 161 000a FFF7FEFF 		bl	memset
 162              	.LVL5:
  86:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 163              		.loc 1 86 3 is_stmt 1 view .LVU48
 164              		.loc 1 86 27 is_stmt 0 view .LVU49
 165 000e 0023     		movs	r3, #0
 166 0010 0193     		str	r3, [sp, #4]
 167 0012 0293     		str	r3, [sp, #8]
  87:Core/Src/tim.c **** 
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  91:Core/Src/tim.c ****   htim2.Instance = TIM2;
 168              		.loc 1 91 3 is_stmt 1 view .LVU50
 169              		.loc 1 91 18 is_stmt 0 view .LVU51
 170 0014 1148     		ldr	r0, .L15
 171 0016 4FF08042 		mov	r2, #1073741824
 172 001a 0260     		str	r2, [r0]
  92:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 173              		.loc 1 92 3 is_stmt 1 view .LVU52
 174              		.loc 1 92 24 is_stmt 0 view .LVU53
 175 001c 4360     		str	r3, [r0, #4]
  93:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 176              		.loc 1 93 3 is_stmt 1 view .LVU54
 177              		.loc 1 93 26 is_stmt 0 view .LVU55
 178 001e 8360     		str	r3, [r0, #8]
  94:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 179              		.loc 1 94 3 is_stmt 1 view .LVU56
 180              		.loc 1 94 21 is_stmt 0 view .LVU57
 181 0020 4FF6FF72 		movw	r2, #65535
 182 0024 C260     		str	r2, [r0, #12]
  95:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 183              		.loc 1 95 3 is_stmt 1 view .LVU58
 184              		.loc 1 95 28 is_stmt 0 view .LVU59
 185 0026 0361     		str	r3, [r0, #16]
  96:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 186              		.loc 1 96 3 is_stmt 1 view .LVU60
 187              		.loc 1 96 32 is_stmt 0 view .LVU61
 188 0028 8361     		str	r3, [r0, #24]
  97:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 189              		.loc 1 97 3 is_stmt 1 view .LVU62
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 6


 190              		.loc 1 97 23 is_stmt 0 view .LVU63
 191 002a 0123     		movs	r3, #1
 192 002c 0393     		str	r3, [sp, #12]
  98:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 193              		.loc 1 98 3 is_stmt 1 view .LVU64
  99:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 194              		.loc 1 99 3 view .LVU65
 195              		.loc 1 99 24 is_stmt 0 view .LVU66
 196 002e 0593     		str	r3, [sp, #20]
 100:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 197              		.loc 1 100 3 is_stmt 1 view .LVU67
 101:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 198              		.loc 1 101 3 view .LVU68
 102:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 199              		.loc 1 102 3 view .LVU69
 103:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 200              		.loc 1 103 3 view .LVU70
 201              		.loc 1 103 24 is_stmt 0 view .LVU71
 202 0030 0993     		str	r3, [sp, #36]
 104:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 203              		.loc 1 104 3 is_stmt 1 view .LVU72
 105:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 204              		.loc 1 105 3 view .LVU73
 106:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 205              		.loc 1 106 3 view .LVU74
 206              		.loc 1 106 7 is_stmt 0 view .LVU75
 207 0032 03A9     		add	r1, sp, #12
 208 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 209              	.LVL6:
 210              		.loc 1 106 6 discriminator 1 view .LVU76
 211 0038 50B9     		cbnz	r0, .L13
 212              	.L10:
 107:Core/Src/tim.c ****   {
 108:Core/Src/tim.c ****     Error_Handler();
 109:Core/Src/tim.c ****   }
 110:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 213              		.loc 1 110 3 is_stmt 1 view .LVU77
 214              		.loc 1 110 37 is_stmt 0 view .LVU78
 215 003a 0023     		movs	r3, #0
 216 003c 0193     		str	r3, [sp, #4]
 111:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 217              		.loc 1 111 3 is_stmt 1 view .LVU79
 218              		.loc 1 111 33 is_stmt 0 view .LVU80
 219 003e 0293     		str	r3, [sp, #8]
 112:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 220              		.loc 1 112 3 is_stmt 1 view .LVU81
 221              		.loc 1 112 7 is_stmt 0 view .LVU82
 222 0040 01A9     		add	r1, sp, #4
 223 0042 0648     		ldr	r0, .L15
 224 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 225              	.LVL7:
 226              		.loc 1 112 6 discriminator 1 view .LVU83
 227 0048 28B9     		cbnz	r0, .L14
 228              	.L9:
 113:Core/Src/tim.c ****   {
 114:Core/Src/tim.c ****     Error_Handler();
 115:Core/Src/tim.c ****   }
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 7


 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c **** }
 229              		.loc 1 120 1 view .LVU84
 230 004a 0DB0     		add	sp, sp, #52
 231              		.cfi_remember_state
 232              		.cfi_def_cfa_offset 4
 233              		@ sp needed
 234 004c 5DF804FB 		ldr	pc, [sp], #4
 235              	.L13:
 236              		.cfi_restore_state
 108:Core/Src/tim.c ****   }
 237              		.loc 1 108 5 is_stmt 1 view .LVU85
 238 0050 FFF7FEFF 		bl	Error_Handler
 239              	.LVL8:
 240 0054 F1E7     		b	.L10
 241              	.L14:
 114:Core/Src/tim.c ****   }
 242              		.loc 1 114 5 view .LVU86
 243 0056 FFF7FEFF 		bl	Error_Handler
 244              	.LVL9:
 245              		.loc 1 120 1 is_stmt 0 view .LVU87
 246 005a F6E7     		b	.L9
 247              	.L16:
 248              		.align	2
 249              	.L15:
 250 005c 00000000 		.word	htim2
 251              		.cfi_endproc
 252              	.LFE66:
 254              		.section	.text.MX_TIM4_Init,"ax",%progbits
 255              		.align	1
 256              		.global	MX_TIM4_Init
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 261              	MX_TIM4_Init:
 262              	.LFB68:
 121:Core/Src/tim.c **** /* TIM3 init function */
 122:Core/Src/tim.c **** void MX_TIM3_Init(void)
 123:Core/Src/tim.c **** {
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 128:Core/Src/tim.c **** 
 129:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 130:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 135:Core/Src/tim.c ****   htim3.Instance = TIM3;
 136:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 137:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 138:Core/Src/tim.c ****   htim3.Init.Period = 65535;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 8


 139:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 140:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 141:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 142:Core/Src/tim.c ****   {
 143:Core/Src/tim.c ****     Error_Handler();
 144:Core/Src/tim.c ****   }
 145:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 146:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 147:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 148:Core/Src/tim.c ****   {
 149:Core/Src/tim.c ****     Error_Handler();
 150:Core/Src/tim.c ****   }
 151:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 152:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 153:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 154:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 155:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 156:Core/Src/tim.c ****   {
 157:Core/Src/tim.c ****     Error_Handler();
 158:Core/Src/tim.c ****   }
 159:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 160:Core/Src/tim.c ****   {
 161:Core/Src/tim.c ****     Error_Handler();
 162:Core/Src/tim.c ****   }
 163:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 164:Core/Src/tim.c **** 
 165:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 166:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 167:Core/Src/tim.c **** 
 168:Core/Src/tim.c **** }
 169:Core/Src/tim.c **** /* TIM4 init function */
 170:Core/Src/tim.c **** void MX_TIM4_Init(void)
 171:Core/Src/tim.c **** {
 263              		.loc 1 171 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 24
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 267 0000 00B5     		push	{lr}
 268              		.cfi_def_cfa_offset 4
 269              		.cfi_offset 14, -4
 270 0002 87B0     		sub	sp, sp, #28
 271              		.cfi_def_cfa_offset 32
 172:Core/Src/tim.c **** 
 173:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 174:Core/Src/tim.c **** 
 175:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 272              		.loc 1 177 3 view .LVU89
 273              		.loc 1 177 27 is_stmt 0 view .LVU90
 274 0004 0023     		movs	r3, #0
 275 0006 0493     		str	r3, [sp, #16]
 276 0008 0593     		str	r3, [sp, #20]
 178:Core/Src/tim.c ****   TIM_IC_InitTypeDef sConfigIC = {0};
 277              		.loc 1 178 3 is_stmt 1 view .LVU91
 278              		.loc 1 178 22 is_stmt 0 view .LVU92
 279 000a 0093     		str	r3, [sp]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 9


 280 000c 0193     		str	r3, [sp, #4]
 281 000e 0293     		str	r3, [sp, #8]
 282 0010 0393     		str	r3, [sp, #12]
 179:Core/Src/tim.c **** 
 180:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 181:Core/Src/tim.c **** 
 182:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 183:Core/Src/tim.c ****   htim4.Instance = TIM4;
 283              		.loc 1 183 3 is_stmt 1 view .LVU93
 284              		.loc 1 183 18 is_stmt 0 view .LVU94
 285 0012 1B48     		ldr	r0, .L27
 286 0014 1B4A     		ldr	r2, .L27+4
 287 0016 0260     		str	r2, [r0]
 184:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 288              		.loc 1 184 3 is_stmt 1 view .LVU95
 289              		.loc 1 184 24 is_stmt 0 view .LVU96
 290 0018 4360     		str	r3, [r0, #4]
 185:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 291              		.loc 1 185 3 is_stmt 1 view .LVU97
 292              		.loc 1 185 26 is_stmt 0 view .LVU98
 293 001a 8360     		str	r3, [r0, #8]
 186:Core/Src/tim.c ****   htim4.Init.Period = 65535;
 294              		.loc 1 186 3 is_stmt 1 view .LVU99
 295              		.loc 1 186 21 is_stmt 0 view .LVU100
 296 001c 4FF6FF72 		movw	r2, #65535
 297 0020 C260     		str	r2, [r0, #12]
 187:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 298              		.loc 1 187 3 is_stmt 1 view .LVU101
 299              		.loc 1 187 28 is_stmt 0 view .LVU102
 300 0022 0361     		str	r3, [r0, #16]
 188:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 301              		.loc 1 188 3 is_stmt 1 view .LVU103
 302              		.loc 1 188 32 is_stmt 0 view .LVU104
 303 0024 8361     		str	r3, [r0, #24]
 189:Core/Src/tim.c ****   if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 304              		.loc 1 189 3 is_stmt 1 view .LVU105
 305              		.loc 1 189 7 is_stmt 0 view .LVU106
 306 0026 FFF7FEFF 		bl	HAL_TIM_IC_Init
 307              	.LVL10:
 308              		.loc 1 189 6 discriminator 1 view .LVU107
 309 002a E0B9     		cbnz	r0, .L23
 310              	.L18:
 190:Core/Src/tim.c ****   {
 191:Core/Src/tim.c ****     Error_Handler();
 192:Core/Src/tim.c ****   }
 193:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 311              		.loc 1 193 3 is_stmt 1 view .LVU108
 312              		.loc 1 193 37 is_stmt 0 view .LVU109
 313 002c 0023     		movs	r3, #0
 314 002e 0493     		str	r3, [sp, #16]
 194:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 315              		.loc 1 194 3 is_stmt 1 view .LVU110
 316              		.loc 1 194 33 is_stmt 0 view .LVU111
 317 0030 0593     		str	r3, [sp, #20]
 195:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 318              		.loc 1 195 3 is_stmt 1 view .LVU112
 319              		.loc 1 195 7 is_stmt 0 view .LVU113
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 10


 320 0032 04A9     		add	r1, sp, #16
 321 0034 1248     		ldr	r0, .L27
 322 0036 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 323              	.LVL11:
 324              		.loc 1 195 6 discriminator 1 view .LVU114
 325 003a B8B9     		cbnz	r0, .L24
 326              	.L19:
 196:Core/Src/tim.c ****   {
 197:Core/Src/tim.c ****     Error_Handler();
 198:Core/Src/tim.c ****   }
 199:Core/Src/tim.c ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 327              		.loc 1 199 3 is_stmt 1 view .LVU115
 328              		.loc 1 199 24 is_stmt 0 view .LVU116
 329 003c 0023     		movs	r3, #0
 330 003e 0093     		str	r3, [sp]
 200:Core/Src/tim.c ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 331              		.loc 1 200 3 is_stmt 1 view .LVU117
 332              		.loc 1 200 25 is_stmt 0 view .LVU118
 333 0040 0122     		movs	r2, #1
 334 0042 0192     		str	r2, [sp, #4]
 201:Core/Src/tim.c ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 335              		.loc 1 201 3 is_stmt 1 view .LVU119
 336              		.loc 1 201 25 is_stmt 0 view .LVU120
 337 0044 0293     		str	r3, [sp, #8]
 202:Core/Src/tim.c ****   sConfigIC.ICFilter = 0;
 338              		.loc 1 202 3 is_stmt 1 view .LVU121
 339              		.loc 1 202 22 is_stmt 0 view .LVU122
 340 0046 0393     		str	r3, [sp, #12]
 203:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 341              		.loc 1 203 3 is_stmt 1 view .LVU123
 342              		.loc 1 203 7 is_stmt 0 view .LVU124
 343 0048 0822     		movs	r2, #8
 344 004a 6946     		mov	r1, sp
 345 004c 0C48     		ldr	r0, .L27
 346 004e FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 347              	.LVL12:
 348              		.loc 1 203 6 discriminator 1 view .LVU125
 349 0052 70B9     		cbnz	r0, .L25
 350              	.L20:
 204:Core/Src/tim.c ****   {
 205:Core/Src/tim.c ****     Error_Handler();
 206:Core/Src/tim.c ****   }
 207:Core/Src/tim.c ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 351              		.loc 1 207 3 is_stmt 1 view .LVU126
 352              		.loc 1 207 7 is_stmt 0 view .LVU127
 353 0054 0C22     		movs	r2, #12
 354 0056 6946     		mov	r1, sp
 355 0058 0948     		ldr	r0, .L27
 356 005a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 357              	.LVL13:
 358              		.loc 1 207 6 discriminator 1 view .LVU128
 359 005e 58B9     		cbnz	r0, .L26
 360              	.L17:
 208:Core/Src/tim.c ****   {
 209:Core/Src/tim.c ****     Error_Handler();
 210:Core/Src/tim.c ****   }
 211:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 11


 212:Core/Src/tim.c **** 
 213:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 214:Core/Src/tim.c **** 
 215:Core/Src/tim.c **** }
 361              		.loc 1 215 1 view .LVU129
 362 0060 07B0     		add	sp, sp, #28
 363              		.cfi_remember_state
 364              		.cfi_def_cfa_offset 4
 365              		@ sp needed
 366 0062 5DF804FB 		ldr	pc, [sp], #4
 367              	.L23:
 368              		.cfi_restore_state
 191:Core/Src/tim.c ****   }
 369              		.loc 1 191 5 is_stmt 1 view .LVU130
 370 0066 FFF7FEFF 		bl	Error_Handler
 371              	.LVL14:
 372 006a DFE7     		b	.L18
 373              	.L24:
 197:Core/Src/tim.c ****   }
 374              		.loc 1 197 5 view .LVU131
 375 006c FFF7FEFF 		bl	Error_Handler
 376              	.LVL15:
 377 0070 E4E7     		b	.L19
 378              	.L25:
 205:Core/Src/tim.c ****   }
 379              		.loc 1 205 5 view .LVU132
 380 0072 FFF7FEFF 		bl	Error_Handler
 381              	.LVL16:
 382 0076 EDE7     		b	.L20
 383              	.L26:
 209:Core/Src/tim.c ****   }
 384              		.loc 1 209 5 view .LVU133
 385 0078 FFF7FEFF 		bl	Error_Handler
 386              	.LVL17:
 387              		.loc 1 215 1 is_stmt 0 view .LVU134
 388 007c F0E7     		b	.L17
 389              	.L28:
 390 007e 00BF     		.align	2
 391              	.L27:
 392 0080 00000000 		.word	htim4
 393 0084 00080040 		.word	1073743872
 394              		.cfi_endproc
 395              	.LFE68:
 397              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 398              		.align	1
 399              		.global	HAL_TIM_Encoder_MspInit
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	HAL_TIM_Encoder_MspInit:
 405              	.LVL18:
 406              	.LFB69:
 216:Core/Src/tim.c **** 
 217:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 218:Core/Src/tim.c **** {
 407              		.loc 1 218 1 is_stmt 1 view -0
 408              		.cfi_startproc
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 12


 409              		@ args = 0, pretend = 0, frame = 40
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411              		.loc 1 218 1 is_stmt 0 view .LVU136
 412 0000 00B5     		push	{lr}
 413              		.cfi_def_cfa_offset 4
 414              		.cfi_offset 14, -4
 415 0002 8BB0     		sub	sp, sp, #44
 416              		.cfi_def_cfa_offset 48
 219:Core/Src/tim.c **** 
 220:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 417              		.loc 1 220 3 is_stmt 1 view .LVU137
 418              		.loc 1 220 20 is_stmt 0 view .LVU138
 419 0004 0023     		movs	r3, #0
 420 0006 0693     		str	r3, [sp, #24]
 421 0008 0793     		str	r3, [sp, #28]
 422 000a 0893     		str	r3, [sp, #32]
 423 000c 0993     		str	r3, [sp, #36]
 221:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 424              		.loc 1 221 3 is_stmt 1 view .LVU139
 425              		.loc 1 221 23 is_stmt 0 view .LVU140
 426 000e 0368     		ldr	r3, [r0]
 427              		.loc 1 221 5 view .LVU141
 428 0010 2D4A     		ldr	r2, .L35
 429 0012 9342     		cmp	r3, r2
 430 0014 05D0     		beq	.L33
 222:Core/Src/tim.c ****   {
 223:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 226:Core/Src/tim.c ****     /* TIM1 clock enable */
 227:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 230:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 231:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 232:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 233:Core/Src/tim.c ****     */
 234:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC1_CH1_Pin|ENC1_CH2_Pin;
 235:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 236:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 237:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 238:Core/Src/tim.c **** 
 239:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 240:Core/Src/tim.c **** 
 241:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 242:Core/Src/tim.c ****   }
 243:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 431              		.loc 1 243 8 is_stmt 1 view .LVU142
 432              		.loc 1 243 10 is_stmt 0 view .LVU143
 433 0016 B3F1804F 		cmp	r3, #1073741824
 434 001a 1DD0     		beq	.L34
 435              	.LVL19:
 436              	.L29:
 244:Core/Src/tim.c ****   {
 245:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 246:Core/Src/tim.c **** 
 247:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 13


 248:Core/Src/tim.c ****     /* TIM2 clock enable */
 249:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 250:Core/Src/tim.c **** 
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 252:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 253:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 254:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 255:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 256:Core/Src/tim.c ****     */
 257:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC2_CH1_Pin;
 258:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 259:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 260:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH1_GPIO_Port, &GPIO_InitStruct);
 261:Core/Src/tim.c **** 
 262:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC2_CH2_Pin;
 263:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 264:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 265:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 268:Core/Src/tim.c **** 
 269:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 270:Core/Src/tim.c **** 
 271:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 272:Core/Src/tim.c ****   }
 273:Core/Src/tim.c **** }
 437              		.loc 1 273 1 view .LVU144
 438 001c 0BB0     		add	sp, sp, #44
 439              		.cfi_remember_state
 440              		.cfi_def_cfa_offset 4
 441              		@ sp needed
 442 001e 5DF804FB 		ldr	pc, [sp], #4
 443              	.LVL20:
 444              	.L33:
 445              		.cfi_restore_state
 227:Core/Src/tim.c **** 
 446              		.loc 1 227 5 is_stmt 1 view .LVU145
 447              	.LBB2:
 227:Core/Src/tim.c **** 
 448              		.loc 1 227 5 view .LVU146
 227:Core/Src/tim.c **** 
 449              		.loc 1 227 5 view .LVU147
 450 0022 2A4B     		ldr	r3, .L35+4
 451 0024 9A69     		ldr	r2, [r3, #24]
 452 0026 42F40062 		orr	r2, r2, #2048
 453 002a 9A61     		str	r2, [r3, #24]
 227:Core/Src/tim.c **** 
 454              		.loc 1 227 5 view .LVU148
 455 002c 9A69     		ldr	r2, [r3, #24]
 456 002e 02F40062 		and	r2, r2, #2048
 457 0032 0192     		str	r2, [sp, #4]
 227:Core/Src/tim.c **** 
 458              		.loc 1 227 5 view .LVU149
 459 0034 019A     		ldr	r2, [sp, #4]
 460              	.LBE2:
 227:Core/Src/tim.c **** 
 461              		.loc 1 227 5 view .LVU150
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 14


 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 462              		.loc 1 229 5 view .LVU151
 463              	.LBB3:
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 464              		.loc 1 229 5 view .LVU152
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 465              		.loc 1 229 5 view .LVU153
 466 0036 9A69     		ldr	r2, [r3, #24]
 467 0038 42F00402 		orr	r2, r2, #4
 468 003c 9A61     		str	r2, [r3, #24]
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 469              		.loc 1 229 5 view .LVU154
 470 003e 9B69     		ldr	r3, [r3, #24]
 471 0040 03F00403 		and	r3, r3, #4
 472 0044 0293     		str	r3, [sp, #8]
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 473              		.loc 1 229 5 view .LVU155
 474 0046 029B     		ldr	r3, [sp, #8]
 475              	.LBE3:
 229:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 476              		.loc 1 229 5 view .LVU156
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 477              		.loc 1 234 5 view .LVU157
 234:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 478              		.loc 1 234 25 is_stmt 0 view .LVU158
 479 0048 4FF44073 		mov	r3, #768
 480 004c 0693     		str	r3, [sp, #24]
 235:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 481              		.loc 1 235 5 is_stmt 1 view .LVU159
 236:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 482              		.loc 1 236 5 view .LVU160
 237:Core/Src/tim.c **** 
 483              		.loc 1 237 5 view .LVU161
 484 004e 06A9     		add	r1, sp, #24
 485 0050 1F48     		ldr	r0, .L35+8
 486              	.LVL21:
 237:Core/Src/tim.c **** 
 487              		.loc 1 237 5 is_stmt 0 view .LVU162
 488 0052 FFF7FEFF 		bl	HAL_GPIO_Init
 489              	.LVL22:
 490 0056 E1E7     		b	.L29
 491              	.LVL23:
 492              	.L34:
 249:Core/Src/tim.c **** 
 493              		.loc 1 249 5 is_stmt 1 view .LVU163
 494              	.LBB4:
 249:Core/Src/tim.c **** 
 495              		.loc 1 249 5 view .LVU164
 249:Core/Src/tim.c **** 
 496              		.loc 1 249 5 view .LVU165
 497 0058 03F50433 		add	r3, r3, #135168
 498 005c DA69     		ldr	r2, [r3, #28]
 499 005e 42F00102 		orr	r2, r2, #1
 500 0062 DA61     		str	r2, [r3, #28]
 249:Core/Src/tim.c **** 
 501              		.loc 1 249 5 view .LVU166
 502 0064 DA69     		ldr	r2, [r3, #28]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 15


 503 0066 02F00102 		and	r2, r2, #1
 504 006a 0392     		str	r2, [sp, #12]
 249:Core/Src/tim.c **** 
 505              		.loc 1 249 5 view .LVU167
 506 006c 039A     		ldr	r2, [sp, #12]
 507              	.LBE4:
 249:Core/Src/tim.c **** 
 508              		.loc 1 249 5 view .LVU168
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 509              		.loc 1 251 5 view .LVU169
 510              	.LBB5:
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 511              		.loc 1 251 5 view .LVU170
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 512              		.loc 1 251 5 view .LVU171
 513 006e 9A69     		ldr	r2, [r3, #24]
 514 0070 42F00402 		orr	r2, r2, #4
 515 0074 9A61     		str	r2, [r3, #24]
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 516              		.loc 1 251 5 view .LVU172
 517 0076 9A69     		ldr	r2, [r3, #24]
 518 0078 02F00402 		and	r2, r2, #4
 519 007c 0492     		str	r2, [sp, #16]
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 520              		.loc 1 251 5 view .LVU173
 521 007e 049A     		ldr	r2, [sp, #16]
 522              	.LBE5:
 251:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 523              		.loc 1 251 5 view .LVU174
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 524              		.loc 1 252 5 view .LVU175
 525              	.LBB6:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 526              		.loc 1 252 5 view .LVU176
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 527              		.loc 1 252 5 view .LVU177
 528 0080 9A69     		ldr	r2, [r3, #24]
 529 0082 42F00802 		orr	r2, r2, #8
 530 0086 9A61     		str	r2, [r3, #24]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 531              		.loc 1 252 5 view .LVU178
 532 0088 9B69     		ldr	r3, [r3, #24]
 533 008a 03F00803 		and	r3, r3, #8
 534 008e 0593     		str	r3, [sp, #20]
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 535              		.loc 1 252 5 view .LVU179
 536 0090 059B     		ldr	r3, [sp, #20]
 537              	.LBE6:
 252:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 538              		.loc 1 252 5 view .LVU180
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 539              		.loc 1 257 5 view .LVU181
 257:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 540              		.loc 1 257 25 is_stmt 0 view .LVU182
 541 0092 4FF40043 		mov	r3, #32768
 542 0096 0693     		str	r3, [sp, #24]
 258:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 16


 543              		.loc 1 258 5 is_stmt 1 view .LVU183
 259:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH1_GPIO_Port, &GPIO_InitStruct);
 544              		.loc 1 259 5 view .LVU184
 260:Core/Src/tim.c **** 
 545              		.loc 1 260 5 view .LVU185
 546 0098 06A9     		add	r1, sp, #24
 547 009a 0D48     		ldr	r0, .L35+8
 548              	.LVL24:
 260:Core/Src/tim.c **** 
 549              		.loc 1 260 5 is_stmt 0 view .LVU186
 550 009c FFF7FEFF 		bl	HAL_GPIO_Init
 551              	.LVL25:
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 552              		.loc 1 262 5 is_stmt 1 view .LVU187
 262:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 553              		.loc 1 262 25 is_stmt 0 view .LVU188
 554 00a0 0823     		movs	r3, #8
 555 00a2 0693     		str	r3, [sp, #24]
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 556              		.loc 1 263 5 is_stmt 1 view .LVU189
 263:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 557              		.loc 1 263 26 is_stmt 0 view .LVU190
 558 00a4 0023     		movs	r3, #0
 559 00a6 0793     		str	r3, [sp, #28]
 264:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 560              		.loc 1 264 5 is_stmt 1 view .LVU191
 264:Core/Src/tim.c ****     HAL_GPIO_Init(ENC2_CH2_GPIO_Port, &GPIO_InitStruct);
 561              		.loc 1 264 26 is_stmt 0 view .LVU192
 562 00a8 0893     		str	r3, [sp, #32]
 265:Core/Src/tim.c **** 
 563              		.loc 1 265 5 is_stmt 1 view .LVU193
 564 00aa 06A9     		add	r1, sp, #24
 565 00ac 0948     		ldr	r0, .L35+12
 566 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 567              	.LVL26:
 267:Core/Src/tim.c **** 
 568              		.loc 1 267 5 view .LVU194
 569              	.LBB7:
 267:Core/Src/tim.c **** 
 570              		.loc 1 267 5 view .LVU195
 571 00b2 094A     		ldr	r2, .L35+16
 572 00b4 5368     		ldr	r3, [r2, #4]
 573              	.LVL27:
 267:Core/Src/tim.c **** 
 574              		.loc 1 267 5 view .LVU196
 575 00b6 23F44073 		bic	r3, r3, #768
 576              	.LVL28:
 267:Core/Src/tim.c **** 
 577              		.loc 1 267 5 view .LVU197
 267:Core/Src/tim.c **** 
 578              		.loc 1 267 5 view .LVU198
 579 00ba 43F0E063 		orr	r3, r3, #117440512
 580              	.LVL29:
 267:Core/Src/tim.c **** 
 581              		.loc 1 267 5 is_stmt 0 view .LVU199
 582 00be 43F48073 		orr	r3, r3, #256
 583              	.LVL30:
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 17


 267:Core/Src/tim.c **** 
 584              		.loc 1 267 5 is_stmt 1 view .LVU200
 585 00c2 5360     		str	r3, [r2, #4]
 586              	.LBE7:
 267:Core/Src/tim.c **** 
 587              		.loc 1 267 5 discriminator 1 view .LVU201
 588              		.loc 1 273 1 is_stmt 0 view .LVU202
 589 00c4 AAE7     		b	.L29
 590              	.L36:
 591 00c6 00BF     		.align	2
 592              	.L35:
 593 00c8 002C0140 		.word	1073818624
 594 00cc 00100240 		.word	1073876992
 595 00d0 00080140 		.word	1073809408
 596 00d4 000C0140 		.word	1073810432
 597 00d8 00000140 		.word	1073807360
 598              		.cfi_endproc
 599              	.LFE69:
 601              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 602              		.align	1
 603              		.global	HAL_TIM_PWM_MspInit
 604              		.syntax unified
 605              		.thumb
 606              		.thumb_func
 608              	HAL_TIM_PWM_MspInit:
 609              	.LVL31:
 610              	.LFB70:
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 276:Core/Src/tim.c **** {
 611              		.loc 1 276 1 is_stmt 1 view -0
 612              		.cfi_startproc
 613              		@ args = 0, pretend = 0, frame = 8
 614              		@ frame_needed = 0, uses_anonymous_args = 0
 615              		@ link register save eliminated.
 277:Core/Src/tim.c **** 
 278:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 616              		.loc 1 278 3 view .LVU204
 617              		.loc 1 278 19 is_stmt 0 view .LVU205
 618 0000 0268     		ldr	r2, [r0]
 619              		.loc 1 278 5 view .LVU206
 620 0002 094B     		ldr	r3, .L44
 621 0004 9A42     		cmp	r2, r3
 622 0006 00D0     		beq	.L43
 623 0008 7047     		bx	lr
 624              	.L43:
 276:Core/Src/tim.c **** 
 625              		.loc 1 276 1 view .LVU207
 626 000a 82B0     		sub	sp, sp, #8
 627              		.cfi_def_cfa_offset 8
 279:Core/Src/tim.c ****   {
 280:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 281:Core/Src/tim.c **** 
 282:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 283:Core/Src/tim.c ****     /* TIM3 clock enable */
 284:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 628              		.loc 1 284 5 is_stmt 1 view .LVU208
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 18


 629              	.LBB8:
 630              		.loc 1 284 5 view .LVU209
 631              		.loc 1 284 5 view .LVU210
 632 000c 03F50333 		add	r3, r3, #134144
 633 0010 DA69     		ldr	r2, [r3, #28]
 634 0012 42F00202 		orr	r2, r2, #2
 635 0016 DA61     		str	r2, [r3, #28]
 636              		.loc 1 284 5 view .LVU211
 637 0018 DB69     		ldr	r3, [r3, #28]
 638 001a 03F00203 		and	r3, r3, #2
 639 001e 0193     		str	r3, [sp, #4]
 640              		.loc 1 284 5 view .LVU212
 641 0020 019B     		ldr	r3, [sp, #4]
 642              	.LBE8:
 643              		.loc 1 284 5 discriminator 1 view .LVU213
 285:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 288:Core/Src/tim.c ****   }
 289:Core/Src/tim.c **** }
 644              		.loc 1 289 1 is_stmt 0 view .LVU214
 645 0022 02B0     		add	sp, sp, #8
 646              		.cfi_def_cfa_offset 0
 647              		@ sp needed
 648 0024 7047     		bx	lr
 649              	.L45:
 650 0026 00BF     		.align	2
 651              	.L44:
 652 0028 00040040 		.word	1073742848
 653              		.cfi_endproc
 654              	.LFE70:
 656              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 657              		.align	1
 658              		.global	HAL_TIM_IC_MspInit
 659              		.syntax unified
 660              		.thumb
 661              		.thumb_func
 663              	HAL_TIM_IC_MspInit:
 664              	.LVL32:
 665              	.LFB71:
 290:Core/Src/tim.c **** 
 291:Core/Src/tim.c **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
 292:Core/Src/tim.c **** {
 666              		.loc 1 292 1 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 24
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670              		.loc 1 292 1 is_stmt 0 view .LVU216
 671 0000 00B5     		push	{lr}
 672              		.cfi_def_cfa_offset 4
 673              		.cfi_offset 14, -4
 674 0002 87B0     		sub	sp, sp, #28
 675              		.cfi_def_cfa_offset 32
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 676              		.loc 1 294 3 is_stmt 1 view .LVU217
 677              		.loc 1 294 20 is_stmt 0 view .LVU218
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 19


 678 0004 0023     		movs	r3, #0
 679 0006 0293     		str	r3, [sp, #8]
 680 0008 0393     		str	r3, [sp, #12]
 681 000a 0493     		str	r3, [sp, #16]
 682 000c 0593     		str	r3, [sp, #20]
 295:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM4)
 683              		.loc 1 295 3 is_stmt 1 view .LVU219
 684              		.loc 1 295 18 is_stmt 0 view .LVU220
 685 000e 0268     		ldr	r2, [r0]
 686              		.loc 1 295 5 view .LVU221
 687 0010 104B     		ldr	r3, .L50
 688 0012 9A42     		cmp	r2, r3
 689 0014 02D0     		beq	.L49
 690              	.LVL33:
 691              	.L46:
 296:Core/Src/tim.c ****   {
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 300:Core/Src/tim.c ****     /* TIM4 clock enable */
 301:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 302:Core/Src/tim.c **** 
 303:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 304:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 305:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 306:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 307:Core/Src/tim.c ****     */
 308:Core/Src/tim.c ****     GPIO_InitStruct.Pin = ENC1_CH1_F_Pin|ENC2_CH1_F_Pin;
 309:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 310:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 311:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 312:Core/Src/tim.c **** 
 313:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 314:Core/Src/tim.c **** 
 315:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 316:Core/Src/tim.c ****   }
 317:Core/Src/tim.c **** }
 692              		.loc 1 317 1 view .LVU222
 693 0016 07B0     		add	sp, sp, #28
 694              		.cfi_remember_state
 695              		.cfi_def_cfa_offset 4
 696              		@ sp needed
 697 0018 5DF804FB 		ldr	pc, [sp], #4
 698              	.LVL34:
 699              	.L49:
 700              		.cfi_restore_state
 301:Core/Src/tim.c **** 
 701              		.loc 1 301 5 is_stmt 1 view .LVU223
 702              	.LBB9:
 301:Core/Src/tim.c **** 
 703              		.loc 1 301 5 view .LVU224
 301:Core/Src/tim.c **** 
 704              		.loc 1 301 5 view .LVU225
 705 001c 03F50233 		add	r3, r3, #133120
 706 0020 DA69     		ldr	r2, [r3, #28]
 707 0022 42F00402 		orr	r2, r2, #4
 708 0026 DA61     		str	r2, [r3, #28]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 20


 301:Core/Src/tim.c **** 
 709              		.loc 1 301 5 view .LVU226
 710 0028 DA69     		ldr	r2, [r3, #28]
 711 002a 02F00402 		and	r2, r2, #4
 712 002e 0092     		str	r2, [sp]
 301:Core/Src/tim.c **** 
 713              		.loc 1 301 5 view .LVU227
 714 0030 009A     		ldr	r2, [sp]
 715              	.LBE9:
 301:Core/Src/tim.c **** 
 716              		.loc 1 301 5 view .LVU228
 303:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 717              		.loc 1 303 5 view .LVU229
 718              	.LBB10:
 303:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 719              		.loc 1 303 5 view .LVU230
 303:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 720              		.loc 1 303 5 view .LVU231
 721 0032 9A69     		ldr	r2, [r3, #24]
 722 0034 42F00802 		orr	r2, r2, #8
 723 0038 9A61     		str	r2, [r3, #24]
 303:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 724              		.loc 1 303 5 view .LVU232
 725 003a 9B69     		ldr	r3, [r3, #24]
 726 003c 03F00803 		and	r3, r3, #8
 727 0040 0193     		str	r3, [sp, #4]
 303:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 728              		.loc 1 303 5 view .LVU233
 729 0042 019B     		ldr	r3, [sp, #4]
 730              	.LBE10:
 303:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 731              		.loc 1 303 5 view .LVU234
 308:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 732              		.loc 1 308 5 view .LVU235
 308:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 733              		.loc 1 308 25 is_stmt 0 view .LVU236
 734 0044 4FF44073 		mov	r3, #768
 735 0048 0293     		str	r3, [sp, #8]
 309:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 736              		.loc 1 309 5 is_stmt 1 view .LVU237
 310:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 737              		.loc 1 310 5 view .LVU238
 311:Core/Src/tim.c **** 
 738              		.loc 1 311 5 view .LVU239
 739 004a 02A9     		add	r1, sp, #8
 740 004c 0248     		ldr	r0, .L50+4
 741              	.LVL35:
 311:Core/Src/tim.c **** 
 742              		.loc 1 311 5 is_stmt 0 view .LVU240
 743 004e FFF7FEFF 		bl	HAL_GPIO_Init
 744              	.LVL36:
 745              		.loc 1 317 1 view .LVU241
 746 0052 E0E7     		b	.L46
 747              	.L51:
 748              		.align	2
 749              	.L50:
 750 0054 00080040 		.word	1073743872
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 21


 751 0058 000C0140 		.word	1073810432
 752              		.cfi_endproc
 753              	.LFE71:
 755              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 756              		.align	1
 757              		.global	HAL_TIM_MspPostInit
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 762              	HAL_TIM_MspPostInit:
 763              	.LVL37:
 764              	.LFB72:
 318:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 319:Core/Src/tim.c **** {
 765              		.loc 1 319 1 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 24
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769              		.loc 1 319 1 is_stmt 0 view .LVU243
 770 0000 00B5     		push	{lr}
 771              		.cfi_def_cfa_offset 4
 772              		.cfi_offset 14, -4
 773 0002 87B0     		sub	sp, sp, #28
 774              		.cfi_def_cfa_offset 32
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 775              		.loc 1 321 3 is_stmt 1 view .LVU244
 776              		.loc 1 321 20 is_stmt 0 view .LVU245
 777 0004 0023     		movs	r3, #0
 778 0006 0293     		str	r3, [sp, #8]
 779 0008 0393     		str	r3, [sp, #12]
 780 000a 0493     		str	r3, [sp, #16]
 781 000c 0593     		str	r3, [sp, #20]
 322:Core/Src/tim.c ****   if(timHandle->Instance==TIM3)
 782              		.loc 1 322 3 is_stmt 1 view .LVU246
 783              		.loc 1 322 15 is_stmt 0 view .LVU247
 784 000e 0268     		ldr	r2, [r0]
 785              		.loc 1 322 5 view .LVU248
 786 0010 104B     		ldr	r3, .L56
 787 0012 9A42     		cmp	r2, r3
 788 0014 02D0     		beq	.L55
 789              	.LVL38:
 790              	.L52:
 323:Core/Src/tim.c ****   {
 324:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 325:Core/Src/tim.c **** 
 326:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 327:Core/Src/tim.c **** 
 328:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 329:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 330:Core/Src/tim.c ****     PC6     ------> TIM3_CH1
 331:Core/Src/tim.c ****     PC7     ------> TIM3_CH2
 332:Core/Src/tim.c ****     */
 333:Core/Src/tim.c ****     GPIO_InitStruct.Pin = PWM1_Pin|PWM2_Pin;
 334:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 335:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 336:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 22


 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM3_ENABLE();
 339:Core/Src/tim.c **** 
 340:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 341:Core/Src/tim.c **** 
 342:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 343:Core/Src/tim.c ****   }
 344:Core/Src/tim.c **** 
 345:Core/Src/tim.c **** }
 791              		.loc 1 345 1 view .LVU249
 792 0016 07B0     		add	sp, sp, #28
 793              		.cfi_remember_state
 794              		.cfi_def_cfa_offset 4
 795              		@ sp needed
 796 0018 5DF804FB 		ldr	pc, [sp], #4
 797              	.LVL39:
 798              	.L55:
 799              		.cfi_restore_state
 328:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 800              		.loc 1 328 5 is_stmt 1 view .LVU250
 801              	.LBB11:
 328:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 802              		.loc 1 328 5 view .LVU251
 328:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 803              		.loc 1 328 5 view .LVU252
 804 001c 03F50333 		add	r3, r3, #134144
 805 0020 9A69     		ldr	r2, [r3, #24]
 806 0022 42F01002 		orr	r2, r2, #16
 807 0026 9A61     		str	r2, [r3, #24]
 328:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 808              		.loc 1 328 5 view .LVU253
 809 0028 9B69     		ldr	r3, [r3, #24]
 810 002a 03F01003 		and	r3, r3, #16
 811 002e 0193     		str	r3, [sp, #4]
 328:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 812              		.loc 1 328 5 view .LVU254
 813 0030 019B     		ldr	r3, [sp, #4]
 814              	.LBE11:
 328:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 815              		.loc 1 328 5 view .LVU255
 333:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 816              		.loc 1 333 5 view .LVU256
 333:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 817              		.loc 1 333 25 is_stmt 0 view .LVU257
 818 0032 C023     		movs	r3, #192
 819 0034 0293     		str	r3, [sp, #8]
 334:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 820              		.loc 1 334 5 is_stmt 1 view .LVU258
 334:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 821              		.loc 1 334 26 is_stmt 0 view .LVU259
 822 0036 0223     		movs	r3, #2
 823 0038 0393     		str	r3, [sp, #12]
 335:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 824              		.loc 1 335 5 is_stmt 1 view .LVU260
 335:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 825              		.loc 1 335 27 is_stmt 0 view .LVU261
 826 003a 0593     		str	r3, [sp, #20]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 23


 336:Core/Src/tim.c **** 
 827              		.loc 1 336 5 is_stmt 1 view .LVU262
 828 003c 02A9     		add	r1, sp, #8
 829 003e 0648     		ldr	r0, .L56+4
 830              	.LVL40:
 336:Core/Src/tim.c **** 
 831              		.loc 1 336 5 is_stmt 0 view .LVU263
 832 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 833              	.LVL41:
 338:Core/Src/tim.c **** 
 834              		.loc 1 338 5 is_stmt 1 view .LVU264
 835              	.LBB12:
 338:Core/Src/tim.c **** 
 836              		.loc 1 338 5 view .LVU265
 837 0044 054A     		ldr	r2, .L56+8
 838 0046 5368     		ldr	r3, [r2, #4]
 839              	.LVL42:
 338:Core/Src/tim.c **** 
 840              		.loc 1 338 5 view .LVU266
 338:Core/Src/tim.c **** 
 841              		.loc 1 338 5 view .LVU267
 338:Core/Src/tim.c **** 
 842              		.loc 1 338 5 view .LVU268
 843 0048 43F0E063 		orr	r3, r3, #117440512
 844              	.LVL43:
 338:Core/Src/tim.c **** 
 845              		.loc 1 338 5 is_stmt 0 view .LVU269
 846 004c 43F44063 		orr	r3, r3, #3072
 847              	.LVL44:
 338:Core/Src/tim.c **** 
 848              		.loc 1 338 5 is_stmt 1 view .LVU270
 849 0050 5360     		str	r3, [r2, #4]
 850              	.LBE12:
 338:Core/Src/tim.c **** 
 851              		.loc 1 338 5 discriminator 1 view .LVU271
 852              		.loc 1 345 1 is_stmt 0 view .LVU272
 853 0052 E0E7     		b	.L52
 854              	.L57:
 855              		.align	2
 856              	.L56:
 857 0054 00040040 		.word	1073742848
 858 0058 00100140 		.word	1073811456
 859 005c 00000140 		.word	1073807360
 860              		.cfi_endproc
 861              	.LFE72:
 863              		.section	.text.MX_TIM3_Init,"ax",%progbits
 864              		.align	1
 865              		.global	MX_TIM3_Init
 866              		.syntax unified
 867              		.thumb
 868              		.thumb_func
 870              	MX_TIM3_Init:
 871              	.LFB67:
 123:Core/Src/tim.c **** 
 872              		.loc 1 123 1 is_stmt 1 view -0
 873              		.cfi_startproc
 874              		@ args = 0, pretend = 0, frame = 40
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 24


 875              		@ frame_needed = 0, uses_anonymous_args = 0
 876 0000 00B5     		push	{lr}
 877              		.cfi_def_cfa_offset 4
 878              		.cfi_offset 14, -4
 879 0002 8BB0     		sub	sp, sp, #44
 880              		.cfi_def_cfa_offset 48
 129:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 881              		.loc 1 129 3 view .LVU274
 129:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 882              		.loc 1 129 27 is_stmt 0 view .LVU275
 883 0004 0023     		movs	r3, #0
 884 0006 0893     		str	r3, [sp, #32]
 885 0008 0993     		str	r3, [sp, #36]
 130:Core/Src/tim.c **** 
 886              		.loc 1 130 3 is_stmt 1 view .LVU276
 130:Core/Src/tim.c **** 
 887              		.loc 1 130 22 is_stmt 0 view .LVU277
 888 000a 0193     		str	r3, [sp, #4]
 889 000c 0293     		str	r3, [sp, #8]
 890 000e 0393     		str	r3, [sp, #12]
 891 0010 0493     		str	r3, [sp, #16]
 892 0012 0593     		str	r3, [sp, #20]
 893 0014 0693     		str	r3, [sp, #24]
 894 0016 0793     		str	r3, [sp, #28]
 135:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 895              		.loc 1 135 3 is_stmt 1 view .LVU278
 135:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 896              		.loc 1 135 18 is_stmt 0 view .LVU279
 897 0018 1C48     		ldr	r0, .L68
 898 001a 1D4A     		ldr	r2, .L68+4
 899 001c 0260     		str	r2, [r0]
 136:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 900              		.loc 1 136 3 is_stmt 1 view .LVU280
 136:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 901              		.loc 1 136 24 is_stmt 0 view .LVU281
 902 001e 4360     		str	r3, [r0, #4]
 137:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 903              		.loc 1 137 3 is_stmt 1 view .LVU282
 137:Core/Src/tim.c ****   htim3.Init.Period = 65535;
 904              		.loc 1 137 26 is_stmt 0 view .LVU283
 905 0020 8360     		str	r3, [r0, #8]
 138:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 906              		.loc 1 138 3 is_stmt 1 view .LVU284
 138:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 907              		.loc 1 138 21 is_stmt 0 view .LVU285
 908 0022 4FF6FF72 		movw	r2, #65535
 909 0026 C260     		str	r2, [r0, #12]
 139:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 910              		.loc 1 139 3 is_stmt 1 view .LVU286
 139:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 911              		.loc 1 139 28 is_stmt 0 view .LVU287
 912 0028 0361     		str	r3, [r0, #16]
 140:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 913              		.loc 1 140 3 is_stmt 1 view .LVU288
 140:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 914              		.loc 1 140 32 is_stmt 0 view .LVU289
 915 002a 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 25


 141:Core/Src/tim.c ****   {
 916              		.loc 1 141 3 is_stmt 1 view .LVU290
 141:Core/Src/tim.c ****   {
 917              		.loc 1 141 7 is_stmt 0 view .LVU291
 918 002c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 919              	.LVL45:
 141:Core/Src/tim.c ****   {
 920              		.loc 1 141 6 discriminator 1 view .LVU292
 921 0030 F8B9     		cbnz	r0, .L64
 922              	.L59:
 145:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 923              		.loc 1 145 3 is_stmt 1 view .LVU293
 145:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 924              		.loc 1 145 37 is_stmt 0 view .LVU294
 925 0032 0023     		movs	r3, #0
 926 0034 0893     		str	r3, [sp, #32]
 146:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 927              		.loc 1 146 3 is_stmt 1 view .LVU295
 146:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 928              		.loc 1 146 33 is_stmt 0 view .LVU296
 929 0036 0993     		str	r3, [sp, #36]
 147:Core/Src/tim.c ****   {
 930              		.loc 1 147 3 is_stmt 1 view .LVU297
 147:Core/Src/tim.c ****   {
 931              		.loc 1 147 7 is_stmt 0 view .LVU298
 932 0038 08A9     		add	r1, sp, #32
 933 003a 1448     		ldr	r0, .L68
 934 003c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 935              	.LVL46:
 147:Core/Src/tim.c ****   {
 936              		.loc 1 147 6 discriminator 1 view .LVU299
 937 0040 D0B9     		cbnz	r0, .L65
 938              	.L60:
 151:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 939              		.loc 1 151 3 is_stmt 1 view .LVU300
 151:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 940              		.loc 1 151 20 is_stmt 0 view .LVU301
 941 0042 6023     		movs	r3, #96
 942 0044 0193     		str	r3, [sp, #4]
 152:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 943              		.loc 1 152 3 is_stmt 1 view .LVU302
 152:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 944              		.loc 1 152 19 is_stmt 0 view .LVU303
 945 0046 0022     		movs	r2, #0
 946 0048 0292     		str	r2, [sp, #8]
 153:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 947              		.loc 1 153 3 is_stmt 1 view .LVU304
 153:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 948              		.loc 1 153 24 is_stmt 0 view .LVU305
 949 004a 0392     		str	r2, [sp, #12]
 154:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 950              		.loc 1 154 3 is_stmt 1 view .LVU306
 154:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 951              		.loc 1 154 24 is_stmt 0 view .LVU307
 952 004c 0592     		str	r2, [sp, #20]
 155:Core/Src/tim.c ****   {
 953              		.loc 1 155 3 is_stmt 1 view .LVU308
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 26


 155:Core/Src/tim.c ****   {
 954              		.loc 1 155 7 is_stmt 0 view .LVU309
 955 004e 01A9     		add	r1, sp, #4
 956 0050 0E48     		ldr	r0, .L68
 957 0052 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 958              	.LVL47:
 155:Core/Src/tim.c ****   {
 959              		.loc 1 155 6 discriminator 1 view .LVU310
 960 0056 90B9     		cbnz	r0, .L66
 961              	.L61:
 159:Core/Src/tim.c ****   {
 962              		.loc 1 159 3 is_stmt 1 view .LVU311
 159:Core/Src/tim.c ****   {
 963              		.loc 1 159 7 is_stmt 0 view .LVU312
 964 0058 0422     		movs	r2, #4
 965 005a 0DEB0201 		add	r1, sp, r2
 966 005e 0B48     		ldr	r0, .L68
 967 0060 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 968              	.LVL48:
 159:Core/Src/tim.c ****   {
 969              		.loc 1 159 6 discriminator 1 view .LVU313
 970 0064 70B9     		cbnz	r0, .L67
 971              	.L62:
 166:Core/Src/tim.c **** 
 972              		.loc 1 166 3 is_stmt 1 view .LVU314
 973 0066 0948     		ldr	r0, .L68
 974 0068 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 975              	.LVL49:
 168:Core/Src/tim.c **** /* TIM4 init function */
 976              		.loc 1 168 1 is_stmt 0 view .LVU315
 977 006c 0BB0     		add	sp, sp, #44
 978              		.cfi_remember_state
 979              		.cfi_def_cfa_offset 4
 980              		@ sp needed
 981 006e 5DF804FB 		ldr	pc, [sp], #4
 982              	.L64:
 983              		.cfi_restore_state
 143:Core/Src/tim.c ****   }
 984              		.loc 1 143 5 is_stmt 1 view .LVU316
 985 0072 FFF7FEFF 		bl	Error_Handler
 986              	.LVL50:
 987 0076 DCE7     		b	.L59
 988              	.L65:
 149:Core/Src/tim.c ****   }
 989              		.loc 1 149 5 view .LVU317
 990 0078 FFF7FEFF 		bl	Error_Handler
 991              	.LVL51:
 992 007c E1E7     		b	.L60
 993              	.L66:
 157:Core/Src/tim.c ****   }
 994              		.loc 1 157 5 view .LVU318
 995 007e FFF7FEFF 		bl	Error_Handler
 996              	.LVL52:
 997 0082 E9E7     		b	.L61
 998              	.L67:
 161:Core/Src/tim.c ****   }
 999              		.loc 1 161 5 view .LVU319
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 27


 1000 0084 FFF7FEFF 		bl	Error_Handler
 1001              	.LVL53:
 1002 0088 EDE7     		b	.L62
 1003              	.L69:
 1004 008a 00BF     		.align	2
 1005              	.L68:
 1006 008c 00000000 		.word	htim3
 1007 0090 00040040 		.word	1073742848
 1008              		.cfi_endproc
 1009              	.LFE67:
 1011              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1012              		.align	1
 1013              		.global	HAL_TIM_Encoder_MspDeInit
 1014              		.syntax unified
 1015              		.thumb
 1016              		.thumb_func
 1018              	HAL_TIM_Encoder_MspDeInit:
 1019              	.LVL54:
 1020              	.LFB73:
 346:Core/Src/tim.c **** 
 347:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 348:Core/Src/tim.c **** {
 1021              		.loc 1 348 1 view -0
 1022              		.cfi_startproc
 1023              		@ args = 0, pretend = 0, frame = 0
 1024              		@ frame_needed = 0, uses_anonymous_args = 0
 1025              		.loc 1 348 1 is_stmt 0 view .LVU321
 1026 0000 08B5     		push	{r3, lr}
 1027              		.cfi_def_cfa_offset 8
 1028              		.cfi_offset 3, -8
 1029              		.cfi_offset 14, -4
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM1)
 1030              		.loc 1 350 3 is_stmt 1 view .LVU322
 1031              		.loc 1 350 23 is_stmt 0 view .LVU323
 1032 0002 0368     		ldr	r3, [r0]
 1033              		.loc 1 350 5 view .LVU324
 1034 0004 104A     		ldr	r2, .L76
 1035 0006 9342     		cmp	r3, r2
 1036 0008 03D0     		beq	.L74
 351:Core/Src/tim.c ****   {
 352:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 355:Core/Src/tim.c ****     /* Peripheral clock disable */
 356:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 357:Core/Src/tim.c **** 
 358:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 359:Core/Src/tim.c ****     PA8     ------> TIM1_CH1
 360:Core/Src/tim.c ****     PA9     ------> TIM1_CH2
 361:Core/Src/tim.c ****     */
 362:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, ENC1_CH1_Pin|ENC1_CH2_Pin);
 363:Core/Src/tim.c **** 
 364:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 365:Core/Src/tim.c **** 
 366:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 367:Core/Src/tim.c ****   }
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 28


 368:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM2)
 1037              		.loc 1 368 8 is_stmt 1 view .LVU325
 1038              		.loc 1 368 10 is_stmt 0 view .LVU326
 1039 000a B3F1804F 		cmp	r3, #1073741824
 1040 000e 0CD0     		beq	.L75
 1041              	.LVL55:
 1042              	.L70:
 369:Core/Src/tim.c ****   {
 370:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 371:Core/Src/tim.c **** 
 372:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 373:Core/Src/tim.c ****     /* Peripheral clock disable */
 374:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 377:Core/Src/tim.c ****     PA15     ------> TIM2_CH1
 378:Core/Src/tim.c ****     PB3     ------> TIM2_CH2
 379:Core/Src/tim.c ****     */
 380:Core/Src/tim.c ****     HAL_GPIO_DeInit(ENC2_CH1_GPIO_Port, ENC2_CH1_Pin);
 381:Core/Src/tim.c **** 
 382:Core/Src/tim.c ****     HAL_GPIO_DeInit(ENC2_CH2_GPIO_Port, ENC2_CH2_Pin);
 383:Core/Src/tim.c **** 
 384:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 385:Core/Src/tim.c **** 
 386:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 387:Core/Src/tim.c ****   }
 388:Core/Src/tim.c **** }
 1043              		.loc 1 388 1 view .LVU327
 1044 0010 08BD     		pop	{r3, pc}
 1045              	.LVL56:
 1046              	.L74:
 356:Core/Src/tim.c **** 
 1047              		.loc 1 356 5 is_stmt 1 view .LVU328
 1048 0012 02F56442 		add	r2, r2, #58368
 1049 0016 9369     		ldr	r3, [r2, #24]
 1050 0018 23F40063 		bic	r3, r3, #2048
 1051 001c 9361     		str	r3, [r2, #24]
 362:Core/Src/tim.c **** 
 1052              		.loc 1 362 5 view .LVU329
 1053 001e 4FF44071 		mov	r1, #768
 1054 0022 0A48     		ldr	r0, .L76+4
 1055              	.LVL57:
 362:Core/Src/tim.c **** 
 1056              		.loc 1 362 5 is_stmt 0 view .LVU330
 1057 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1058              	.LVL58:
 1059 0028 F2E7     		b	.L70
 1060              	.LVL59:
 1061              	.L75:
 374:Core/Src/tim.c **** 
 1062              		.loc 1 374 5 is_stmt 1 view .LVU331
 1063 002a 094A     		ldr	r2, .L76+8
 1064 002c D369     		ldr	r3, [r2, #28]
 1065 002e 23F00103 		bic	r3, r3, #1
 1066 0032 D361     		str	r3, [r2, #28]
 380:Core/Src/tim.c **** 
 1067              		.loc 1 380 5 view .LVU332
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 29


 1068 0034 4FF40041 		mov	r1, #32768
 1069 0038 0448     		ldr	r0, .L76+4
 1070              	.LVL60:
 380:Core/Src/tim.c **** 
 1071              		.loc 1 380 5 is_stmt 0 view .LVU333
 1072 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 1073              	.LVL61:
 382:Core/Src/tim.c **** 
 1074              		.loc 1 382 5 is_stmt 1 view .LVU334
 1075 003e 0821     		movs	r1, #8
 1076 0040 0448     		ldr	r0, .L76+12
 1077 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1078              	.LVL62:
 1079              		.loc 1 388 1 is_stmt 0 view .LVU335
 1080 0046 E3E7     		b	.L70
 1081              	.L77:
 1082              		.align	2
 1083              	.L76:
 1084 0048 002C0140 		.word	1073818624
 1085 004c 00080140 		.word	1073809408
 1086 0050 00100240 		.word	1073876992
 1087 0054 000C0140 		.word	1073810432
 1088              		.cfi_endproc
 1089              	.LFE73:
 1091              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1092              		.align	1
 1093              		.global	HAL_TIM_PWM_MspDeInit
 1094              		.syntax unified
 1095              		.thumb
 1096              		.thumb_func
 1098              	HAL_TIM_PWM_MspDeInit:
 1099              	.LVL63:
 1100              	.LFB74:
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 391:Core/Src/tim.c **** {
 1101              		.loc 1 391 1 is_stmt 1 view -0
 1102              		.cfi_startproc
 1103              		@ args = 0, pretend = 0, frame = 0
 1104              		@ frame_needed = 0, uses_anonymous_args = 0
 1105              		@ link register save eliminated.
 392:Core/Src/tim.c **** 
 393:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM3)
 1106              		.loc 1 393 3 view .LVU337
 1107              		.loc 1 393 19 is_stmt 0 view .LVU338
 1108 0000 0268     		ldr	r2, [r0]
 1109              		.loc 1 393 5 view .LVU339
 1110 0002 054B     		ldr	r3, .L81
 1111 0004 9A42     		cmp	r2, r3
 1112 0006 00D0     		beq	.L80
 1113              	.L78:
 394:Core/Src/tim.c ****   {
 395:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 396:Core/Src/tim.c **** 
 397:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 398:Core/Src/tim.c ****     /* Peripheral clock disable */
 399:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 30


 400:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 401:Core/Src/tim.c **** 
 402:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 403:Core/Src/tim.c ****   }
 404:Core/Src/tim.c **** }
 1114              		.loc 1 404 1 view .LVU340
 1115 0008 7047     		bx	lr
 1116              	.L80:
 399:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1117              		.loc 1 399 5 is_stmt 1 view .LVU341
 1118 000a 044A     		ldr	r2, .L81+4
 1119 000c D369     		ldr	r3, [r2, #28]
 1120 000e 23F00203 		bic	r3, r3, #2
 1121 0012 D361     		str	r3, [r2, #28]
 1122              		.loc 1 404 1 is_stmt 0 view .LVU342
 1123 0014 F8E7     		b	.L78
 1124              	.L82:
 1125 0016 00BF     		.align	2
 1126              	.L81:
 1127 0018 00040040 		.word	1073742848
 1128 001c 00100240 		.word	1073876992
 1129              		.cfi_endproc
 1130              	.LFE74:
 1132              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 1133              		.align	1
 1134              		.global	HAL_TIM_IC_MspDeInit
 1135              		.syntax unified
 1136              		.thumb
 1137              		.thumb_func
 1139              	HAL_TIM_IC_MspDeInit:
 1140              	.LVL64:
 1141              	.LFB75:
 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* tim_icHandle)
 407:Core/Src/tim.c **** {
 1142              		.loc 1 407 1 is_stmt 1 view -0
 1143              		.cfi_startproc
 1144              		@ args = 0, pretend = 0, frame = 0
 1145              		@ frame_needed = 0, uses_anonymous_args = 0
 1146              		.loc 1 407 1 is_stmt 0 view .LVU344
 1147 0000 08B5     		push	{r3, lr}
 1148              		.cfi_def_cfa_offset 8
 1149              		.cfi_offset 3, -8
 1150              		.cfi_offset 14, -4
 408:Core/Src/tim.c **** 
 409:Core/Src/tim.c ****   if(tim_icHandle->Instance==TIM4)
 1151              		.loc 1 409 3 is_stmt 1 view .LVU345
 1152              		.loc 1 409 18 is_stmt 0 view .LVU346
 1153 0002 0268     		ldr	r2, [r0]
 1154              		.loc 1 409 5 view .LVU347
 1155 0004 074B     		ldr	r3, .L87
 1156 0006 9A42     		cmp	r2, r3
 1157 0008 00D0     		beq	.L86
 1158              	.LVL65:
 1159              	.L83:
 410:Core/Src/tim.c ****   {
 411:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 31


 412:Core/Src/tim.c **** 
 413:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 414:Core/Src/tim.c ****     /* Peripheral clock disable */
 415:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 416:Core/Src/tim.c **** 
 417:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 418:Core/Src/tim.c ****     PB8     ------> TIM4_CH3
 419:Core/Src/tim.c ****     PB9     ------> TIM4_CH4
 420:Core/Src/tim.c ****     */
 421:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, ENC1_CH1_F_Pin|ENC2_CH1_F_Pin);
 422:Core/Src/tim.c **** 
 423:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 424:Core/Src/tim.c **** 
 425:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 426:Core/Src/tim.c ****   }
 427:Core/Src/tim.c **** }
 1160              		.loc 1 427 1 view .LVU348
 1161 000a 08BD     		pop	{r3, pc}
 1162              	.LVL66:
 1163              	.L86:
 415:Core/Src/tim.c **** 
 1164              		.loc 1 415 5 is_stmt 1 view .LVU349
 1165 000c 064A     		ldr	r2, .L87+4
 1166 000e D369     		ldr	r3, [r2, #28]
 1167 0010 23F00403 		bic	r3, r3, #4
 1168 0014 D361     		str	r3, [r2, #28]
 421:Core/Src/tim.c **** 
 1169              		.loc 1 421 5 view .LVU350
 1170 0016 4FF44071 		mov	r1, #768
 1171 001a 0448     		ldr	r0, .L87+8
 1172              	.LVL67:
 421:Core/Src/tim.c **** 
 1173              		.loc 1 421 5 is_stmt 0 view .LVU351
 1174 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 1175              	.LVL68:
 1176              		.loc 1 427 1 view .LVU352
 1177 0020 F3E7     		b	.L83
 1178              	.L88:
 1179 0022 00BF     		.align	2
 1180              	.L87:
 1181 0024 00080040 		.word	1073743872
 1182 0028 00100240 		.word	1073876992
 1183 002c 000C0140 		.word	1073810432
 1184              		.cfi_endproc
 1185              	.LFE75:
 1187              		.global	htim4
 1188              		.section	.bss.htim4,"aw",%nobits
 1189              		.align	2
 1192              	htim4:
 1193 0000 00000000 		.space	72
 1193      00000000 
 1193      00000000 
 1193      00000000 
 1193      00000000 
 1194              		.global	htim3
 1195              		.section	.bss.htim3,"aw",%nobits
 1196              		.align	2
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 32


 1199              	htim3:
 1200 0000 00000000 		.space	72
 1200      00000000 
 1200      00000000 
 1200      00000000 
 1200      00000000 
 1201              		.global	htim2
 1202              		.section	.bss.htim2,"aw",%nobits
 1203              		.align	2
 1206              	htim2:
 1207 0000 00000000 		.space	72
 1207      00000000 
 1207      00000000 
 1207      00000000 
 1207      00000000 
 1208              		.global	htim1
 1209              		.section	.bss.htim1,"aw",%nobits
 1210              		.align	2
 1213              	htim1:
 1214 0000 00000000 		.space	72
 1214      00000000 
 1214      00000000 
 1214      00000000 
 1214      00000000 
 1215              		.text
 1216              	.Letext0:
 1217              		.file 2 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1218              		.file 3 "C:/Users/zhmis/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1219              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1220              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1221              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1222              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1223              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1224              		.file 9 "Core/Inc/tim.h"
 1225              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 1226              		.file 11 "Core/Inc/main.h"
 1227              		.file 12 "<built-in>"
ARM GAS  C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s 			page 33


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:19     .text.MX_TIM1_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:25     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:133    .text.MX_TIM1_Init:0000005c $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1213   .bss.htim1:00000000 htim1
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:139    .text.MX_TIM2_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:145    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:250    .text.MX_TIM2_Init:0000005c $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1206   .bss.htim2:00000000 htim2
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:255    .text.MX_TIM4_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:261    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:392    .text.MX_TIM4_Init:00000080 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1192   .bss.htim4:00000000 htim4
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:398    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:404    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:593    .text.HAL_TIM_Encoder_MspInit:000000c8 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:602    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:608    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:652    .text.HAL_TIM_PWM_MspInit:00000028 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:657    .text.HAL_TIM_IC_MspInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:663    .text.HAL_TIM_IC_MspInit:00000000 HAL_TIM_IC_MspInit
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:750    .text.HAL_TIM_IC_MspInit:00000054 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:756    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:762    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:857    .text.HAL_TIM_MspPostInit:00000054 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:864    .text.MX_TIM3_Init:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:870    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1006   .text.MX_TIM3_Init:0000008c $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1199   .bss.htim3:00000000 htim3
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1012   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1018   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1084   .text.HAL_TIM_Encoder_MspDeInit:00000048 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1092   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1098   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1127   .text.HAL_TIM_PWM_MspDeInit:00000018 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1133   .text.HAL_TIM_IC_MspDeInit:00000000 $t
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1139   .text.HAL_TIM_IC_MspDeInit:00000000 HAL_TIM_IC_MspDeInit
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1181   .text.HAL_TIM_IC_MspDeInit:00000024 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1189   .bss.htim4:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1196   .bss.htim3:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1203   .bss.htim2:00000000 $d
C:\Users\zhmis\AppData\Local\Temp\ccdYNjYv.s:1210   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_TIM_IC_Init
HAL_TIM_IC_ConfigChannel
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_GPIO_DeInit
