#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Nov 14 22:45:38 2024
# Process ID: 3522
# Current directory: /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1
# Command line: vivado -log bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_wrapper.tcl
# Log file: /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/bd_wrapper.vds
# Journal file: /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/vivado.jou
# Running On: SgoSkzD, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 12, Host memory: 33545 MB
#-----------------------------------------------------------
source bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_wrapper -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3540
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2774.520 ; gain = 379.770 ; free physical = 18881 ; free virtual = 22685
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.189
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3744.512; parent = 2778.492; children = 966.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_wrapper' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/hdl/bd_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_axi_smc_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_axi_smc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_smc_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_axi_smc_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'bd_axi_smc_0' is unconnected for instance 'axi_smc' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:246]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'bd_axi_smc_0' is unconnected for instance 'axi_smc' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:246]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'bd_axi_smc_0' has 122 connections declared, but only 120 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:246]
INFO: [Synth 8-6157] synthesizing module 'bd_axi_uartlite_0_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_axi_uartlite_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_axi_uartlite_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_axi_uartlite_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'bd_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:367]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'bd_axi_uartlite_0_0' has 22 connections declared, but only 21 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:367]
INFO: [Synth 8-6157] synthesizing module 'bd_clk_wiz_1_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_clk_wiz_1_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_mdm_1_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_mdm_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_mdm_1_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_mdm_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_microblaze_0_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_microblaze_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_microblaze_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_microblaze_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWID' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWADDR' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLEN' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWSIZE' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWBURST' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWLOCK' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWCACHE' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWPROT' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWQOS' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_AWVALID' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WDATA' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WSTRB' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WLAST' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_WVALID' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_BREADY' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_IC_ARID' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_DC_AWID' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7071] port 'M_AXI_DC_ARID' of module 'bd_microblaze_0_0' is unconnected for instance 'microblaze_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'bd_microblaze_0_0' has 126 connections declared, but only 107 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:409]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1SYIHLX' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:615]
INFO: [Synth 8-6157] synthesizing module 'bd_dlmb_bram_if_cntlr_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_dlmb_bram_if_cntlr_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_dlmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_dlmb_v10_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_dlmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_dlmb_v10_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_dlmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:761]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'bd_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:761]
INFO: [Synth 8-6157] synthesizing module 'bd_ilmb_bram_if_cntlr_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_ilmb_bram_if_cntlr_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_ilmb_bram_if_cntlr_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_ilmb_v10_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_ilmb_v10_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_ilmb_v10_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_ilmb_v10_0_stub.v:5]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:807]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'bd_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:807]
INFO: [Synth 8-6157] synthesizing module 'bd_lmb_bram_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_lmb_bram_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_lmb_bram_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_lmb_bram_0_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:832]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_lmb_bram_0' is unconnected for instance 'lmb_bram' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:832]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'bd_lmb_bram_0' has 16 connections declared, but only 14 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:832]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1SYIHLX' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:615]
INFO: [Synth 8-6157] synthesizing module 'bd_mig_7series_0_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_mig_7series_0_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'bd_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:539]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'bd_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:539]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'bd_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:539]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'bd_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:539]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'bd_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:539]
WARNING: [Synth 8-7071] port 'device_temp' of module 'bd_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:539]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'bd_mig_7series_0_0' has 63 connections declared, but only 57 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:539]
INFO: [Synth 8-6157] synthesizing module 'bd_rst_clk_wiz_1_100M_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_rst_clk_wiz_1_100M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_rst_clk_wiz_1_100M_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_rst_clk_wiz_1_100M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:597]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:597]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'bd_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:597]
INFO: [Synth 8-6157] synthesizing module 'bd_rst_mig_7series_0_166M_0' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_rst_mig_7series_0_166M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_rst_mig_7series_0_166M_0' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/.Xil/Vivado-3522-SgoSkzD/realtime/bd_rst_mig_7series_0_166M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_rst_mig_7series_0_166M_0' is unconnected for instance 'rst_mig_7series_0_166M' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:606]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_rst_mig_7series_0_166M_0' is unconnected for instance 'rst_mig_7series_0_166M' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:606]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_rst_mig_7series_0_166M_0' is unconnected for instance 'rst_mig_7series_0_166M' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:606]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_rst_mig_7series_0_166M_0' is unconnected for instance 'rst_mig_7series_0_166M' [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:606]
WARNING: [Synth 8-7023] instance 'rst_mig_7series_0_166M' of module 'bd_rst_mig_7series_0_166M_0' has 10 connections declared, but only 6 given [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:606]
INFO: [Synth 8-6155] done synthesizing module 'bd' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/synth/bd.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_wrapper' (0#1) [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/hdl/bd_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2849.457 ; gain = 454.707 ; free physical = 18964 ; free virtual = 22769
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3815.480; parent = 2849.461; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2867.270 ; gain = 472.520 ; free physical = 18962 ; free virtual = 22767
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3833.293; parent = 2867.273; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2867.270 ; gain = 472.520 ; free physical = 18969 ; free virtual = 22774
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3833.293; parent = 2867.273; children = 966.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2867.270 ; gain = 0.000 ; free physical = 18963 ; free virtual = 22768
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_axi_smc_0/bd_axi_smc_0/bd_axi_smc_0_in_context.xdc] for cell 'bd_i/axi_smc'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_axi_smc_0/bd_axi_smc_0/bd_axi_smc_0_in_context.xdc] for cell 'bd_i/axi_smc'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_axi_uartlite_0_0/bd_axi_uartlite_0_0/bd_axi_uartlite_0_0_in_context.xdc] for cell 'bd_i/axi_uartlite_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_axi_uartlite_0_0/bd_axi_uartlite_0_0/bd_axi_uartlite_0_0_in_context.xdc] for cell 'bd_i/axi_uartlite_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0/bd_clk_wiz_1_0_in_context.xdc] for cell 'bd_i/clk_wiz_1'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0/bd_clk_wiz_1_0_in_context.xdc] for cell 'bd_i/clk_wiz_1'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mdm_1_0/bd_mdm_1_0/bd_mdm_1_0_in_context.xdc] for cell 'bd_i/mdm_1'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mdm_1_0/bd_mdm_1_0/bd_mdm_1_0_in_context.xdc] for cell 'bd_i/mdm_1'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_microblaze_0_0/bd_microblaze_0_0/bd_microblaze_0_0_in_context.xdc] for cell 'bd_i/microblaze_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_microblaze_0_0/bd_microblaze_0_0/bd_microblaze_0_0_in_context.xdc] for cell 'bd_i/microblaze_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_bram_if_cntlr_0/bd_dlmb_bram_if_cntlr_0/bd_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_bram_if_cntlr_0/bd_dlmb_bram_if_cntlr_0/bd_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_v10_0/bd_dlmb_v10_0/bd_dlmb_v10_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_dlmb_v10_0/bd_dlmb_v10_0/bd_dlmb_v10_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_ilmb_bram_if_cntlr_0/bd_ilmb_bram_if_cntlr_0/bd_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_ilmb_bram_if_cntlr_0/bd_ilmb_bram_if_cntlr_0/bd_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_ilmb_v10_0/bd_ilmb_v10_0/bd_dlmb_v10_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_ilmb_v10_0/bd_ilmb_v10_0/bd_dlmb_v10_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_lmb_bram_0/bd_lmb_bram_0/bd_lmb_bram_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_lmb_bram_0/bd_lmb_bram_0/bd_lmb_bram_0_in_context.xdc] for cell 'bd_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc] for cell 'bd_i/mig_7series_0'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc] for cell 'bd_i/mig_7series_0'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_rst_clk_wiz_1_100M_0/bd_rst_clk_wiz_1_100M_0/bd_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'bd_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_rst_clk_wiz_1_100M_0/bd_rst_clk_wiz_1_100M_0/bd_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'bd_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_rst_mig_7series_0_166M_0/bd_rst_mig_7series_0_166M_0/bd_rst_mig_7series_0_166M_0_in_context.xdc] for cell 'bd_i/rst_mig_7series_0_166M'
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_rst_mig_7series_0_166M_0/bd_rst_mig_7series_0_166M_0/bd_rst_mig_7series_0_166M_0_in_context.xdc] for cell 'bd_i/rst_mig_7series_0_166M'
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_100MHZ'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'BTN[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'BTN[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'BTN[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'BTN[3]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'RGB0[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'RGB0[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'RGB0[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'RGB1[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'RGB1[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'RGB1[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:62]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:63]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:64]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'D0_AN[3]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:65]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[3]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[4]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[5]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[6]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'D0_SEG[7]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:76]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:77]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:78]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'D1_AN[3]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:79]
CRITICAL WARNING: [Common 17-161] Invalid option value '#' specified for 'objects'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[0]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[1]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[2]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[3]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[4]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[5]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[6]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'D1_SEG[7]'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'HDMI_DO_P'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D0_N'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_P'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D1_N'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_P'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'HDMI_D2_N'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_P'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CLK_N'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'HDMI_CEC_IN'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'HDMI_HPD'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C_SCL'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'HDMI_I2C-SDA'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MISO'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_MOSI'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'USB_SPI_CCLK'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'USB_SS_B'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'USB_RESET_B'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'USB_INT'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ0'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ1'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ2'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'SD_DQ3'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'SD_CMD'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'SD_CLK'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'SD_CD_N'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'SPKL'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'SPKR'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'MIC_CLK'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'MIC_DATA'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'AD1_P'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'AD1_N'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'AD15_P'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'AD15_N'. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:132]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:132]
CRITICAL WARNING: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info. [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc:463]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.207 ; gain = 0.000 ; free physical = 18869 ; free virtual = 22674
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.207 ; gain = 0.000 ; free physical = 18869 ; free virtual = 22674
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bd_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/sean/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18942 ; free virtual = 22744
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18941 ; free virtual = 22744
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0/bd_clk_wiz_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_clk_wiz_1_0/bd_clk_wiz_1_0/bd_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.gen/sources_1/bd/bd/ip/bd_mig_7series_0_0/bd_mig_7series_0_0/bd_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc, line 186).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  /home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.srcs/constrs_1/imports/constraints/bd-mem.xdc, line 187).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_i/rst_mig_7series_0_166M. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18941 ; free virtual = 22744
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18941 ; free virtual = 22745
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18927 ; free virtual = 22734
Synthesis current peak Physical Memory [PSS] (MB): peak = 2200.442; parent = 1995.253; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18809 ; free virtual = 22617
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.389; parent = 2082.237; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18815 ; free virtual = 22623
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18808 ; free virtual = 22616
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18774 ; free virtual = 22581
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18774 ; free virtual = 22581
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18774 ; free virtual = 22581
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18774 ; free virtual = 22581
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18774 ; free virtual = 22581
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18774 ; free virtual = 22581
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |bd_axi_smc_0                |         1|
|2     |bd_axi_uartlite_0_0         |         1|
|3     |bd_clk_wiz_1_0              |         1|
|4     |bd_mdm_1_0                  |         1|
|5     |bd_microblaze_0_0           |         1|
|6     |bd_mig_7series_0_0          |         1|
|7     |bd_rst_clk_wiz_1_100M_0     |         1|
|8     |bd_rst_mig_7series_0_166M_0 |         1|
|9     |bd_dlmb_bram_if_cntlr_0     |         1|
|10    |bd_dlmb_v10_0               |         1|
|11    |bd_ilmb_bram_if_cntlr_0     |         1|
|12    |bd_ilmb_v10_0               |         1|
|13    |bd_lmb_bram_0               |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |bd_axi_smc                |     1|
|2     |bd_axi_uartlite_0         |     1|
|3     |bd_clk_wiz_1              |     1|
|4     |bd_dlmb_bram_if_cntlr     |     1|
|5     |bd_dlmb_v10               |     1|
|6     |bd_ilmb_bram_if_cntlr     |     1|
|7     |bd_ilmb_v10               |     1|
|8     |bd_lmb_bram               |     1|
|9     |bd_mdm_1                  |     1|
|10    |bd_microblaze_0           |     1|
|11    |bd_mig_7series_0          |     1|
|12    |bd_rst_clk_wiz_1_100M     |     1|
|13    |bd_rst_mig_7series_0_166M |     1|
|14    |IBUF                      |     2|
|15    |OBUF                      |     2|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18774 ; free virtual = 22581
Synthesis current peak Physical Memory [PSS] (MB): peak = 2287.608; parent = 2082.439; children = 205.211
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3874.215; parent = 2908.195; children = 966.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2940.207 ; gain = 472.520 ; free physical = 18829 ; free virtual = 22637
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2940.207 ; gain = 545.457 ; free physical = 18829 ; free virtual = 22637
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.207 ; gain = 0.000 ; free physical = 18933 ; free virtual = 22741
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2940.207 ; gain = 0.000 ; free physical = 18881 ; free virtual = 22689
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 4e1d5b25
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 150 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2940.207 ; gain = 850.457 ; free physical = 19078 ; free virtual = 22886
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/sean/Downloads/git/ECE385_FP/DDR3_RE1/DDR3_RE1.runs/synth_1/bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_wrapper_utilization_synth.rpt -pb bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 22:46:03 2024...
