# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1050 0.000128 2048 0.79 2350 151040 29.349 17.6584 806.116 523.502 1376.76 1376.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1050 0.000128 2048 0.79 2350 150336 29.4156 17.6845 930.528 522.506 1500.28 1500.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1050 0.000128 2048 0.79 2350 151040 29.3583 17.7029 974.379 524.308 1545.89 1546.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1050 0.000128 2048 0.79 2350 150528 29.367 17.7254 905.785 523.677 1476.7 1476.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1050 0.000128 2048 0.79 2350 151200 29.4753 17.7471 922.119 523.871 1493.35 1493.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1050 0.000128 2048 0.79 2350 149632 29.3431 17.6507 937.986 522.28 1507.4 1507.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1050 0.000128 2048 0.79 2350 150720 29.4259 17.6927 947.498 523.583 1518.35 1518.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1050 0.000128 2048 0.79 2350 150528 29.2825 17.6415 916.052 522.31 1485.43 1485.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1050 0.000128 2048 0.79 2350 150528 29.3489 17.7413 923.076 524.324 1494.63 1494.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1050 0.000128 2048 0.79 2350 148800 29.3719 17.6184 981.192 519.9 1548.22 1548.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1050 0.000128 2048 0.79 2350 149504 29.3581 17.6462 1153.82 523.015 1723.99 1724.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1050 0.000128 2048 0.79 2355 151040 29.3468 17.6686 849.059 523.847 1420.06 1420.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1050 0.000128 2048 0.79 2355 151040 29.4957 17.7828 862.492 524.221 1434.13 1434.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1050 0.000128 2048 0.79 2355 150912 29.3427 17.6886 802.047 523.333 1372.55 1372.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1050 0.000128 2048 0.79 2355 150528 29.4522 17.6947 819.888 523.047 1390.22 1390.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1050 0.000128 2048 0.79 2355 151040 29.3307 17.6763 828.619 523.869 1399.63 1399.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1050 0.000128 2048 0.79 2355 150336 29.387 17.6865 951.79 522.675 1521.68 1521.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1050 0.000128 2048 0.79 2355 151040 29.3227 17.6931 934.623 524.279 1506.06 1506.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1050 0.000128 2048 0.79 2355 150528 29.3155 17.6667 993.502 523.988 1564.61 1564.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1050 0.000128 2048 0.79 2355 151200 29.4716 17.725 990.227 524.417 1562 1562.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1050 0.000128 2048 0.79 2355 149632 29.3375 17.6952 985.686 522.415 1555.28 1555.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1050 0.000128 2048 0.79 2355 150720 29.4136 17.7034 974.418 523.574 1545.25 1545.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1050 0.000128 2048 0.79 2355 150528 29.2888 17.6604 933.548 523.208 1503.87 1504.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1050 0.000128 2048 0.79 2355 150528 29.3508 17.6783 1094.86 524.343 1666.38 1666.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1050 0.000128 2048 0.79 2355 148800 29.3888 17.6701 1086.34 520.286 1653.82 1653.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1050 0.000128 2048 0.79 2355 149504 29.3642 17.6415 994.282 523.081 1564.51 1564.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1050 0.000128 2048 0.79 2360 150784 29.362 17.65 807.997 523.914 1379.06 1379.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1050 0.000128 2048 0.79 2360 150720 29.5012 17.7129 852.256 524.265 1423.88 1423.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1050 0.000128 2048 0.79 2360 150528 29.4098 17.6889 795.547 523.956 1366.75 1366.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1050 0.000128 2048 0.79 2360 150528 29.4369 17.7254 808.859 523.343 1379.5 1379.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1050 0.000128 2048 0.79 2360 150528 29.385 17.6653 801.009 523.985 1372.19 1372.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1050 0.000128 2048 0.79 2360 150336 29.3862 17.68 1007.64 522.495 1577.34 1577.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1050 0.000128 2048 0.79 2360 149760 29.3666 17.668 700.57 523.135 1270.88 1271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1050 0.000128 2048 0.79 2360 150400 29.3651 17.7971 966.066 523.97 1537.34 1537.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1050 0.000128 2048 0.79 2360 149760 29.2965 17.6973 676.245 522.822 1246.2 1246.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1050 0.000128 2048 0.79 2360 150528 29.3181 17.6961 904.561 523.596 1475.31 1475.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1050 0.000128 2048 0.79 2360 150528 29.3505 17.812 651.779 524.222 1223.3 1223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1050 0.000128 2048 0.79 2360 150400 29.498 17.7425 948.895 524.437 1520.71 1520.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1050 0.000128 2048 0.79 2360 148800 29.3542 17.5914 664.164 519.986 1231.24 1231.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1050 0.000128 2048 0.79 2360 149632 29.3282 17.655 1207.4 522.35 1776.88 1776.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1050 0.000128 2048 0.79 2360 148736 29.2449 17.6079 780.634 520.203 1347.83 1347.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1050 0.000128 2048 0.79 2360 149760 29.5103 17.6906 1154.97 523.18 1725.49 1725.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1050 0.000128 2048 0.79 2360 147840 29.3988 17.6085 773.597 521.389 1342.13 1342.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1050 0.000128 2048 0.79 2360 149504 29.3545 17.6947 1118.14 522.749 1688.08 1688.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1050 0.000128 2048 0.79 2360 149504 29.353 17.6435 755.964 522.653 1325.76 1325.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1050 0.000128 2048 0.79 2360 150528 29.3367 17.7422 987.948 523.838 1559.01 1559.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1050 0.000128 2048 0.79 2360 147456 29.3564 17.699 679.395 520.129 1246.72 1246.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1050 0.000128 2048 0.79 2360 148800 29.3854 17.5923 1011.67 519.923 1578.71 1578.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1050 0.000128 2048 0.79 2360 147200 29.1655 17.4882 718.623 516.854 1282.27 1282.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1050 0.000128 2048 0.79 2352 150016 29.4111 17.6742 792.697 523.499 1363.42 1363.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1050 0.000128 2048 0.79 2352 150080 29.5466 17.7203 790 523.79 1361.21 1361.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1050 0.000128 2048 0.79 2352 150144 29.3919 17.7183 781.074 523.473 1351.8 1351.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1050 0.000128 2048 0.79 2352 149760 29.3669 17.666 500.824 523.578 1071.57 1071.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1050 0.000128 2048 0.79 2352 149632 29.4925 17.6946 897.799 522.961 1468.09 1468.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1050 0.000128 2048 0.79 2352 148736 29.3984 17.6475 567.502 522.421 1137.11 1137.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1050 0.000128 2048 0.79 2352 150016 29.3782 17.6801 855.86 523.584 1426.64 1426.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1050 0.000128 2048 0.79 2352 149504 29.3497 17.747 562.503 522.732 1132.47 1132.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1050 0.000128 2048 0.79 2352 149760 29.4442 17.6857 957.248 522.984 1527.5 1527.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1050 0.000128 2048 0.79 2352 149760 29.3722 17.666 672.906 522.983 1243.06 1243.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1050 0.000128 2048 0.79 2352 149760 29.4569 17.6994 905.007 524.328 1476.63 1476.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1050 0.000128 2048 0.79 2352 148480 29.4229 17.6394 647.709 522.757 1217.67 1217.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1050 0.000128 2048 0.79 2352 149760 29.3728 17.6928 1168.98 523.505 1739.69 1739.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1050 0.000128 2048 0.79 2352 148992 29.4959 17.6732 742.461 523.716 1313.49 1313.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1050 0.000128 2048 0.79 2352 149600 29.6065 17.7355 1145 523.834 1716.32 1716.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1050 0.000128 2048 0.79 2352 147200 29.4732 17.5936 766.824 519.92 1333.95 1334.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1050 0.000128 2048 0.79 2352 148736 29.3833 17.6742 1117.06 522.224 1686.48 1686.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1050 0.000128 2048 0.79 2352 146944 29.375 17.5636 732.351 520.245 1299.68 1299.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1050 0.000128 2048 0.79 2352 149760 29.4897 17.7257 1091.63 523.629 1662.62 1662.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1050 0.000128 2048 0.79 2352 147840 29.3816 17.6185 698.21 520.955 1266.3 1266.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1050 0.000128 2048 0.79 2352 149504 29.3539 17.6394 1043.72 522.67 1613.52 1613.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1050 0.000128 2048 0.79 2352 149504 29.3519 17.7504 702.944 522.837 1273.03 1273.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1050 0.000128 2048 0.79 2350 150528 29.3573 17.6742 897.677 523.491 1468.35 1468.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1050 0.000128 2048 0.79 2350 150720 29.5058 17.7177 762.306 523.646 1333.33 1333.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1050 0.000128 2048 0.79 2350 150400 29.4268 17.7181 554.914 523.766 1125.97 1126.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1050 0.000128 2048 0.79 2350 150528 29.3746 17.6804 809.298 523.459 1379.95 1380.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1050 0.000128 2048 0.79 2350 150528 29.3416 17.6681 521.111 523.475 1091.74 1091.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1050 0.000128 2048 0.79 2350 150080 29.4726 17.6906 865.064 522.964 1435.33 1435.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1050 0.000128 2048 0.79 2350 149632 29.3417 17.643 548.289 522.362 1117.78 1117.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1050 0.000128 2048 0.79 2350 150528 29.3652 17.6865 898.163 523.511 1468.86 1468.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1050 0.000128 2048 0.79 2350 149504 29.3453 17.6456 583.458 522.299 1152.89 1153.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1050 0.000128 2048 0.79 2350 149760 29.4392 17.7091 953.046 522.496 1522.83 1522.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1050 0.000128 2048 0.79 2350 149760 29.3491 17.686 688.899 522.695 1258.77 1258.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1050 0.000128 2048 0.79 2350 150400 29.3785 17.6927 931.306 524.279 1502.8 1502.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1050 0.000128 2048 0.79 2350 149760 29.2905 17.8085 655.622 522.257 1225.12 1225.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1050 0.000128 2048 0.79 2350 150528 29.3354 17.8565 1139.33 524.034 1710.7 1710.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1050 0.000128 2048 0.79 2350 150528 29.3381 17.7459 762.862 523.847 1333.94 1334.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1050 0.000128 2048 0.79 2350 150400 29.4916 17.7321 1138.22 524.023 1709.62 1709.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1050 0.000128 2048 0.79 2350 148800 29.3623 17.6681 759.368 520.41 1326.96 1327.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1050 0.000128 2048 0.79 2350 149632 29.3355 17.6562 1098.48 522.352 1667.98 1668.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1050 0.000128 2048 0.79 2350 148736 29.2563 17.5693 719.727 519.817 1286.51 1286.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1050 0.000128 2048 0.79 2350 149760 29.5092 17.7036 1065.84 523.082 1636.28 1636.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1050 0.000128 2048 0.79 2350 147840 29.391 17.6148 697.76 520.885 1265.79 1265.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1050 0.000128 2048 0.79 2350 149504 29.3537 17.641 1017.46 522.299 1586.89 1587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1050 0.000128 2048 0.79 2350 149504 29.3566 17.7709 719.309 523.041 1289.62 1289.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1050 0.000128 2048 0.79 2368 148992 29.5097 17.6606 784.695 523.494 1355.5 1355.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1050 0.000128 2048 0.79 2368 148992 29.5318 17.6993 538.853 523.522 1109.74 1109.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1050 0.000128 2048 0.79 2368 149120 29.6242 17.7684 759.004 523.777 1330.31 1330.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1050 0.000128 2048 0.79 2368 149120 29.5533 17.758 553.31 524.392 1125.16 1125.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1050 0.000128 2048 0.79 2368 148992 29.4978 17.6971 821.191 523.463 1391.99 1392.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1050 0.000128 2048 0.79 2368 148992 29.4462 17.662 529.965 524.014 1101.23 1101.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1050 0.000128 2048 0.79 2368 148736 29.582 17.6884 809.734 523.087 1380.24 1380.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1050 0.000128 2048 0.79 2368 147840 29.4824 17.6492 514.298 522.405 1083.97 1084.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1050 0.000128 2048 0.79 2368 147840 29.7048 17.698 423.719 523.642 994.912 995.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1050 0.000128 2048 0.79 2368 148992 29.4892 17.664 808.175 523.494 1378.97 1379.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1050 0.000128 2048 0.79 2368 148480 29.4152 17.7364 535.512 522.185 1105 1105.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1050 0.000128 2048 0.79 2368 148992 29.5042 17.673 449.092 524.226 1020.64 1020.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1050 0.000128 2048 0.79 2368 148608 29.5489 17.6837 1174.46 522.387 1744.22 1744.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1050 0.000128 2048 0.79 2368 148608 29.4706 17.7244 737.239 523.128 1307.7 1307.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1050 0.000128 2048 0.79 2368 146880 29.5153 17.6087 604.537 520.188 1171.99 1172.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1050 0.000128 2048 0.79 2368 149120 29.5092 17.7069 1093.13 523.976 1664.46 1664.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1050 0.000128 2048 0.79 2368 148480 29.4053 17.662 736.405 522.892 1306.5 1306.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1050 0.000128 2048 0.79 2368 147840 29.3903 17.6256 611.552 521.269 1179.98 1180.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1050 0.000128 2048 0.79 2368 148992 29.4524 17.6662 1038.23 523.463 1608.96 1609.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1050 0.000128 2048 0.79 2368 148992 29.4931 17.7009 674.523 524.34 1246.19 1246.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1050 0.000128 2048 0.79 2368 147456 29.3013 17.6288 582.719 520.063 1149.85 1149.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1050 0.000128 2048 0.79 2368 148800 29.688 17.7268 1023.7 523.945 1595.2 1595.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1050 0.000128 2048 0.79 2368 147200 29.4869 17.6307 702.393 519.926 1269.58 1269.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1050 0.000128 2048 0.79 2368 146400 29.7751 17.7236 581.715 522.813 1152.17 1152.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1050 0.000128 2048 0.79 2368 147840 29.4821 17.6804 985.261 521.913 1554.47 1554.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1050 0.000128 2048 0.79 2368 146944 29.3765 17.657 684.181 520.2 1251.56 1251.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1050 0.000128 2048 0.79 2368 145152 29.6276 17.6824 558.19 520.553 1126.2 1126.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1050 0.000128 2048 0.79 2368 148800 29.5704 17.7082 971.323 523.22 1541.97 1542.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1050 0.000128 2048 0.79 2368 147840 29.3836 17.6095 694.84 520.882 1262.86 1262.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1050 0.000128 2048 0.79 2368 146880 29.4577 17.5615 570.649 518.631 1136.44 1136.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1050 0.000128 2048 0.79 2368 148480 29.4164 17.6435 978.942 522.219 1548.36 1548.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1050 0.000128 2048 0.79 2368 147456 29.558 17.6455 659.468 523.272 1230.08 1230.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1050 0.000128 2048 0.79 2368 147456 29.3396 17.5718 596.741 520.674 1164.46 1164.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1050 0.000128 2048 0.79 2360 149760 29.4052 17.6515 797.596 523.429 1368.22 1368.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1050 0.000128 2048 0.79 2360 149504 29.5087 17.6788 544.564 523.936 1115.82 1115.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1050 0.000128 2048 0.79 2360 149760 29.533 17.7418 858.561 523.743 1429.72 1429.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1050 0.000128 2048 0.79 2360 149760 29.4384 17.7394 548.419 523.882 1119.62 1119.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1050 0.000128 2048 0.79 2360 148800 29.5901 17.6934 518.354 523.57 1089.34 1089.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1050 0.000128 2048 0.79 2360 149760 29.4244 17.6882 791.354 523.416 1362.02 1362.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1050 0.000128 2048 0.79 2360 149760 29.3847 17.7303 520.902 523.472 1091.63 1091.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1050 0.000128 2048 0.79 2360 148608 29.4536 17.6769 424.373 522.76 994.401 994.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1050 0.000128 2048 0.79 2360 149184 29.5504 17.7534 1133.4 522.972 1703.81 1703.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1050 0.000128 2048 0.79 2360 148736 29.3922 17.7012 712.662 521.799 1281.69 1281.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1050 0.000128 2048 0.79 2360 149184 29.5564 17.7034 580.1 523.262 1150.76 1150.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1050 0.000128 2048 0.79 2360 149504 29.4605 17.6589 1055.6 523.933 1626.8 1626.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1050 0.000128 2048 0.79 2360 148480 29.4196 17.6312 657.94 522.735 1227.87 1227.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1050 0.000128 2048 0.79 2360 148992 29.483 17.6801 540.068 524.233 1111.6 1111.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1050 0.000128 2048 0.79 2360 149184 29.4925 17.6783 1081.67 522.988 1651.97 1652.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1050 0.000128 2048 0.79 2360 148608 29.4478 17.746 703.229 523.056 1273.62 1273.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1050 0.000128 2048 0.79 2360 146880 29.5202 17.5903 612.14 520.289 1179.68 1179.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1050 0.000128 2048 0.79 2360 147456 29.3073 17.578 547.558 520.064 1114.65 1114.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1050 0.000128 2048 0.79 2360 149760 29.4364 17.8326 1020.86 523.888 1592.15 1592.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1050 0.000128 2048 0.79 2360 148480 29.4241 17.6328 686.608 522.428 1256.24 1256.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1050 0.000128 2048 0.79 2360 147840 29.3889 17.7279 575.08 521.382 1143.72 1143.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1050 0.000128 2048 0.79 2360 148480 29.4698 17.721 565.461 522.797 1135.59 1135.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1050 0.000128 2048 0.79 2360 149760 29.3783 17.6823 959.904 523.596 1530.71 1530.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1050 0.000128 2048 0.79 2360 148992 29.4929 17.7582 680.863 523.921 1252.17 1252.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1050 0.000128 2048 0.79 2360 147456 29.3282 17.5764 556.876 519.983 1123.9 1124.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1050 0.000128 2048 0.79 2360 147456 29.3417 17.5677 524.809 520.615 1092.47 1092.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1050 0.000128 2048 0.79 2360 149600 29.5908 17.7517 995.136 523.936 1566.55 1566.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1050 0.000128 2048 0.79 2360 147200 29.4692 17.5946 669.172 520.009 1236.39 1236.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1050 0.000128 2048 0.79 2360 148800 29.5532 17.6874 586.921 522.655 1156.96 1157.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1050 0.000128 2048 0.79 2360 144000 29.4037 17.4519 522.529 516.165 1085.69 1085.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1050 0.000128 2048 0.79 2352 149760 29.3862 17.6621 869.7 523.815 1440.71 1440.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1050 0.000128 2048 0.79 2352 149504 29.485 17.6947 594.067 523.947 1165.34 1165.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1050 0.000128 2048 0.79 2352 149760 29.3957 17.7519 515.214 524.033 1086.53 1086.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1050 0.000128 2048 0.79 2352 149760 29.5565 17.7782 787.418 523.66 1358.55 1358.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1050 0.000128 2048 0.79 2352 149760 29.4398 17.7558 520.17 523.848 1091.35 1091.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1050 0.000128 2048 0.79 2352 148800 29.6292 17.7045 489.985 523.335 1060.8 1060.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1050 0.000128 2048 0.79 2352 149760 29.4204 17.6843 1105.56 523.459 1676.27 1676.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1050 0.000128 2048 0.79 2352 149760 29.3863 17.7159 696.506 524.091 1267.84 1267.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1050 0.000128 2048 0.79 2352 148608 29.4584 17.6865 558.614 522.776 1128.67 1128.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1050 0.000128 2048 0.79 2352 148992 29.5023 17.6824 572.134 524.387 1143.85 1143.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1050 0.000128 2048 0.79 2352 149632 29.499 17.8167 1021.71 523.05 1592.22 1592.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1050 0.000128 2048 0.79 2352 148736 29.3975 17.6865 642.662 522.394 1212.28 1212.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1050 0.000128 2048 0.79 2352 149184 29.5451 17.6938 530.583 523.337 1101.3 1101.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1050 0.000128 2048 0.79 2352 146944 29.3767 17.6191 471.796 519.819 1038.75 1038.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1050 0.000128 2048 0.79 2352 149504 29.453 17.7474 980.371 524.006 1551.72 1551.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1050 0.000128 2048 0.79 2352 148480 29.4278 17.6435 628.062 522.195 1197.47 1197.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1050 0.000128 2048 0.79 2352 148992 29.4864 17.7276 524.431 524.348 1096.13 1096.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1050 0.000128 2048 0.79 2352 147456 29.5562 17.7841 458.817 522.632 1028.93 1029.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1050 0.000128 2048 0.79 2352 149184 29.4902 17.6763 965.88 522.985 1536.17 1536.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1050 0.000128 2048 0.79 2352 148608 29.4532 17.6742 671.756 523.189 1242.22 1242.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1050 0.000128 2048 0.79 2352 146880 29.5175 17.5967 563.338 519.868 1130.46 1130.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1050 0.000128 2048 0.79 2352 147456 29.3086 17.6394 566.275 519.953 1133.31 1133.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1050 0.000128 2048 0.79 2352 149760 29.4317 17.6995 961.348 523.964 1532.58 1532.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1050 0.000128 2048 0.79 2352 148480 29.3951 17.6367 683.297 522.393 1252.86 1252.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1050 0.000128 2048 0.79 2352 147840 29.3947 17.6353 562.93 520.88 1130.98 1131.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1050 0.000128 2048 0.79 2352 148480 29.4647 17.6534 528.061 522.809 1098.13 1098.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1050 0.000128 2048 0.79 2350 149248 29.449 17.7377 895.677 523.897 1466.91 1467.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1050 0.000128 2048 0.79 2350 148992 29.5045 17.6594 605.616 523.382 1176.31 1176.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1050 0.000128 2048 0.79 2350 148992 29.4834 17.7181 517.201 524.025 1088.57 1088.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1050 0.000128 2048 0.79 2350 149440 29.5521 17.7193 788.664 524.278 1360.35 1360.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1050 0.000128 2048 0.79 2350 149120 29.4927 17.7446 508.295 523.901 1079.57 1079.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1050 0.000128 2048 0.79 2350 148800 29.628 17.7562 483.709 523.636 1054.87 1054.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1050 0.000128 2048 0.79 2350 148480 29.445 17.646 430.986 522.378 1000.6 1000.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1050 0.000128 2048 0.79 2350 149376 29.4625 17.7567 1082.17 523.46 1653 1653.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1050 0.000128 2048 0.79 2350 148992 29.4447 17.7357 672.667 523.578 1243.57 1243.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1050 0.000128 2048 0.79 2350 148608 29.4562 17.663 546.16 523.077 1116.49 1116.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1050 0.000128 2048 0.79 2350 148992 29.5036 17.6848 466.971 523.92 1038.22 1038.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1050 0.000128 2048 0.79 2350 149184 29.5451 17.7763 991.29 523.468 1562.23 1562.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1050 0.000128 2048 0.79 2350 148736 29.3894 17.6492 628.707 522.361 1198.25 1198.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1050 0.000128 2048 0.79 2350 149184 29.5655 17.7046 517.919 523.622 1088.95 1089.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1050 0.000128 2048 0.79 2350 146944 29.3821 17.5493 459.767 519.88 1026.72 1026.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1050 0.000128 2048 0.79 2350 148992 29.4853 17.7195 973.298 523.951 1544.6 1544.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1050 0.000128 2048 0.79 2350 148480 29.4327 17.6573 629.378 522.393 1199 1199.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1050 0.000128 2048 0.79 2350 148992 29.5048 17.6865 532.209 523.855 1103.39 1103.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1050 0.000128 2048 0.79 2350 147456 29.5873 17.6575 464.024 523.036 1034.45 1034.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1050 0.000128 2048 0.79 2350 148608 29.5531 17.7738 1003.04 522.489 1573 1573.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1050 0.000128 2048 0.79 2350 148608 29.4611 17.6824 715.74 522.552 1285.58 1285.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1050 0.000128 2048 0.79 2350 146880 29.5317 17.6343 582.937 519.658 1149.9 1150.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1050 0.000128 2048 0.79 2350 147456 29.3288 17.5744 556.442 520.075 1123.56 1123.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1050 0.000128 2048 0.79 2350 146880 29.453 17.5596 506.802 518.529 1072.49 1072.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1050 0.000128 2048 0.79 2350 149120 29.4876 17.7127 972.656 524.384 1544.38 1544.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1050 0.000128 2048 0.79 2350 148480 29.4169 17.6456 670.984 522.392 1240.58 1240.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1050 0.000128 2048 0.79 2350 147840 29.3837 17.6175 566.494 520.903 1134.54 1134.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1050 0.000128 2048 0.79 2350 148480 29.4734 17.7234 525.361 523.205 1095.91 1096.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1050 0.000128 2048 0.79 2350 144000 29.3991 17.4604 486.444 516.166 1049.61 1049.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1050 0.000128 2048 0.79 2400 150272 29.3701 17.6682 840.726 523.381 1411.29 1411.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1050 0.000128 2048 0.79 2400 150016 29.4228 17.6968 585.516 523.891 1156.66 1156.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1050 0.000128 2048 0.79 2400 149760 29.4143 17.6647 495.095 523.543 1065.86 1065.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1050 0.000128 2048 0.79 2400 149504 29.3942 17.6474 439.156 522.733 1009.06 1009.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1050 0.000128 2048 0.79 2400 150400 29.4532 17.715 1111.96 524.284 1683.55 1683.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1050 0.000128 2048 0.79 2400 150400 29.387 17.7006 691.716 523.795 1262.74 1262.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1050 0.000128 2048 0.79 2400 149760 29.5135 17.7053 644.179 523.093 1214.64 1214.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1050 0.000128 2048 0.79 2400 149760 29.3103 17.6292 575.072 522.418 1144.56 1144.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1050 0.000128 2048 0.79 2400 150144 29.3853 17.6865 1015.67 523.405 1586.29 1586.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1050 0.000128 2048 0.79 2400 149760 29.3796 17.6618 638.554 524.028 1209.77 1209.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1050 0.000128 2048 0.79 2400 149760 29.3792 17.6775 524.435 522.673 1094.29 1094.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1050 0.000128 2048 0.79 2400 148992 29.5038 17.6824 471.101 523.857 1042.29 1042.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1050 0.000128 2048 0.79 2400 147840 29.4042 17.6075 493.476 520.964 1061.59 1061.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1050 0.000128 2048 0.79 2400 150080 29.4634 17.7444 970.147 523.534 1541.03 1541.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1050 0.000128 2048 0.79 2400 149632 29.3361 17.6469 616.814 521.906 1185.84 1185.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1050 0.000128 2048 0.79 2400 149184 29.5475 17.697 515.852 523.703 1086.94 1087.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1050 0.000128 2048 0.79 2400 148736 29.2437 17.5631 452.912 519.82 1019.68 1019.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1050 0.000128 2048 0.79 2400 150080 29.4935 17.7078 403.789 523.938 975.073 975.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1050 0.000128 2048 0.79 2400 150016 29.3858 17.676 911.152 523.885 1482.24 1482.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1050 0.000128 2048 0.79 2400 149504 29.3414 17.641 615.168 522.302 1184.59 1184.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1050 0.000128 2048 0.79 2400 148992 29.4993 17.6804 508.896 524.278 1080.5 1080.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1050 0.000128 2048 0.79 2400 149504 29.3423 17.6497 468.345 522.64 1038.11 1038.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1050 0.000128 2048 0.79 2400 148480 29.4792 17.6456 424.316 523.308 994.889 994.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1050 0.000128 2048 0.79 2368 148224 29.5795 17.6588 817.275 523.276 1387.93 1388.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1050 0.000128 2048 0.79 2368 147968 29.6242 17.659 561.614 523.934 1132.97 1133.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1050 0.000128 2048 0.79 2368 148224 29.5865 17.6621 482.616 523.6 1053.61 1053.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1050 0.000128 2048 0.79 2368 147456 29.5793 17.677 427.223 522.385 997.006 997.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1050 0.000128 2048 0.79 2368 148480 29.6682 17.7877 1053.69 523.781 1625.07 1625.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1050 0.000128 2048 0.79 2368 148480 29.5813 17.6988 644.399 523.89 1215.71 1215.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1050 0.000128 2048 0.79 2368 147840 29.6885 17.7029 530.353 523.573 1101.45 1101.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1050 0.000128 2048 0.79 2368 147200 29.545 17.6394 552.218 522.886 1122.43 1122.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1050 0.000128 2048 0.79 2368 145600 29.6804 17.5945 514.805 520.418 1082.63 1082.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1050 0.000128 2048 0.79 2368 148224 29.5637 17.7456 969.107 523.774 1540.34 1540.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1050 0.000128 2048 0.79 2368 148224 29.5443 17.68 606.392 524.073 1177.84 1177.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1050 0.000128 2048 0.79 2368 147456 29.5895 17.6927 496.697 522.693 1066.81 1066.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1050 0.000128 2048 0.79 2368 147456 29.6791 17.7668 441.617 523.84 1013.04 1013.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1050 0.000128 2048 0.79 2368 145920 29.6059 17.6416 384.445 520.887 952.724 952.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1050 0.000128 2048 0.79 2368 147840 29.6891 17.7005 909.544 523.448 1480.53 1480.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1050 0.000128 2048 0.79 2368 146944 29.5762 17.6559 573.425 522.416 1143.21 1143.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1050 0.000128 2048 0.79 2368 147840 29.7076 17.6886 488.637 523.936 1060.11 1060.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1050 0.000128 2048 0.79 2368 145152 29.5659 17.5551 423.29 520.245 990.798 990.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1050 0.000128 2048 0.79 2368 147840 29.7324 17.7192 381.669 524.003 953.264 953.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1050 0.000128 2048 0.79 2368 147968 29.5734 17.6967 888.566 523.939 1459.91 1460.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1050 0.000128 2048 0.79 2368 147456 29.5519 17.7302 591.611 522.744 1161.77 1161.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1050 0.000128 2048 0.79 2368 147456 29.6704 17.6947 489.53 524.267 1061.3 1061.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1050 0.000128 2048 0.79 2368 147456 29.5707 17.6319 447.737 522.719 1017.8 1017.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1050 0.000128 2048 0.79 2368 145920 29.747 17.6498 408.238 523.257 979.023 979.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1050 0.000128 2048 0.79 2368 144384 29.6877 17.7264 380.254 520.618 948.423 948.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1050 0.000128 2048 0.79 2432 144384 29.9717 17.6935 835.245 523.678 1406.73 1406.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1050 0.000128 2048 0.79 2432 144128 29.8959 17.6764 919.083 523.91 1490.7 1490.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1050 0.000128 2048 0.79 2432 143872 29.9924 17.664 635.399 523.577 1206.78 1206.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1050 0.000128 2048 0.79 2432 143616 29.9619 17.6638 536.954 523.48 1108.2 1108.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1050 0.000128 2048 0.79 2432 143360 29.9043 17.6419 492.367 522.804 1062.86 1062.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1050 0.000128 2048 0.79 2432 143360 29.8871 17.6398 460.889 522.389 1030.94 1031.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1050 0.000128 2048 0.79 2432 142848 30.1286 17.7562 432.207 524.228 1004.46 1004.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1050 0.000128 2048 0.79 2432 141568 29.9005 17.5496 410.208 520.247 978.044 978.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1050 0.000128 2048 0.79 2432 143360 29.9453 17.6456 400.451 522.639 970.816 970.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1050 0.000128 2048 0.79 2400 148736 29.2919 17.5679 397.81 519.85 964.665 964.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1050 0.000128 2048 0.79 2368 145152 29.604 17.6066 383.525 519.889 950.772 950.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1050 0.000128 2048 0.79 2350 147840 29.77 17.7165 387.704 523.957 959.288 959.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1050 0.000128 2048 0.79 2352 147840 29.773 17.7622 394.134 524.005 965.815 965.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1050 0.000128 2048 0.79 2368 148480 29.4767 17.633 431.125 522.232 1000.61 1000.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1050 0.000128 2048 0.79 2368 145920 29.2152 17.4351 636.245 516.877 1199.91 1200.03
