# TCL File Generated by Component Editor 18.1
# Thu Dec 10 20:11:03 CST 2020
# DO NOT MODIFY


# 
# neural_net "neural_net" v1.0
#  2020.12.10.20:11:03
# This module implements an interface to communicate with a neural net.
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module neural_net
# 
set_module_property DESCRIPTION "This module implements an interface to communicate with a neural net."
set_module_property NAME neural_net
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property GROUP "ECE 385 Custom IPs"
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME neural_net
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL avalon_nn_interface
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_nn_interface.sv SYSTEM_VERILOG PATH hdl/avalon_nn_interface.sv TOP_LEVEL_FILE
add_fileset_file floating_point_operations.sv SYSTEM_VERILOG PATH hdl/floating_point_operations.sv
add_fileset_file neural_net.sv SYSTEM_VERILOG PATH hdl/neural_net.sv
add_fileset_file nn_partition.sv SYSTEM_VERILOG PATH hdl/nn_partition.sv

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL avalon_nn_interface
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file avalon_nn_interface.sv SYSTEM_VERILOG PATH hdl/avalon_nn_interface.sv
add_fileset_file floating_point_operations.sv SYSTEM_VERILOG PATH hdl/floating_point_operations.sv
add_fileset_file neural_net.sv SYSTEM_VERILOG PATH hdl/neural_net.sv
add_fileset_file nn_partition.sv SYSTEM_VERILOG PATH hdl/nn_partition.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point CLK
# 
add_interface CLK clock end
set_interface_property CLK clockRate 50000000
set_interface_property CLK ENABLED true
set_interface_property CLK EXPORT_OF ""
set_interface_property CLK PORT_NAME_MAP ""
set_interface_property CLK CMSIS_SVD_VARIABLES ""
set_interface_property CLK SVD_ADDRESS_GROUP ""

add_interface_port CLK CLK clk Input 1


# 
# connection point RESET
# 
add_interface RESET reset end
set_interface_property RESET associatedClock CLK
set_interface_property RESET synchronousEdges DEASSERT
set_interface_property RESET ENABLED true
set_interface_property RESET EXPORT_OF ""
set_interface_property RESET PORT_NAME_MAP ""
set_interface_property RESET CMSIS_SVD_VARIABLES ""
set_interface_property RESET SVD_ADDRESS_GROUP ""

add_interface_port RESET RESET reset Input 1


# 
# connection point NN_Slave
# 
add_interface NN_Slave avalon end
set_interface_property NN_Slave addressUnits WORDS
set_interface_property NN_Slave associatedClock CLK
set_interface_property NN_Slave associatedReset RESET
set_interface_property NN_Slave bitsPerSymbol 8
set_interface_property NN_Slave burstOnBurstBoundariesOnly false
set_interface_property NN_Slave burstcountUnits WORDS
set_interface_property NN_Slave explicitAddressSpan 0
set_interface_property NN_Slave holdTime 0
set_interface_property NN_Slave linewrapBursts false
set_interface_property NN_Slave maximumPendingReadTransactions 0
set_interface_property NN_Slave maximumPendingWriteTransactions 0
set_interface_property NN_Slave readLatency 0
set_interface_property NN_Slave readWaitStates 0
set_interface_property NN_Slave readWaitTime 0
set_interface_property NN_Slave setupTime 0
set_interface_property NN_Slave timingUnits Cycles
set_interface_property NN_Slave writeWaitTime 0
set_interface_property NN_Slave ENABLED true
set_interface_property NN_Slave EXPORT_OF ""
set_interface_property NN_Slave PORT_NAME_MAP ""
set_interface_property NN_Slave CMSIS_SVD_VARIABLES ""
set_interface_property NN_Slave SVD_ADDRESS_GROUP ""

add_interface_port NN_Slave AVL_READ read Input 1
add_interface_port NN_Slave AVL_WRITE write Input 1
add_interface_port NN_Slave AVL_WRITEDATA writedata Input 32
add_interface_port NN_Slave AVL_READDATA readdata Output 32
add_interface_port NN_Slave AVL_CS chipselect Input 1
add_interface_port NN_Slave AVL_BYTE_EN byteenable Input 4
add_interface_port NN_Slave AVL_ADDR address Input 5
set_interface_assignment NN_Slave embeddedsw.configuration.isFlash 0
set_interface_assignment NN_Slave embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment NN_Slave embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment NN_Slave embeddedsw.configuration.isPrintableDevice 0

