{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483997523115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483997523117 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan  9 21:32:02 2017 " "Processing started: Mon Jan  9 21:32:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483997523117 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483997523117 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_inc -c alu_inc " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_inc -c alu_inc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483997523118 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483997523406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_inc-rtl " "Found design unit 1: alu_inc-rtl" {  } { { "alu_inc.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523979 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_inc " "Found entity 1: alu_inc" {  } { { "alu_inc.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483997523979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd 18 9 " "Found 18 design units, including 9 entities, in source file /home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NAND_3_gate-rtl " "Found design unit 1: NAND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NAND_gate-rtl " "Found design unit 2: NAND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_gate-rtl " "Found design unit 3: AND_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3_gate-rtl " "Found design unit 4: AND_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_5_gate-rtl " "Found design unit 5: OR_5_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 OR_4_gate-rtl " "Found design unit 6: OR_4_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR_3_gate-rtl " "Found design unit 7: OR_3_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OR_gate-rtl " "Found design unit 8: OR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 141 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 XOR_gate-rtl " "Found design unit 9: XOR_gate-rtl" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 157 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "1 NAND_3_gate " "Found entity 1: NAND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "2 NAND_gate " "Found entity 2: NAND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_gate " "Found entity 3: AND_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_3_gate " "Found entity 4: AND_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR_5_gate " "Found entity 5: OR_5_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "6 OR_4_gate " "Found entity 6: OR_4_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_3_gate " "Found entity 7: OR_3_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_gate " "Found entity 8: OR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""} { "Info" "ISGN_ENTITY_NAME" "9 XOR_gate " "Found entity 9: XOR_gate" {  } { { "../ms_jk_ff/basic_gates.vhd" "" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483997523982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_inc " "Elaborating entity \"alu_inc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483997524062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_gate AND_gate:and_0 " "Elaborating entity \"AND_gate\" for hierarchy \"AND_gate:and_0\"" {  } { { "alu_inc.vhd" "and_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483997524085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_gate XOR_gate:xor_0 " "Elaborating entity \"XOR_gate\" for hierarchy \"XOR_gate:xor_0\"" {  } { { "alu_inc.vhd" "xor_0" { Text "/home/sebsikora/altera/projects/pdp-8/alu_inc/alu_inc.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483997524097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_gate XOR_gate:xor_0\|NAND_gate:nand_0 " "Elaborating entity \"NAND_gate\" for hierarchy \"XOR_gate:xor_0\|NAND_gate:nand_0\"" {  } { { "../ms_jk_ff/basic_gates.vhd" "nand_0" { Text "/home/sebsikora/altera/projects/pdp-8/ms_jk_ff/basic_gates.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483997524098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483997524683 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483997524683 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483997524760 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483997524760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483997524760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483997524760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483997524771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan  9 21:32:04 2017 " "Processing ended: Mon Jan  9 21:32:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483997524771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483997524771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483997524771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483997524771 ""}
