{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619068425807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619068425808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 22 08:13:45 2021 " "Processing started: Thu Apr 22 08:13:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619068425808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068425808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kmean -c kmean " "Command: quartus_map --read_settings_files=on --write_settings_files=off kmean -c kmean" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068425808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619068426092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619068426093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kmean.v 1 1 " "Found 1 design units, including 1 entities, in source file kmean.v" { { "Info" "ISGN_ENTITY_NAME" "1 kmean " "Found entity 1: kmean" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619068431952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068431952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/main_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619068431953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068431953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divder.v 1 1 " "Found 1 design units, including 1 entities, in source file divder.v" { { "Info" "ISGN_ENTITY_NAME" "1 divder " "Found entity 1: divder" {  } { { "divder.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/divder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619068431954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068431954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/mb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mb " "Found entity 1: mb" {  } { { "output_files/mb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/output_files/mb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619068431955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068431955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_mean kmean.v(68) " "Verilog HDL Implicit Net warning at kmean.v(68): created implicit net for \"last_mean\"" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068431955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "last_mem kmean.v(69) " "Verilog HDL Implicit Net warning at kmean.v(69): created implicit net for \"last_mem\"" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068431955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "we kmean.v(70) " "Verilog HDL Implicit Net warning at kmean.v(70): created implicit net for \"we\"" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068431955 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "strb main_tb.v(13) " "Verilog HDL Implicit Net warning at main_tb.v(13): created implicit net for \"strb\"" {  } { { "main_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/main_tb.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068431955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kmean " "Elaborating entity \"kmean\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619068431983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point kmean.v(44) " "Verilog HDL or VHDL warning at kmean.v(44): object \"point\" assigned a value but never read" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1619068432000 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(84) " "Verilog HDL assignment warning at kmean.v(84): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(85) " "Verilog HDL assignment warning at kmean.v(85): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(86) " "Verilog HDL assignment warning at kmean.v(86): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(87) " "Verilog HDL assignment warning at kmean.v(87): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(88) " "Verilog HDL assignment warning at kmean.v(88): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(89) " "Verilog HDL assignment warning at kmean.v(89): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 kmean.v(111) " "Verilog HDL assignment warning at kmean.v(111): truncated value with size 32 to match size of target (7)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 kmean.v(112) " "Verilog HDL assignment warning at kmean.v(112): truncated value with size 32 to match size of target (5)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 kmean.v(124) " "Verilog HDL assignment warning at kmean.v(124): truncated value with size 32 to match size of target (18)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 kmean.v(130) " "Verilog HDL assignment warning at kmean.v(130): truncated value with size 32 to match size of target (7)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 kmean.v(187) " "Verilog HDL assignment warning at kmean.v(187): truncated value with size 32 to match size of target (18)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(210) " "Verilog HDL assignment warning at kmean.v(210): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(216) " "Verilog HDL assignment warning at kmean.v(216): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 kmean.v(224) " "Verilog HDL assignment warning at kmean.v(224): truncated value with size 32 to match size of target (8)" {  } { { "kmean.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619068432001 "|kmean"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divder divder:dv " "Elaborating entity \"divder\" for hierarchy \"divder:dv\"" {  } { { "kmean.v" "dv" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068432008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divder:dv\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divder:dv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divder.v" "LPM_DIVIDE_component" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/divder.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068432359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divder:dv\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divder:dv\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divder.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/divder.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068432364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divder:dv\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divder:dv\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068432364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068432364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068432364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 32 " "Parameter \"lpm_pipeline\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068432364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068432364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068432364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068432364 ""}  } { { "divder.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/divder.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619068432364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4jt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jt " "Found entity 1: lpm_divide_4jt" {  } { { "db/lpm_divide_4jt.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/db/lpm_divide_4jt.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619068432397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068432397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_4jt divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_4jt:auto_generated " "Elaborating entity \"lpm_divide_4jt\" for hierarchy \"divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_4jt:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "e:/intel20.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068432398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_aai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_aai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_aai " "Found entity 1: sign_div_unsign_aai" {  } { { "db/sign_div_unsign_aai.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/db/sign_div_unsign_aai.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619068432407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068432407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_aai divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_4jt:auto_generated\|sign_div_unsign_aai:divider " "Elaborating entity \"sign_div_unsign_aai\" for hierarchy \"divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_4jt:auto_generated\|sign_div_unsign_aai:divider\"" {  } { { "db/lpm_divide_4jt.tdf" "divider" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/db/lpm_divide_4jt.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068432407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_plf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_plf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_plf " "Found entity 1: alt_u_div_plf" {  } { { "db/alt_u_div_plf.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/db/alt_u_div_plf.tdf" 51 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619068432504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068432504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_plf divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_4jt:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_plf:divider " "Elaborating entity \"alt_u_div_plf\" for hierarchy \"divder:dv\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_4jt:auto_generated\|sign_div_unsign_aai:divider\|alt_u_div_plf:divider\"" {  } { { "db/sign_div_unsign_aai.tdf" "divider" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/db/sign_div_unsign_aai.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068432504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mb mb:mem " "Elaborating entity \"mb\" for hierarchy \"mb:mem\"" {  } { { "kmean.v" "mem" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/kmean.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068432690 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "mb:mem\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"mb:mem\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 100 " "Parameter NUMWORDS_A set to 100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 100 " "Parameter NUMWORDS_B set to 100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1619068433745 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1619068433745 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619068433745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mb:mem\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"mb:mem\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068433779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mb:mem\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"mb:mem\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 100 " "Parameter \"NUMWORDS_A\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 100 " "Parameter \"NUMWORDS_B\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619068433779 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619068433779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s5n1 " "Found entity 1: altsyncram_s5n1" {  } { { "db/altsyncram_s5n1.tdf" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/sequantial/db/altsyncram_s5n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619068433818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068433818 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1619068433927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619068434599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1619068434926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619068435109 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619068435109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1117 " "Implemented 1117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619068435215 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619068435215 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1064 " "Implemented 1064 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619068435215 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619068435215 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1619068435215 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619068435215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619068435232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 22 08:13:55 2021 " "Processing ended: Thu Apr 22 08:13:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619068435232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619068435232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619068435232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619068435232 ""}
