; P shift, par_12_321t_mpp
		DC	CLK2+P_DELAY+SDEF+P1H+P2H+P3L+TGH
		DC	CLK2+P_DELAY+SDEF+P1H+P2L+P3L+TGH
		DC	CLK2+P_DELAY+SDEF+P1H+P2L+P3H+TGH
		DC	CLK2+P_DELAY+SDEF+P1L+P2L+P3H+TGH
		DC	CLK2+P_DELAY+SDEF+P1L+P2H+P3H+TGH
		DC	CLK2+P_DELAY+SDEF+P1L+P2H+P3L+TGL
