// Seed: 645680647
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  logic id_2;
endmodule
`timescale 1ps / 1 ps
