

================================================================
== Vitis HLS Report for 'fft1D_512_Pipeline_loop6_twiddles'
================================================================
* Date:           Thu May 29 21:12:26 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        TRANS_FFT
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  6.054 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7647|     7647|  61.176 us|  61.176 us|  7647|  7647|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sin_or_cos_double_s_fu_474  |sin_or_cos_double_s  |        8|        8|  64.000 ns|  64.000 ns|    1|    1|      yes|
        +--------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop6_twiddles  |     7645|     7645|        47|         17|          1|   448|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     812|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|    1646|    -|
|Register             |        -|     -|     4640|     544|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|     4640|    3002|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |sitodp_32ns_64_2_no_dsp_1_U60  |sitodp_32ns_64_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                          |                           |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln250_1_fu_776_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln250_fu_744_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln28_fu_1036_p2     |         +|   0|  0|  12|           4|           1|
    |ap_condition_1393       |       and|   0|  0|   2|           1|           1|
    |icmp_ln250_fu_738_p2    |      icmp|   0|  0|  16|           9|           8|
    |icmp_ln28_1_fu_1041_p2  |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln28_fu_756_p2     |      icmp|   0|  0|  12|           4|           5|
    |or_ln115_fu_762_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln253_fu_802_p2      |        or|   0|  0|   9|           9|           1|
    |or_ln254_fu_880_p2      |        or|   0|  0|   9|           9|           2|
    |or_ln255_fu_814_p2      |        or|   0|  0|   9|           9|           2|
    |or_ln256_fu_907_p2      |        or|   0|  0|   9|           9|           3|
    |or_ln257_fu_858_p2      |        or|   0|  0|   9|           9|           3|
    |or_ln258_fu_891_p2      |        or|   0|  0|   9|           9|           3|
    |or_ln259_fu_869_p2      |        or|   0|  0|   9|           9|           3|
    |select_ln115_fu_768_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln250_fu_782_p3  |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln271_1_fu_937_p2   |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_2_fu_983_p2   |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_3_fu_997_p2   |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_4_fu_952_p2   |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_5_fu_968_p2   |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_6_fu_1012_p2  |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_7_fu_1022_p2  |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_8_fu_1056_p2  |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_9_fu_1066_p2  |       xor|   0|  0|  65|          64|          65|
    |xor_ln271_fu_922_p2     |       xor|   0|  0|  65|          64|          65|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 812|         745|         700|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |DATA_x_r_address0                      |  49|          9|    9|         81|
    |DATA_x_r_address1                      |  49|          9|    9|         81|
    |DATA_x_r_d0                            |  14|          3|   64|        192|
    |DATA_x_r_d1                            |  20|          4|   64|        256|
    |DATA_y_r_address0                      |  49|          9|    9|         81|
    |DATA_y_r_address1                      |  49|          9|    9|         81|
    |DATA_y_r_d0                            |  14|          3|   64|        192|
    |DATA_y_r_d1                            |  20|          4|   64|        256|
    |ap_NS_fsm                              |  86|         18|    1|         18|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load                |   9|          2|    4|          8|
    |ap_sig_allocacmp_tid_load              |   9|          2|    7|         14|
    |data_x_address0                        |  54|         10|    3|         30|
    |data_x_address1                        |  49|          9|    3|         27|
    |data_x_d0                              |  26|          5|   64|        320|
    |data_x_d1                              |  20|          4|   64|        256|
    |data_y_address0                        |  54|         10|    3|         30|
    |data_y_address1                        |  49|          9|    3|         27|
    |data_y_d0                              |  26|          5|   64|        320|
    |data_y_d1                              |  20|          4|   64|        256|
    |grp_fu_494_opcode                      |  14|          3|    2|          6|
    |grp_fu_494_p0                          |  59|         11|   64|        704|
    |grp_fu_494_p1                          |  65|         13|   64|        832|
    |grp_fu_499_opcode                      |  14|          3|    2|          6|
    |grp_fu_499_p0                          |  65|         13|   64|        832|
    |grp_fu_499_p1                          |  59|         11|   64|        704|
    |grp_fu_504_opcode                      |  14|          3|    2|          6|
    |grp_fu_504_p0                          |  54|         10|   64|        640|
    |grp_fu_504_p1                          |  59|         11|   64|        704|
    |grp_fu_509_opcode                      |  14|          3|    2|          6|
    |grp_fu_509_p0                          |  59|         11|   64|        704|
    |grp_fu_509_p1                          |  59|         11|   64|        704|
    |grp_fu_514_opcode                      |  14|          3|    2|          6|
    |grp_fu_514_p0                          |  26|          5|   64|        320|
    |grp_fu_514_p1                          |  31|          6|   64|        384|
    |grp_fu_519_opcode                      |  14|          3|    2|          6|
    |grp_fu_519_p0                          |  26|          5|   64|        320|
    |grp_fu_519_p1                          |  31|          6|   64|        384|
    |grp_fu_540_p0                          |  37|          7|   64|        448|
    |grp_fu_540_p1                          |  26|          5|   64|        320|
    |grp_fu_546_p0                          |  31|          6|   64|        384|
    |grp_fu_546_p1                          |  20|          4|   64|        256|
    |grp_fu_551_p0                          |  26|          5|   64|        320|
    |grp_fu_551_p1                          |  26|          5|   64|        320|
    |grp_fu_559_p0                          |  14|          3|   64|        192|
    |grp_fu_559_p1                          |  14|          3|   64|        192|
    |grp_fu_568_p0                          |  14|          3|   32|         96|
    |grp_sin_or_cos_double_s_fu_474_do_cos  |  14|          3|    1|          3|
    |indvar_flatten6_fu_116                 |   9|          2|    9|         18|
    |j_fu_108                               |   9|          2|    4|          8|
    |tid_fu_112                             |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |1646|        321| 1931|      12393|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |DATA_x_addr_1_reg_1124                       |   6|   0|    9|          3|
    |DATA_x_addr_2_reg_1222                       |   6|   0|    9|          3|
    |DATA_x_addr_3_reg_1130                       |   6|   0|    9|          3|
    |DATA_x_addr_4_reg_1282                       |   6|   0|    9|          3|
    |DATA_x_addr_5_reg_1179                       |   6|   0|    9|          3|
    |DATA_x_addr_6_reg_1233                       |   6|   0|    9|          3|
    |DATA_x_addr_7_reg_1185                       |   6|   0|    9|          3|
    |DATA_x_addr_reg_1271                         |   6|   0|    9|          3|
    |DATA_x_load_3_reg_1239                       |  64|   0|   64|          0|
    |DATA_y_addr_1_reg_1136                       |   6|   0|    9|          3|
    |DATA_y_addr_2_reg_1244                       |   6|   0|    9|          3|
    |DATA_y_addr_3_reg_1142                       |   6|   0|    9|          3|
    |DATA_y_addr_4_reg_1304                       |   6|   0|    9|          3|
    |DATA_y_addr_5_reg_1201                       |   6|   0|    9|          3|
    |DATA_y_addr_6_reg_1255                       |   6|   0|    9|          3|
    |DATA_y_addr_7_reg_1207                       |   6|   0|    9|          3|
    |DATA_y_addr_reg_1293                         |   6|   0|    9|          3|
    |DATA_y_load_3_reg_1261                       |  64|   0|   64|          0|
    |add13_reg_1437                               |  64|   0|   64|          0|
    |add14_reg_1442                               |  64|   0|   64|          0|
    |ap_CS_fsm                                    |  17|   0|   17|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg             |   1|   0|    1|          0|
    |c0_x_10_reg_1459                             |  64|   0|   64|          0|
    |c0_x_11_reg_1469                             |  64|   0|   64|          0|
    |c0_x_1_reg_1168                              |  64|   0|   64|          0|
    |c0_x_3_reg_1174                              |  64|   0|   64|          0|
    |c0_x_5_reg_1373                              |  64|   0|   64|          0|
    |c0_x_9_reg_1395                              |  64|   0|   64|          0|
    |c0_y_10_reg_1464                             |  64|   0|   64|          0|
    |c0_y_11_reg_1475                             |  64|   0|   64|          0|
    |c0_y_1_reg_1190                              |  64|   0|   64|          0|
    |c0_y_3_reg_1196                              |  64|   0|   64|          0|
    |c0_y_5_reg_1379                              |  64|   0|   64|          0|
    |c0_y_9_reg_1401                              |  64|   0|   64|          0|
    |conv2_i1_reg_1212                            |  64|   0|   64|          0|
    |conv_i1_reg_1266                             |  64|   0|   64|          0|
    |data_x_addr_8_reg_1158                       |   3|   0|    3|          0|
    |data_y_addr_8_reg_1163                       |   3|   0|    3|          0|
    |grp_sin_or_cos_double_s_fu_474_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln250_reg_1101                          |   1|   0|    1|          0|
    |icmp_ln28_1_reg_1433                         |   1|   0|    1|          0|
    |icmp_ln28_1_reg_1433_pp0_iter1_reg           |   1|   0|    1|          0|
    |indvar_flatten6_fu_116                       |   9|   0|    9|          0|
    |j_fu_108                                     |   4|   0|    4|          0|
    |mul_reg_1417                                 |  64|   0|   64|          0|
    |or_ln115_reg_1105                            |   1|   0|    1|          0|
    |or_ln115_reg_1105_pp0_iter1_reg              |   1|   0|    1|          0|
    |phi_x_reg_1501                               |  64|   0|   64|          0|
    |phi_y_reg_1507                               |  64|   0|   64|          0|
    |reg_572                                      |  64|   0|   64|          0|
    |reg_580                                      |  64|   0|   64|          0|
    |reg_588                                      |  64|   0|   64|          0|
    |reg_595                                      |  64|   0|   64|          0|
    |reg_602                                      |  64|   0|   64|          0|
    |reg_608                                      |  64|   0|   64|          0|
    |reg_614                                      |  64|   0|   64|          0|
    |reg_622                                      |  64|   0|   64|          0|
    |reg_630                                      |  64|   0|   64|          0|
    |reg_636                                      |  64|   0|   64|          0|
    |reg_644                                      |  64|   0|   64|          0|
    |reg_652                                      |  64|   0|   64|          0|
    |reg_659                                      |  64|   0|   64|          0|
    |reg_666                                      |  64|   0|   64|          0|
    |reg_672                                      |  64|   0|   64|          0|
    |reg_678                                      |  64|   0|   64|          0|
    |reg_684                                      |  64|   0|   64|          0|
    |reg_691                                      |  64|   0|   64|          0|
    |reg_697                                      |  64|   0|   64|          0|
    |reg_704                                      |  64|   0|   64|          0|
    |reg_710                                      |  64|   0|   64|          0|
    |reg_715                                      |  64|   0|   64|          0|
    |select_ln115_reg_1109                        |   4|   0|    4|          0|
    |shl_ln5_reg_1114                             |   6|   0|    9|          3|
    |sub14_reg_1533                               |  64|   0|   64|          0|
    |sub15_reg_1539                               |  64|   0|   64|          0|
    |sub1_reg_1345                                |  64|   0|   64|          0|
    |sub7_reg_1447                                |  64|   0|   64|          0|
    |sub8_reg_1453                                |  64|   0|   64|          0|
    |tid_fu_112                                   |   7|   0|    7|          0|
    |tmp_1_1_reg_1339                             |  64|   0|   64|          0|
    |xor_ln271_6_reg_1407                         |  64|   0|   64|          0|
    |xor_ln271_7_reg_1412                         |  64|   0|   64|          0|
    |xor_ln271_8_reg_1481                         |  64|   0|   64|          0|
    |xor_ln271_9_reg_1486                         |  64|   0|   64|          0|
    |DATA_x_addr_1_reg_1124                       |  64|  32|    9|          3|
    |DATA_x_addr_2_reg_1222                       |  64|  32|    9|          3|
    |DATA_x_addr_3_reg_1130                       |  64|  32|    9|          3|
    |DATA_x_addr_4_reg_1282                       |  64|  32|    9|          3|
    |DATA_x_addr_5_reg_1179                       |  64|  32|    9|          3|
    |DATA_x_addr_6_reg_1233                       |  64|  32|    9|          3|
    |DATA_x_addr_7_reg_1185                       |  64|  32|    9|          3|
    |DATA_y_addr_1_reg_1136                       |  64|  32|    9|          3|
    |DATA_y_addr_2_reg_1244                       |  64|  32|    9|          3|
    |DATA_y_addr_3_reg_1142                       |  64|  32|    9|          3|
    |DATA_y_addr_4_reg_1304                       |  64|  32|    9|          3|
    |DATA_y_addr_5_reg_1201                       |  64|  32|    9|          3|
    |DATA_y_addr_6_reg_1255                       |  64|  32|    9|          3|
    |DATA_y_addr_7_reg_1207                       |  64|  32|    9|          3|
    |data_x_addr_8_reg_1158                       |  64|  32|    3|          0|
    |data_y_addr_8_reg_1163                       |  64|  32|    3|          0|
    |icmp_ln250_reg_1101                          |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |4640| 544| 3736|         93|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1602_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1602_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1602_p_opcode                     |  out|    2|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1602_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1602_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1607_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1607_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1607_p_opcode                     |  out|    2|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1607_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1607_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1612_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1612_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1612_p_opcode                     |  out|    2|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1612_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1612_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1617_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1617_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1617_p_opcode                     |  out|    2|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1617_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1617_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1622_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1622_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1622_p_opcode                     |  out|    2|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1622_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1622_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1627_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1627_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1627_p_opcode                     |  out|    2|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1627_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1627_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1650_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1650_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1650_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1650_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1655_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1655_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1655_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1655_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1662_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1662_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1662_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1662_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1667_p_din0                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1667_p_din1                       |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1667_p_dout0                      |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_fu_1667_p_ce                         |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_sin_or_cos_double_s_fu_5138_p_din1   |  out|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_sin_or_cos_double_s_fu_5138_p_din2   |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_sin_or_cos_double_s_fu_5138_p_dout0  |   in|   64|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_sin_or_cos_double_s_fu_5138_p_ce     |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_sin_or_cos_double_s_fu_5138_p_start  |  out|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_sin_or_cos_double_s_fu_5138_p_ready  |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_sin_or_cos_double_s_fu_5138_p_done   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|grp_sin_or_cos_double_s_fu_5138_p_idle   |   in|    1|  ap_ctrl_hs|  fft1D_512_Pipeline_loop6_twiddles|  return value|
|data_x_address0                          |  out|    3|   ap_memory|                             data_x|         array|
|data_x_ce0                               |  out|    1|   ap_memory|                             data_x|         array|
|data_x_we0                               |  out|    1|   ap_memory|                             data_x|         array|
|data_x_d0                                |  out|   64|   ap_memory|                             data_x|         array|
|data_x_q0                                |   in|   64|   ap_memory|                             data_x|         array|
|data_x_address1                          |  out|    3|   ap_memory|                             data_x|         array|
|data_x_ce1                               |  out|    1|   ap_memory|                             data_x|         array|
|data_x_we1                               |  out|    1|   ap_memory|                             data_x|         array|
|data_x_d1                                |  out|   64|   ap_memory|                             data_x|         array|
|data_x_q1                                |   in|   64|   ap_memory|                             data_x|         array|
|data_y_address0                          |  out|    3|   ap_memory|                             data_y|         array|
|data_y_ce0                               |  out|    1|   ap_memory|                             data_y|         array|
|data_y_we0                               |  out|    1|   ap_memory|                             data_y|         array|
|data_y_d0                                |  out|   64|   ap_memory|                             data_y|         array|
|data_y_q0                                |   in|   64|   ap_memory|                             data_y|         array|
|data_y_address1                          |  out|    3|   ap_memory|                             data_y|         array|
|data_y_ce1                               |  out|    1|   ap_memory|                             data_y|         array|
|data_y_we1                               |  out|    1|   ap_memory|                             data_y|         array|
|data_y_d1                                |  out|   64|   ap_memory|                             data_y|         array|
|data_y_q1                                |   in|   64|   ap_memory|                             data_y|         array|
|DATA_x_r_address0                        |  out|    9|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_ce0                             |  out|    1|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_we0                             |  out|    1|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_d0                              |  out|   64|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_q0                              |   in|   64|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_address1                        |  out|    9|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_ce1                             |  out|    1|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_we1                             |  out|    1|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_d1                              |  out|   64|   ap_memory|                           DATA_x_r|         array|
|DATA_x_r_q1                              |   in|   64|   ap_memory|                           DATA_x_r|         array|
|DATA_y_r_address0                        |  out|    9|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_ce0                             |  out|    1|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_we0                             |  out|    1|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_d0                              |  out|   64|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_q0                              |   in|   64|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_address1                        |  out|    9|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_ce1                             |  out|    1|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_we1                             |  out|    1|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_d1                              |  out|   64|   ap_memory|                           DATA_y_r|         array|
|DATA_y_r_q1                              |   in|   64|   ap_memory|                           DATA_y_r|         array|
|twiddles8_reversed8_address0             |  out|    3|   ap_memory|                twiddles8_reversed8|         array|
|twiddles8_reversed8_ce0                  |  out|    1|   ap_memory|                twiddles8_reversed8|         array|
|twiddles8_reversed8_q0                   |   in|   32|   ap_memory|                twiddles8_reversed8|         array|
+-----------------------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 17, depth = 47


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 1
  Pipeline-0 : II = 17, D = 47, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.05>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 50 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tid = alloca i32 1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 51 'alloca' 'tid' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 52 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten6"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 54 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 0, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 54 'store' 'store_ln115' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 55 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 1, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 55 'store' 'store_ln25' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc.i166"   --->   Operation 56 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.i166.split"   --->   Operation 57 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i9 %indvar_flatten6" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 58 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.71ns)   --->   "%icmp_ln250 = icmp_eq  i9 %indvar_flatten6_load, i9 448" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 59 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.71ns)   --->   "%add_ln250 = add i9 %indvar_flatten6_load, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 60 'add' 'add_ln250' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %twiddles8.exit167, void %for.inc1230.preheader.exitStub" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 61 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 62 'load' 'j_load' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tid_load = load i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 63 'load' 'tid_load' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln28 = icmp_eq  i4 %j_load, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 64 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.12ns)   --->   "%or_ln115 = or i1 %icmp_ln28, i1 %first_iter_1" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 65 'or' 'or_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.35ns)   --->   "%select_ln115 = select i1 %icmp_ln28, i4 1, i4 %j_load" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 66 'select' 'select_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln250_1 = add i7 %tid_load, i7 1" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 67 'add' 'add_ln250_1' <Predicate = (!icmp_ln250)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.30ns)   --->   "%select_ln250 = select i1 %icmp_ln28, i7 %add_ln250_1, i7 %tid_load" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 68 'select' 'select_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i7 %select_ln250" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 69 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln252, i3 0" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 70 'bitconcatenate' 'shl_ln5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%or_ln253 = or i9 %shl_ln5, i9 1" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 71 'or' 'or_ln253' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i9 %or_ln253" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 72 'zext' 'zext_ln253' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%DATA_x_addr_1 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln253" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 73 'getelementptr' 'DATA_x_addr_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.20ns)   --->   "%c0_x_1 = load i9 %DATA_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 74 'load' 'c0_x_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln255 = or i9 %shl_ln5, i9 3" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 75 'or' 'or_ln255' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i9 %or_ln255" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 76 'zext' 'zext_ln255' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%DATA_x_addr_3 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln255" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 77 'getelementptr' 'DATA_x_addr_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.20ns)   --->   "%c0_x_3 = load i9 %DATA_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 78 'load' 'c0_x_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%DATA_y_addr_1 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln253" [data/benchmarks/trans_fft/transposed_fft.c:262]   --->   Operation 79 'getelementptr' 'DATA_y_addr_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.20ns)   --->   "%c0_y_1 = load i9 %DATA_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:262]   --->   Operation 80 'load' 'c0_y_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%DATA_y_addr_3 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln255" [data/benchmarks/trans_fft/transposed_fft.c:264]   --->   Operation 81 'getelementptr' 'DATA_y_addr_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (1.20ns)   --->   "%c0_y_3 = load i9 %DATA_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:264]   --->   Operation 82 'load' 'c0_y_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %or_ln115, void %for.inc.i166.split, void %for.first.iter.for.inc.i166" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 83 'br' 'br_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%hi_3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln250, i32 3, i32 5" [data/benchmarks/trans_fft/transposed_fft.c:274]   --->   Operation 84 'partselect' 'hi_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i3 %hi_3" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 85 'zext' 'zext_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (4.65ns)   --->   "%conv2_i1 = sitodp i32 %zext_ln115" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 86 'sitodp' 'conv2_i1' <Predicate = (!icmp_ln250)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln115" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 87 'zext' 'zext_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 88 'getelementptr' 'twiddles8_reversed8_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 89 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln250)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_x_addr_8 = getelementptr i64 %data_x, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 90 'getelementptr' 'data_x_addr_8' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_y_addr_8 = getelementptr i64 %data_y, i64 0, i64 %zext_ln28" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 91 'getelementptr' 'data_y_addr_8' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.38ns)   --->   "%store_ln250 = store i9 %add_ln250, i9 %indvar_flatten6" [data/benchmarks/trans_fft/transposed_fft.c:250]   --->   Operation 92 'store' 'store_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.38>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%store_ln115 = store i7 %select_ln250, i7 %tid" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 93 'store' 'store_ln115' <Predicate = (!icmp_ln250)> <Delay = 0.38>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i166" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 94 'br' 'br_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 95 [1/2] (1.20ns)   --->   "%c0_x_1 = load i9 %DATA_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:253]   --->   Operation 95 'load' 'c0_x_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 96 [1/2] (1.20ns)   --->   "%c0_x_3 = load i9 %DATA_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:255]   --->   Operation 96 'load' 'c0_x_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln257 = or i9 %shl_ln5, i9 5" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 97 'or' 'or_ln257' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i9 %or_ln257" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 98 'zext' 'zext_ln257' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%DATA_x_addr_5 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln257" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 99 'getelementptr' 'DATA_x_addr_5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (1.20ns)   --->   "%DATA_x_load_1 = load i9 %DATA_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 100 'load' 'DATA_x_load_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln259 = or i9 %shl_ln5, i9 7" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 101 'or' 'or_ln259' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln259 = zext i9 %or_ln259" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 102 'zext' 'zext_ln259' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%DATA_x_addr_7 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln259" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 103 'getelementptr' 'DATA_x_addr_7' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (1.20ns)   --->   "%DATA_x_load_3 = load i9 %DATA_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 104 'load' 'DATA_x_load_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 105 [1/2] (1.20ns)   --->   "%c0_y_1 = load i9 %DATA_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:262]   --->   Operation 105 'load' 'c0_y_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 106 [1/2] (1.20ns)   --->   "%c0_y_3 = load i9 %DATA_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:264]   --->   Operation 106 'load' 'c0_y_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%DATA_y_addr_5 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln257" [data/benchmarks/trans_fft/transposed_fft.c:266]   --->   Operation 107 'getelementptr' 'DATA_y_addr_5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (1.20ns)   --->   "%DATA_y_load_1 = load i9 %DATA_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:266]   --->   Operation 108 'load' 'DATA_y_load_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%DATA_y_addr_7 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln259" [data/benchmarks/trans_fft/transposed_fft.c:268]   --->   Operation 109 'getelementptr' 'DATA_y_addr_7' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (1.20ns)   --->   "%DATA_y_load_3 = load i9 %DATA_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:268]   --->   Operation 110 'load' 'DATA_y_load_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 111 [1/2] (4.65ns)   --->   "%conv2_i1 = sitodp i32 %zext_ln115" [data/benchmarks/trans_fft/transposed_fft.c:115]   --->   Operation 111 'sitodp' 'conv2_i1' <Predicate = (!icmp_ln250)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 112 [1/2] (0.69ns)   --->   "%twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 112 'load' 'twiddles8_reversed8_load' <Predicate = (!icmp_ln250)> <Delay = 0.69> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_2 : Operation 113 [2/2] (4.65ns)   --->   "%conv_i1 = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 113 'sitodp' 'conv_i1' <Predicate = (!icmp_ln250)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln254 = or i9 %shl_ln5, i9 2" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 114 'or' 'or_ln254' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i9 %or_ln254" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 115 'zext' 'zext_ln254' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%DATA_x_addr_2 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln254" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 116 'getelementptr' 'DATA_x_addr_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 117 [2/2] (1.20ns)   --->   "%c0_x_2 = load i9 %DATA_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 117 'load' 'c0_x_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 118 [1/2] (1.20ns)   --->   "%DATA_x_load_1 = load i9 %DATA_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:257]   --->   Operation 118 'load' 'DATA_x_load_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln258 = or i9 %shl_ln5, i9 6" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 119 'or' 'or_ln258' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i9 %or_ln258" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 120 'zext' 'zext_ln258' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%DATA_x_addr_6 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln258" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 121 'getelementptr' 'DATA_x_addr_6' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 122 [2/2] (1.20ns)   --->   "%DATA_x_load_2 = load i9 %DATA_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 122 'load' 'DATA_x_load_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 123 [1/2] (1.20ns)   --->   "%DATA_x_load_3 = load i9 %DATA_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:259]   --->   Operation 123 'load' 'DATA_x_load_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%DATA_y_addr_2 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln254" [data/benchmarks/trans_fft/transposed_fft.c:263]   --->   Operation 124 'getelementptr' 'DATA_y_addr_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 125 [2/2] (1.20ns)   --->   "%c0_y_2 = load i9 %DATA_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:263]   --->   Operation 125 'load' 'c0_y_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 126 [1/2] (1.20ns)   --->   "%DATA_y_load_1 = load i9 %DATA_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:266]   --->   Operation 126 'load' 'DATA_y_load_1' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%DATA_y_addr_6 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln258" [data/benchmarks/trans_fft/transposed_fft.c:267]   --->   Operation 127 'getelementptr' 'DATA_y_addr_6' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (1.20ns)   --->   "%DATA_y_load_2 = load i9 %DATA_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:267]   --->   Operation 128 'load' 'DATA_y_load_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 129 [1/2] (1.20ns)   --->   "%DATA_y_load_3 = load i9 %DATA_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:268]   --->   Operation 129 'load' 'DATA_y_load_3' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 130 [4/4] (4.62ns)   --->   "%c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 130 'dadd' 'c0_x_6' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [4/4] (4.62ns)   --->   "%c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 131 'dadd' 'c0_y_6' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [4/4] (4.58ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 132 'dsub' 'tmp_1' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [4/4] (4.58ns)   --->   "%sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 133 'dsub' 'sub' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [4/4] (4.64ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 134 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln250)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [4/4] (4.64ns)   --->   "%sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 135 'dsub' 'sub2' <Predicate = (!icmp_ln250)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/2] (4.65ns)   --->   "%conv_i1 = sitodp i32 %twiddles8_reversed8_load" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 136 'sitodp' 'conv_i1' <Predicate = (!icmp_ln250)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.82>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i9 %shl_ln5" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 137 'zext' 'zext_ln252' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%DATA_x_addr = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln252" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 138 'getelementptr' 'DATA_x_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 139 [2/2] (1.20ns)   --->   "%c0_x = load i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 139 'load' 'c0_x' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 140 [1/2] (1.20ns)   --->   "%c0_x_2 = load i9 %DATA_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:254]   --->   Operation 140 'load' 'c0_x_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln256 = or i9 %shl_ln5, i9 4" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 141 'or' 'or_ln256' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln256 = zext i9 %or_ln256" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 142 'zext' 'zext_ln256' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%DATA_x_addr_4 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln256" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 143 'getelementptr' 'DATA_x_addr_4' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 144 [2/2] (1.20ns)   --->   "%DATA_x_load = load i9 %DATA_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 144 'load' 'DATA_x_load' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 145 [1/2] (1.20ns)   --->   "%DATA_x_load_2 = load i9 %DATA_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:258]   --->   Operation 145 'load' 'DATA_x_load_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%DATA_y_addr = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln252" [data/benchmarks/trans_fft/transposed_fft.c:261]   --->   Operation 146 'getelementptr' 'DATA_y_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (1.20ns)   --->   "%c0_y = load i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:261]   --->   Operation 147 'load' 'c0_y' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 148 [1/2] (1.20ns)   --->   "%c0_y_2 = load i9 %DATA_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:263]   --->   Operation 148 'load' 'c0_y_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%DATA_y_addr_4 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln256" [data/benchmarks/trans_fft/transposed_fft.c:265]   --->   Operation 149 'getelementptr' 'DATA_y_addr_4' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (1.20ns)   --->   "%DATA_y_load = load i9 %DATA_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:265]   --->   Operation 150 'load' 'DATA_y_load' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 151 [1/2] (1.20ns)   --->   "%DATA_y_load_2 = load i9 %DATA_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:267]   --->   Operation 151 'load' 'DATA_y_load_2' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_4 : Operation 152 [3/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 152 'dadd' 'c0_x_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [3/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 153 'dadd' 'c0_y_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [3/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 154 'dsub' 'tmp_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [3/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 155 'dsub' 'sub' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [4/4] (4.62ns)   --->   "%add = dadd i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 156 'dadd' 'add' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [4/4] (4.62ns)   --->   "%add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 157 'dadd' 'add1' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [4/4] (4.58ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 158 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [4/4] (4.58ns)   --->   "%sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 159 'dsub' 'sub1' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [4/4] (4.64ns)   --->   "%add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 160 'dadd' 'add2' <Predicate = (!icmp_ln250)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [4/4] (4.64ns)   --->   "%add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 161 'dadd' 'add3' <Predicate = (!icmp_ln250)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [3/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 162 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [3/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 163 'dsub' 'sub2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [4/4] (4.81ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 164 'dmul' 'mul_i1' <Predicate = (!icmp_ln250)> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.82>
ST_5 : Operation 165 [1/2] (1.20ns)   --->   "%c0_x = load i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:252]   --->   Operation 165 'load' 'c0_x' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 166 [1/2] (1.20ns)   --->   "%DATA_x_load = load i9 %DATA_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:256]   --->   Operation 166 'load' 'DATA_x_load' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 167 [1/2] (1.20ns)   --->   "%c0_y = load i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:261]   --->   Operation 167 'load' 'c0_y' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 168 [1/2] (1.20ns)   --->   "%DATA_y_load = load i9 %DATA_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:265]   --->   Operation 168 'load' 'DATA_y_load' <Predicate = (!icmp_ln250)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_5 : Operation 169 [4/4] (4.62ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 169 'dadd' 'c0_x_4' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [4/4] (4.62ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 170 'dadd' 'c0_y_4' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [4/4] (4.58ns)   --->   "%c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 171 'dsub' 'c0_x_5' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [4/4] (4.58ns)   --->   "%c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 172 'dsub' 'c0_y_5' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [2/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 173 'dadd' 'c0_x_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [2/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 174 'dadd' 'c0_y_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [2/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 175 'dsub' 'tmp_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [2/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 176 'dsub' 'sub' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [3/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 177 'dadd' 'add' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [3/4] (4.33ns)   --->   "%add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 178 'dadd' 'add1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [3/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 179 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [3/4] (4.33ns)   --->   "%sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 180 'dsub' 'sub1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [3/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 181 'dadd' 'add2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [3/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 182 'dadd' 'add3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [2/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 183 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [2/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 184 'dsub' 'sub2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [3/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 185 'dmul' 'mul_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 186 [3/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 186 'dadd' 'c0_x_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 187 [3/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 187 'dadd' 'c0_y_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 188 [3/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 188 'dsub' 'c0_x_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [3/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 189 'dsub' 'c0_y_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 190 [1/4] (4.33ns)   --->   "%c0_x_6 = dadd i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 190 'dadd' 'c0_x_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 191 [1/4] (4.33ns)   --->   "%c0_y_6 = dadd i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 191 'dadd' 'c0_y_6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 192 [1/4] (4.33ns)   --->   "%tmp_1 = dsub i64 %c0_x_1, i64 %DATA_x_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 192 'dsub' 'tmp_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/4] (4.33ns)   --->   "%sub = dsub i64 %c0_y_1, i64 %DATA_y_load_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 193 'dsub' 'sub' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [2/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 194 'dadd' 'add' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [2/4] (4.33ns)   --->   "%add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 195 'dadd' 'add1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [2/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 196 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [2/4] (4.33ns)   --->   "%sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 197 'dsub' 'sub1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [2/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 198 'dadd' 'add2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [2/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 199 'dadd' 'add3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/4] (4.33ns)   --->   "%tmp_1_2 = dsub i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 200 'dsub' 'tmp_1_2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/4] (4.33ns)   --->   "%sub2 = dsub i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 201 'dsub' 'sub2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [2/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 202 'dmul' 'mul_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 203 [2/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 203 'dadd' 'c0_x_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [2/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 204 'dadd' 'c0_y_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 205 [2/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 205 'dsub' 'c0_x_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [2/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 206 'dsub' 'c0_y_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 207 [1/4] (4.33ns)   --->   "%add = dadd i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 207 'dadd' 'add' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/4] (4.33ns)   --->   "%add1 = dadd i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 208 'dadd' 'add1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/4] (4.33ns)   --->   "%tmp_1_1 = dsub i64 %c0_x_2, i64 %DATA_x_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 209 'dsub' 'tmp_1_1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 210 [1/4] (4.33ns)   --->   "%sub1 = dsub i64 %c0_y_2, i64 %DATA_y_load_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 210 'dsub' 'sub1' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 211 [1/4] (4.33ns)   --->   "%add2 = dadd i64 %c0_x_3, i64 %DATA_x_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 211 'dadd' 'add2' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/4] (4.33ns)   --->   "%add3 = dadd i64 %c0_y_3, i64 %DATA_y_load_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 212 'dadd' 'add3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln271 = bitcast i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 213 'bitcast' 'bitcast_ln271' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (0.28ns)   --->   "%xor_ln271 = xor i64 %bitcast_ln271, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 214 'xor' 'xor_ln271' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%bitcast_ln271_1 = bitcast i64 %xor_ln271" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 215 'bitcast' 'bitcast_ln271_1' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 216 [4/4] (4.62ns)   --->   "%sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 216 'dsub' 'sub3' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln271_2 = bitcast i64 %tmp_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 217 'bitcast' 'bitcast_ln271_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (0.28ns)   --->   "%xor_ln271_1 = xor i64 %bitcast_ln271_2, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 218 'xor' 'xor_ln271_1' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%bitcast_ln271_3 = bitcast i64 %xor_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 219 'bitcast' 'bitcast_ln271_3' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 220 [4/4] (4.62ns)   --->   "%add4 = dadd i64 %bitcast_ln271_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 220 'dadd' 'add4' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln271_8 = bitcast i64 %tmp_1_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 221 'bitcast' 'bitcast_ln271_8' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 222 [1/1] (0.28ns)   --->   "%xor_ln271_4 = xor i64 %bitcast_ln271_8, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 222 'xor' 'xor_ln271_4' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln271_9 = bitcast i64 %xor_ln271_4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 223 'bitcast' 'bitcast_ln271_9' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln271_10 = bitcast i64 %sub2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 224 'bitcast' 'bitcast_ln271_10' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 225 [1/1] (0.28ns)   --->   "%xor_ln271_5 = xor i64 %bitcast_ln271_10, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 225 'xor' 'xor_ln271_5' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln271_11 = bitcast i64 %xor_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 226 'bitcast' 'bitcast_ln271_11' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_7 : Operation 227 [4/4] (4.58ns)   --->   "%sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 227 'dsub' 'sub5' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [4/4] (4.58ns)   --->   "%add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 228 'dadd' 'add6' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [1/4] (4.50ns)   --->   "%mul_i1 = dmul i64 %conv_i1, i64 -6.28319" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 229 'dmul' 'mul_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.81>
ST_8 : Operation 230 [1/4] (4.33ns)   --->   "%c0_x_4 = dadd i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 230 'dadd' 'c0_x_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 231 [1/4] (4.33ns)   --->   "%c0_y_4 = dadd i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 231 'dadd' 'c0_y_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 232 [1/4] (4.33ns)   --->   "%c0_x_5 = dsub i64 %c0_x, i64 %DATA_x_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 232 'dsub' 'c0_x_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/4] (4.33ns)   --->   "%c0_y_5 = dsub i64 %c0_y, i64 %DATA_y_load" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 233 'dsub' 'c0_y_5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [3/4] (4.33ns)   --->   "%sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 234 'dsub' 'sub3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [3/4] (4.33ns)   --->   "%add4 = dadd i64 %bitcast_ln271_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 235 'dadd' 'add4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [4/4] (4.81ns)   --->   "%mul8 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 236 'dmul' 'mul8' <Predicate = (!icmp_ln250)> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [4/4] (4.79ns)   --->   "%mul9 = dmul i64 %sub1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 237 'dmul' 'mul9' <Predicate = (!icmp_ln250)> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [3/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 238 'dsub' 'sub5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 239 [3/4] (4.33ns)   --->   "%add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 239 'dadd' 'add6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [4/4] (4.62ns)   --->   "%add7 = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 240 'dadd' 'add7' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 241 [4/4] (4.62ns)   --->   "%add8 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 241 'dadd' 'add8' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 242 [4/4] (4.58ns)   --->   "%tmp_3 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 242 'dsub' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [4/4] (4.58ns)   --->   "%sub6 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 243 'dsub' 'sub6' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 244 [4/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 244 'dmul' 'div_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.62>
ST_9 : Operation 245 [2/4] (4.33ns)   --->   "%sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 245 'dsub' 'sub3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 246 [2/4] (4.33ns)   --->   "%add4 = dadd i64 %bitcast_ln271_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 246 'dadd' 'add4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [3/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 247 'dmul' 'mul8' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [3/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 248 'dmul' 'mul9' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [2/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 249 'dsub' 'sub5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [2/4] (4.33ns)   --->   "%add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 250 'dadd' 'add6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [4/4] (4.62ns)   --->   "%c0_x_8 = dadd i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 251 'dadd' 'c0_x_8' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [4/4] (4.62ns)   --->   "%c0_y_8 = dadd i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 252 'dadd' 'c0_y_8' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [4/4] (4.58ns)   --->   "%c0_x_9 = dsub i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 253 'dsub' 'c0_x_9' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [4/4] (4.58ns)   --->   "%c0_y_9 = dsub i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 254 'dsub' 'c0_y_9' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 255 [3/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 255 'dadd' 'add7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [3/4] (4.33ns)   --->   "%add8 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 256 'dadd' 'add8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [3/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 257 'dsub' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [3/4] (4.33ns)   --->   "%sub6 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 258 'dsub' 'sub6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [3/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 259 'dmul' 'div_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.50>
ST_10 : Operation 260 [1/4] (4.33ns)   --->   "%sub3 = dsub i64 %tmp_1, i64 %bitcast_ln271_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 260 'dsub' 'sub3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/4] (4.33ns)   --->   "%add4 = dadd i64 %bitcast_ln271_3, i64 %sub" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 261 'dadd' 'add4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [2/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 262 'dmul' 'mul8' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [2/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 263 'dmul' 'mul9' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/4] (4.33ns)   --->   "%sub5 = dsub i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 264 'dsub' 'sub5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [1/4] (4.33ns)   --->   "%add6 = dadd i64 %bitcast_ln271_9, i64 %bitcast_ln271_11" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 265 'dadd' 'add6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [3/4] (4.33ns)   --->   "%c0_x_8 = dadd i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 266 'dadd' 'c0_x_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [3/4] (4.33ns)   --->   "%c0_y_8 = dadd i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 267 'dadd' 'c0_y_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 268 [3/4] (4.33ns)   --->   "%c0_x_9 = dsub i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 268 'dsub' 'c0_x_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 269 [3/4] (4.33ns)   --->   "%c0_y_9 = dsub i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 269 'dsub' 'c0_y_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [2/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 270 'dadd' 'add7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 271 [2/4] (4.33ns)   --->   "%add8 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 271 'dadd' 'add8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [2/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 272 'dsub' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 273 [2/4] (4.33ns)   --->   "%sub6 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 273 'dsub' 'sub6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 274 [2/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 274 'dmul' 'div_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.81>
ST_11 : Operation 275 [4/4] (4.81ns)   --->   "%c0_x_7 = dmul i64 %sub3, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 275 'dmul' 'c0_x_7' <Predicate = (!icmp_ln250)> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 276 [4/4] (4.79ns)   --->   "%c0_y_7 = dmul i64 %add4, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 276 'dmul' 'c0_y_7' <Predicate = (!icmp_ln250)> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/4] (4.50ns)   --->   "%mul8 = dmul i64 %tmp_1_1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 277 'dmul' 'mul8' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/4] (4.50ns)   --->   "%mul9 = dmul i64 %sub1, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 278 'dmul' 'mul9' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 279 [4/4] (4.50ns)   --->   "%mul = dmul i64 %sub5, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 279 'dmul' 'mul' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [4/4] (4.50ns)   --->   "%mul1 = dmul i64 %add6, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 280 'dmul' 'mul1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 281 [2/4] (4.33ns)   --->   "%c0_x_8 = dadd i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 281 'dadd' 'c0_x_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [2/4] (4.33ns)   --->   "%c0_y_8 = dadd i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 282 'dadd' 'c0_y_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [2/4] (4.33ns)   --->   "%c0_x_9 = dsub i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 283 'dsub' 'c0_x_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [2/4] (4.33ns)   --->   "%c0_y_9 = dsub i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 284 'dsub' 'c0_y_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [1/4] (4.33ns)   --->   "%add7 = dadd i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 285 'dadd' 'add7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/4] (4.33ns)   --->   "%add8 = dadd i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 286 'dadd' 'add8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/4] (4.33ns)   --->   "%tmp_3 = dsub i64 %c0_x_6, i64 %add2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 287 'dsub' 'tmp_3' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/4] (4.33ns)   --->   "%sub6 = dsub i64 %c0_y_6, i64 %add3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 288 'dsub' 'sub6' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/4] (4.50ns)   --->   "%div_i1 = dmul i64 %mul_i1, i64 0.015625" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 289 'dmul' 'div_i1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.91>
ST_12 : Operation 290 [3/4] (4.50ns)   --->   "%c0_x_7 = dmul i64 %sub3, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 290 'dmul' 'c0_x_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 291 [3/4] (4.50ns)   --->   "%c0_y_7 = dmul i64 %add4, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 291 'dmul' 'c0_y_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 292 [1/1] (0.00ns)   --->   "%bitcast_ln271_4 = bitcast i64 %sub1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 292 'bitcast' 'bitcast_ln271_4' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 293 [1/1] (0.28ns)   --->   "%xor_ln271_2 = xor i64 %bitcast_ln271_4, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 293 'xor' 'xor_ln271_2' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%bitcast_ln271_5 = bitcast i64 %xor_ln271_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 294 'bitcast' 'bitcast_ln271_5' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 295 [4/4] (4.62ns)   --->   "%sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 295 'dsub' 'sub4' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%bitcast_ln271_6 = bitcast i64 %tmp_1_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 296 'bitcast' 'bitcast_ln271_6' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (0.28ns)   --->   "%xor_ln271_3 = xor i64 %bitcast_ln271_6, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 297 'xor' 'xor_ln271_3' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln271_7 = bitcast i64 %xor_ln271_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 298 'bitcast' 'bitcast_ln271_7' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 299 [4/4] (4.62ns)   --->   "%add5 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 299 'dadd' 'add5' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 300 [3/4] (4.50ns)   --->   "%mul = dmul i64 %sub5, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 300 'dmul' 'mul' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 301 [3/4] (4.50ns)   --->   "%mul1 = dmul i64 %add6, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 301 'dmul' 'mul1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 302 [1/4] (4.33ns)   --->   "%c0_x_8 = dadd i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 302 'dadd' 'c0_x_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/4] (4.33ns)   --->   "%c0_y_8 = dadd i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 303 'dadd' 'c0_y_8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 304 [1/4] (4.33ns)   --->   "%c0_x_9 = dsub i64 %c0_x_4, i64 %add" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 304 'dsub' 'c0_x_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 305 [1/4] (4.33ns)   --->   "%c0_y_9 = dsub i64 %c0_y_4, i64 %add1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 305 'dsub' 'c0_y_9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 306 [4/4] (4.81ns)   --->   "%mul2 = dmul i64 %tmp_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 306 'dmul' 'mul2' <Predicate = (!icmp_ln250)> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln271_12 = bitcast i64 %sub6" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 307 'bitcast' 'bitcast_ln271_12' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 308 [1/1] (0.28ns)   --->   "%xor_ln271_6 = xor i64 %bitcast_ln271_12, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 308 'xor' 'xor_ln271_6' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%bitcast_ln271_14 = bitcast i64 %tmp_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 309 'bitcast' 'bitcast_ln271_14' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.28ns)   --->   "%xor_ln271_7 = xor i64 %bitcast_ln271_14, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 310 'xor' 'xor_ln271_7' <Predicate = (!icmp_ln250)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 311 [4/4] (4.79ns)   --->   "%mul3 = dmul i64 %sub6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 311 'dmul' 'mul3' <Predicate = (!icmp_ln250)> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [4/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 312 'dmul' 'phi' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.62>
ST_13 : Operation 313 [2/4] (4.50ns)   --->   "%c0_x_7 = dmul i64 %sub3, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 313 'dmul' 'c0_x_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 314 [2/4] (4.50ns)   --->   "%c0_y_7 = dmul i64 %add4, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 314 'dmul' 'c0_y_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 315 [3/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 315 'dsub' 'sub4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [3/4] (4.33ns)   --->   "%add5 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 316 'dadd' 'add5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [2/4] (4.50ns)   --->   "%mul = dmul i64 %sub5, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 317 'dmul' 'mul' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [2/4] (4.50ns)   --->   "%mul1 = dmul i64 %add6, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 318 'dmul' 'mul1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [3/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 319 'dmul' 'mul2' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [3/4] (4.50ns)   --->   "%mul3 = dmul i64 %sub6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 320 'dmul' 'mul3' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [4/4] (4.62ns)   --->   "%add9 = dadd i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 321 'dadd' 'add9' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [4/4] (4.62ns)   --->   "%add10 = dadd i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 322 'dadd' 'add10' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 323 [4/4] (4.58ns)   --->   "%sub9 = dsub i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 323 'dsub' 'sub9' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [4/4] (4.58ns)   --->   "%sub10 = dsub i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 324 'dsub' 'sub10' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [3/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 325 'dmul' 'phi' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.50>
ST_14 : Operation 326 [1/4] (4.50ns)   --->   "%c0_x_7 = dmul i64 %sub3, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 326 'dmul' 'c0_x_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 327 [1/4] (4.50ns)   --->   "%c0_y_7 = dmul i64 %add4, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 327 'dmul' 'c0_y_7' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 328 [2/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 328 'dsub' 'sub4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 329 [2/4] (4.33ns)   --->   "%add5 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 329 'dadd' 'add5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 330 [1/4] (4.50ns)   --->   "%mul = dmul i64 %sub5, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 330 'dmul' 'mul' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 331 [1/4] (4.50ns)   --->   "%mul1 = dmul i64 %add6, i64 0.707107" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 331 'dmul' 'mul1' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 332 [2/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 332 'dmul' 'mul2' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 333 [2/4] (4.50ns)   --->   "%mul3 = dmul i64 %sub6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 333 'dmul' 'mul3' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 334 [3/4] (4.33ns)   --->   "%add9 = dadd i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 334 'dadd' 'add9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 335 [3/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 335 'dadd' 'add10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 336 [3/4] (4.33ns)   --->   "%sub9 = dsub i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 336 'dsub' 'sub9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 337 [3/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 337 'dsub' 'sub10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 338 [2/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 338 'dmul' 'phi' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.62>
ST_15 : Operation 339 [1/4] (4.33ns)   --->   "%sub4 = dsub i64 %mul8, i64 %bitcast_ln271_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 339 'dsub' 'sub4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 340 [1/4] (4.33ns)   --->   "%add5 = dadd i64 %bitcast_ln271_7, i64 %mul9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 340 'dadd' 'add5' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 341 [1/4] (4.50ns)   --->   "%mul2 = dmul i64 %tmp_3, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 341 'dmul' 'mul2' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 342 [1/4] (4.50ns)   --->   "%mul3 = dmul i64 %sub6, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 342 'dmul' 'mul3' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 343 [2/4] (4.33ns)   --->   "%add9 = dadd i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 343 'dadd' 'add9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 344 [2/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 344 'dadd' 'add10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 345 [2/4] (4.33ns)   --->   "%sub9 = dsub i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 345 'dsub' 'sub9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 346 [2/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 346 'dsub' 'sub10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 347 [4/4] (4.62ns)   --->   "%add13 = dadd i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 347 'dadd' 'add13' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 348 [4/4] (4.62ns)   --->   "%add14 = dadd i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 348 'dadd' 'add14' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 349 [4/4] (4.58ns)   --->   "%tmp_4 = dsub i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 349 'dsub' 'tmp_4' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 350 [4/4] (4.58ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 350 'dsub' 'sub13' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 351 [1/4] (4.50ns)   --->   "%phi = dmul i64 %div_i1, i64 %conv2_i1" [data/benchmarks/trans_fft/transposed_fft.c:30->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 351 'dmul' 'phi' <Predicate = (!icmp_ln250)> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.53>
ST_16 : Operation 352 [1/1] (0.00ns)   --->   "%bitcast_ln271_13 = bitcast i64 %xor_ln271_6" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 352 'bitcast' 'bitcast_ln271_13' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_16 : Operation 353 [4/4] (4.62ns)   --->   "%sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 353 'dsub' 'sub7' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 354 [1/1] (0.00ns)   --->   "%bitcast_ln271_15 = bitcast i64 %xor_ln271_7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 354 'bitcast' 'bitcast_ln271_15' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_16 : Operation 355 [4/4] (4.62ns)   --->   "%sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 355 'dsub' 'sub8' <Predicate = (!icmp_ln250)> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 356 [1/4] (4.33ns)   --->   "%add9 = dadd i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 356 'dadd' 'add9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 357 [1/4] (4.33ns)   --->   "%add10 = dadd i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 357 'dadd' 'add10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 358 [1/4] (4.33ns)   --->   "%sub9 = dsub i64 %c0_x_8, i64 %add7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 358 'dsub' 'sub9' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 359 [1/4] (4.33ns)   --->   "%sub10 = dsub i64 %c0_y_8, i64 %add8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 359 'dsub' 'sub10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 360 [4/4] (4.58ns)   --->   "%c0_x_10 = dadd i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 360 'dadd' 'c0_x_10' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 361 [4/4] (4.58ns)   --->   "%c0_y_10 = dadd i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 361 'dadd' 'c0_y_10' <Predicate = (!icmp_ln250)> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 362 [4/4] (4.64ns)   --->   "%c0_x_11 = dsub i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 362 'dsub' 'c0_x_11' <Predicate = (!icmp_ln250)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 363 [4/4] (4.64ns)   --->   "%c0_y_11 = dsub i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 363 'dsub' 'c0_y_11' <Predicate = (!icmp_ln250)> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 364 [3/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 364 'dadd' 'add13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [3/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 365 'dadd' 'add14' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 366 [3/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 366 'dsub' 'tmp_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 367 [3/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 367 'dsub' 'sub13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 368 [9/9] (1.78ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 368 'call' 'phi_x' <Predicate = (!icmp_ln250)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 369 [1/1] (0.70ns)   --->   "%add_ln28 = add i4 %select_ln115, i4 1" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 369 'add' 'add_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 370 [1/1] (0.70ns)   --->   "%icmp_ln28_1 = icmp_eq  i4 %add_ln28, i4 8" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 370 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln250)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 371 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28_1, void %new.latch.for.inc.i166.split, void %last.iter.for.inc.i166.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 371 'br' 'br_ln28' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_16 : Operation 372 [1/1] (1.20ns)   --->   "%store_ln280 = store i64 %add9, i9 %DATA_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:280]   --->   Operation 372 'store' 'store_ln280' <Predicate = (!icmp_ln250 & icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 373 [1/1] (1.20ns)   --->   "%store_ln289 = store i64 %add10, i9 %DATA_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:289]   --->   Operation 373 'store' 'store_ln289' <Predicate = (!icmp_ln250 & icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 374 [1/1] (0.38ns)   --->   "%store_ln25 = store i4 %add_ln28, i4 %j" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 374 'store' 'store_ln25' <Predicate = (!icmp_ln250)> <Delay = 0.38>

State 17 <SV = 16> <Delay = 5.55>
ST_17 : Operation 375 [3/4] (4.33ns)   --->   "%sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 375 'dsub' 'sub7' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 376 [3/4] (4.33ns)   --->   "%sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 376 'dsub' 'sub8' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 377 [3/4] (4.33ns)   --->   "%c0_x_10 = dadd i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 377 'dadd' 'c0_x_10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 378 [3/4] (4.33ns)   --->   "%c0_y_10 = dadd i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 378 'dadd' 'c0_y_10' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 379 [3/4] (4.33ns)   --->   "%c0_x_11 = dsub i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 379 'dsub' 'c0_x_11' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 380 [3/4] (4.33ns)   --->   "%c0_y_11 = dsub i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 380 'dsub' 'c0_y_11' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 381 [2/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 381 'dadd' 'add13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 382 [2/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 382 'dadd' 'add14' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 383 [2/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 383 'dsub' 'tmp_4' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 384 [2/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 384 'dsub' 'sub13' <Predicate = (!icmp_ln250)> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 385 [8/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 385 'call' 'phi_x' <Predicate = (!icmp_ln250)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 386 [9/9] (1.78ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 386 'call' 'phi_y' <Predicate = (!icmp_ln250)> <Delay = 1.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 5.55>
ST_18 : Operation 387 [2/4] (4.33ns)   --->   "%sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 387 'dsub' 'sub7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 388 [2/4] (4.33ns)   --->   "%sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 388 'dsub' 'sub8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 389 [2/4] (4.33ns)   --->   "%c0_x_10 = dadd i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 389 'dadd' 'c0_x_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 390 [2/4] (4.33ns)   --->   "%c0_y_10 = dadd i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 390 'dadd' 'c0_y_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 391 [2/4] (4.33ns)   --->   "%c0_x_11 = dsub i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 391 'dsub' 'c0_x_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 392 [2/4] (4.33ns)   --->   "%c0_y_11 = dsub i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 392 'dsub' 'c0_y_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 393 [1/4] (4.33ns)   --->   "%add13 = dadd i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 393 'dadd' 'add13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 394 [1/4] (4.33ns)   --->   "%add14 = dadd i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 394 'dadd' 'add14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 395 [1/4] (4.33ns)   --->   "%tmp_4 = dsub i64 %c0_x_7, i64 %mul" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 395 'dsub' 'tmp_4' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 396 [1/4] (4.33ns)   --->   "%sub13 = dsub i64 %c0_y_7, i64 %mul1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 396 'dsub' 'sub13' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 397 [7/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 397 'call' 'phi_x' <Predicate = (!icmp_ln250)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 398 [8/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 398 'call' 'phi_y' <Predicate = (!icmp_ln250)> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 5.55>
ST_19 : Operation 399 [1/4] (4.33ns)   --->   "%sub7 = dsub i64 %mul2, i64 %bitcast_ln271_13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 399 'dsub' 'sub7' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 400 [1/4] (4.33ns)   --->   "%sub8 = dsub i64 %bitcast_ln271_15, i64 %mul3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 400 'dsub' 'sub8' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 401 [1/4] (4.33ns)   --->   "%c0_x_10 = dadd i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 401 'dadd' 'c0_x_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 402 [1/4] (4.33ns)   --->   "%c0_y_10 = dadd i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 402 'dadd' 'c0_y_10' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 403 [1/4] (4.33ns)   --->   "%c0_x_11 = dsub i64 %c0_x_5, i64 %sub4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 403 'dsub' 'c0_x_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 404 [1/4] (4.33ns)   --->   "%c0_y_11 = dsub i64 %c0_y_5, i64 %add5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 404 'dsub' 'c0_y_11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 405 [4/4] (4.81ns)   --->   "%mul4 = dmul i64 %tmp_4, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 405 'dmul' 'mul4' <Predicate = true> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 406 [1/1] (0.00ns)   --->   "%bitcast_ln271_16 = bitcast i64 %sub13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 406 'bitcast' 'bitcast_ln271_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 407 [1/1] (0.28ns)   --->   "%xor_ln271_8 = xor i64 %bitcast_ln271_16, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 407 'xor' 'xor_ln271_8' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln271_18 = bitcast i64 %tmp_4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 408 'bitcast' 'bitcast_ln271_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 409 [1/1] (0.28ns)   --->   "%xor_ln271_9 = xor i64 %bitcast_ln271_18, i64 9223372036854775808" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 409 'xor' 'xor_ln271_9' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 410 [4/4] (4.79ns)   --->   "%mul5 = dmul i64 %sub13, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 410 'dmul' 'mul5' <Predicate = true> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 411 [6/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 411 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 412 [7/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 412 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.55>
ST_20 : Operation 413 [3/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_4, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 413 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 414 [3/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub13, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 414 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 415 [5/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 415 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 416 [6/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 416 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 5.55>
ST_21 : Operation 417 [2/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_4, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 417 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 418 [2/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub13, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 418 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 419 [4/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 419 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 420 [5/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 420 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 5.55>
ST_22 : Operation 421 [4/4] (4.64ns)   --->   "%add11 = dadd i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 421 'dadd' 'add11' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [4/4] (4.64ns)   --->   "%add12 = dadd i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 422 'dadd' 'add12' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 423 [1/4] (4.50ns)   --->   "%mul4 = dmul i64 %tmp_4, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 423 'dmul' 'mul4' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [1/4] (4.50ns)   --->   "%mul5 = dmul i64 %sub13, i64 0" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 424 'dmul' 'mul5' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 425 [3/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 425 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 426 [4/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 426 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 5.55>
ST_23 : Operation 427 [3/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 427 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 428 [3/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 428 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 429 [4/4] (4.62ns)   --->   "%sub11 = dsub i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 429 'dsub' 'sub11' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [4/4] (4.62ns)   --->   "%sub12 = dsub i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 430 'dsub' 'sub12' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [1/1] (0.00ns)   --->   "%bitcast_ln271_17 = bitcast i64 %xor_ln271_8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 431 'bitcast' 'bitcast_ln271_17' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 432 [4/4] (4.58ns)   --->   "%sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 432 'dsub' 'sub14' <Predicate = true> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 433 [1/1] (0.00ns)   --->   "%bitcast_ln271_19 = bitcast i64 %xor_ln271_9" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 433 'bitcast' 'bitcast_ln271_19' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 434 [4/4] (4.58ns)   --->   "%sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 434 'dsub' 'sub15' <Predicate = true> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [4/4] (4.64ns)   --->   "%add15 = dadd i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 435 'dadd' 'add15' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [4/4] (4.64ns)   --->   "%add16 = dadd i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 436 'dadd' 'add16' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [2/9] (5.55ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 437 'call' 'phi_x' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 438 [3/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 438 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 5.55>
ST_24 : Operation 439 [2/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 439 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 440 [2/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 440 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 441 [3/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 441 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 442 [3/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 442 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 443 [3/4] (4.33ns)   --->   "%sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 443 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 444 [3/4] (4.33ns)   --->   "%sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 444 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 445 [3/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 445 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 446 [3/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 446 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 447 [4/4] (4.64ns)   --->   "%sub16 = dsub i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 447 'dsub' 'sub16' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 448 [4/4] (4.64ns)   --->   "%sub17 = dsub i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 448 'dsub' 'sub17' <Predicate = true> <Delay = 4.64> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 449 [1/9] (4.94ns)   --->   "%phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:144->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:13->data/benchmarks/trans_fft/transposed_fft.c:31->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 449 'call' 'phi_x' <Predicate = true> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 450 [2/9] (5.55ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 450 'call' 'phi_y' <Predicate = true> <Delay = 5.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 4.94>
ST_25 : Operation 451 [1/1] (0.00ns)   --->   "%data_x_addr_7 = getelementptr i64 %data_x, i64 0, i64 0"   --->   Operation 451 'getelementptr' 'data_x_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 452 [1/1] (0.00ns)   --->   "%data_y_addr_7 = getelementptr i64 %data_y, i64 0, i64 0"   --->   Operation 452 'getelementptr' 'data_y_addr_7' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 453 [1/4] (4.33ns)   --->   "%add11 = dadd i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 453 'dadd' 'add11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 454 [1/4] (4.33ns)   --->   "%add12 = dadd i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 454 'dadd' 'add12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 455 [2/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 455 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 456 [2/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 456 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 457 [2/4] (4.33ns)   --->   "%sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 457 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 458 [2/4] (4.33ns)   --->   "%sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 458 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 459 [2/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 459 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 460 [2/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 460 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 461 [3/4] (4.33ns)   --->   "%sub16 = dsub i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 461 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 462 [3/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 462 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 463 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add9, i3 %data_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 463 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 464 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add10, i3 %data_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 464 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_25 : Operation 465 [1/9] (4.94ns)   --->   "%phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/common/hls_hotbm_double.cpp:140->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c/sincosdouble.cpp:8->data/benchmarks/trans_fft/transposed_fft.c:32->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 465 'call' 'phi_y' <Predicate = true> <Delay = 4.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 466 [1/1] (0.00ns)   --->   "%data_x_addr = getelementptr i64 %data_x, i64 0, i64 1"   --->   Operation 466 'getelementptr' 'data_x_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 467 [1/1] (0.00ns)   --->   "%data_x_addr_1 = getelementptr i64 %data_x, i64 0, i64 2"   --->   Operation 467 'getelementptr' 'data_x_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 468 [1/1] (0.00ns)   --->   "%data_y_addr = getelementptr i64 %data_y, i64 0, i64 1"   --->   Operation 468 'getelementptr' 'data_y_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 469 [1/1] (0.00ns)   --->   "%data_y_addr_1 = getelementptr i64 %data_y, i64 0, i64 2"   --->   Operation 469 'getelementptr' 'data_y_addr_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 470 [1/4] (4.33ns)   --->   "%sub11 = dsub i64 %c0_x_9, i64 %sub7" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 470 'dsub' 'sub11' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 471 [1/4] (4.33ns)   --->   "%sub12 = dsub i64 %c0_y_9, i64 %sub8" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 471 'dsub' 'sub12' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 472 [1/4] (4.33ns)   --->   "%sub14 = dsub i64 %mul4, i64 %bitcast_ln271_17" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 472 'dsub' 'sub14' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 473 [1/4] (4.33ns)   --->   "%sub15 = dsub i64 %bitcast_ln271_19, i64 %mul5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 473 'dsub' 'sub15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 474 [1/4] (4.33ns)   --->   "%add15 = dadd i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 474 'dadd' 'add15' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 475 [1/4] (4.33ns)   --->   "%add16 = dadd i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 475 'dadd' 'add16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 476 [2/4] (4.33ns)   --->   "%sub16 = dsub i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 476 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 477 [2/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 477 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 478 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub9, i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 478 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 479 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub10, i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 479 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 480 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add11, i3 %data_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 480 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_26 : Operation 481 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add12, i3 %data_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 481 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 27 <SV = 26> <Delay = 4.62>
ST_27 : Operation 482 [1/1] (0.00ns)   --->   "%data_x_addr_2 = getelementptr i64 %data_x, i64 0, i64 3"   --->   Operation 482 'getelementptr' 'data_x_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 483 [1/1] (0.00ns)   --->   "%data_x_addr_3 = getelementptr i64 %data_x, i64 0, i64 4"   --->   Operation 483 'getelementptr' 'data_x_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 484 [1/1] (0.00ns)   --->   "%data_y_addr_2 = getelementptr i64 %data_y, i64 0, i64 3"   --->   Operation 484 'getelementptr' 'data_y_addr_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 485 [1/1] (0.00ns)   --->   "%data_y_addr_3 = getelementptr i64 %data_y, i64 0, i64 4"   --->   Operation 485 'getelementptr' 'data_y_addr_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 486 [1/4] (4.33ns)   --->   "%sub16 = dsub i64 %c0_x_10, i64 %add13" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 486 'dsub' 'sub16' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 487 [1/4] (4.33ns)   --->   "%sub17 = dsub i64 %c0_y_10, i64 %add14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 487 'dsub' 'sub17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 488 [4/4] (4.62ns)   --->   "%add17 = dadd i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 488 'dadd' 'add17' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 489 [4/4] (4.62ns)   --->   "%add18 = dadd i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 489 'dadd' 'add18' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 490 [4/4] (4.58ns)   --->   "%sub18 = dsub i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 490 'dsub' 'sub18' <Predicate = true> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 491 [4/4] (4.58ns)   --->   "%sub19 = dsub i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 491 'dsub' 'sub19' <Predicate = true> <Delay = 4.58> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 492 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub11, i3 %data_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 492 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 493 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub12, i3 %data_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 493 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 494 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add15, i3 %data_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 494 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_27 : Operation 495 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add16, i3 %data_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 495 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 496 [1/1] (0.00ns)   --->   "%data_x_addr_4 = getelementptr i64 %data_x, i64 0, i64 5"   --->   Operation 496 'getelementptr' 'data_x_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 497 [1/1] (0.00ns)   --->   "%data_y_addr_4 = getelementptr i64 %data_y, i64 0, i64 5"   --->   Operation 497 'getelementptr' 'data_y_addr_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 498 [3/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 498 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 499 [3/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 499 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 500 [3/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 500 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 501 [3/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 501 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 502 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub16, i3 %data_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 502 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_28 : Operation 503 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub17, i3 %data_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 503 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 504 [2/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 504 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 505 [2/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 505 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 506 [2/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 506 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 507 [2/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 507 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 5.04>
ST_30 : Operation 508 [1/1] (0.00ns)   --->   "%data_x_addr_5 = getelementptr i64 %data_x, i64 0, i64 6"   --->   Operation 508 'getelementptr' 'data_x_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 509 [1/1] (0.00ns)   --->   "%data_x_addr_6 = getelementptr i64 %data_x, i64 0, i64 7"   --->   Operation 509 'getelementptr' 'data_x_addr_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 510 [1/1] (0.00ns)   --->   "%data_y_addr_5 = getelementptr i64 %data_y, i64 0, i64 6"   --->   Operation 510 'getelementptr' 'data_y_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 511 [1/1] (0.00ns)   --->   "%data_y_addr_6 = getelementptr i64 %data_y, i64 0, i64 7"   --->   Operation 511 'getelementptr' 'data_y_addr_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 512 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop6_twiddles_str"   --->   Operation 512 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 513 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 448, i64 448, i64 448"   --->   Operation 513 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 514 [1/4] (4.33ns)   --->   "%add17 = dadd i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 514 'dadd' 'add17' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 515 [1/4] (4.33ns)   --->   "%add18 = dadd i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 515 'dadd' 'add18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 516 [1/4] (4.33ns)   --->   "%sub18 = dsub i64 %c0_x_11, i64 %sub14" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 516 'dsub' 'sub18' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 517 [1/4] (4.33ns)   --->   "%sub19 = dsub i64 %c0_y_11, i64 %sub15" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 517 'dsub' 'sub19' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 518 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add17, i3 %data_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 518 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 519 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %add18, i3 %data_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 519 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 520 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub18, i3 %data_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 520 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 521 [1/1] (0.71ns)   --->   "%store_ln271 = store i64 %sub19, i3 %data_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:271]   --->   Operation 521 'store' 'store_ln271' <Predicate = (or_ln115)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_30 : Operation 522 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i166.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 522 'br' 'br_ln28' <Predicate = (or_ln115)> <Delay = 0.00>
ST_30 : Operation 597 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 597 'ret' 'ret_ln0' <Predicate = (icmp_ln250)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 0.71>
ST_31 : Operation 523 [2/2] (0.71ns)   --->   "%tmp = load i3 %data_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 523 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_31 : Operation 524 [2/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 524 'load' 'data_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 32 <SV = 31> <Delay = 5.52>
ST_32 : Operation 525 [1/2] (0.71ns)   --->   "%tmp = load i3 %data_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:33->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 525 'load' 'tmp' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 526 [4/4] (4.81ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 526 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.81> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 527 [1/2] (0.71ns)   --->   "%data_y_load = load i3 %data_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 527 'load' 'data_y_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_32 : Operation 528 [4/4] (4.79ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 528 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.79> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 529 [4/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 529 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 530 [4/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 530 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.50>
ST_33 : Operation 531 [3/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 531 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 532 [3/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 532 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 533 [3/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 533 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 534 [3/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 534 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.50>
ST_34 : Operation 535 [2/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 535 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 536 [2/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 536 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 537 [2/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 537 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 538 [2/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 538 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.50>
ST_35 : Operation 539 [1/4] (4.50ns)   --->   "%mul8_i1 = dmul i64 %tmp, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 539 'dmul' 'mul8_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 540 [1/4] (4.50ns)   --->   "%mul11_i1 = dmul i64 %data_y_load, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 540 'dmul' 'mul11_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 541 [1/4] (4.50ns)   --->   "%mul14_i1 = dmul i64 %tmp, i64 %phi_y" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 541 'dmul' 'mul14_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 542 [1/4] (4.50ns)   --->   "%mul17_i1 = dmul i64 %data_y_load, i64 %phi_x" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 542 'dmul' 'mul17_i1' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.62>
ST_36 : Operation 543 [4/4] (4.62ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 543 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 544 [4/4] (4.62ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 544 'dadd' 'add_i1' <Predicate = true> <Delay = 4.62> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.33>
ST_37 : Operation 545 [3/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 545 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 546 [3/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 546 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.33>
ST_38 : Operation 547 [2/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 547 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 548 [2/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 548 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.04>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [data/benchmarks/trans_fft/transposed_fft.c:25->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 549 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 550 [1/4] (4.33ns)   --->   "%sub_i1 = dsub i64 %mul8_i1, i64 %mul11_i1" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 550 'dsub' 'sub_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 551 [1/1] (0.71ns)   --->   "%store_ln34 = store i64 %sub_i1, i3 %data_x_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:34->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 551 'store' 'store_ln34' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_39 : Operation 552 [1/4] (4.33ns)   --->   "%add_i1 = dadd i64 %mul14_i1, i64 %mul17_i1" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 552 'dadd' 'add_i1' <Predicate = true> <Delay = 4.33> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 553 [1/1] (0.71ns)   --->   "%store_ln35 = store i64 %add_i1, i3 %data_y_addr_8" [data/benchmarks/trans_fft/transposed_fft.c:35->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 553 'store' 'store_ln35' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 40 <SV = 39> <Delay = 0.71>
ST_40 : Operation 554 [2/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:282]   --->   Operation 554 'load' 'data_x_load_1' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 555 [2/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:285]   --->   Operation 555 'load' 'data_x_load_4' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 556 [2/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:291]   --->   Operation 556 'load' 'data_y_load_2' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_40 : Operation 557 [2/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:294]   --->   Operation 557 'load' 'data_y_load_5' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 41 <SV = 40> <Delay = 1.91>
ST_41 : Operation 558 [1/2] (0.71ns)   --->   "%data_x_load_1 = load i3 %data_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:282]   --->   Operation 558 'load' 'data_x_load_1' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 559 [1/1] (1.20ns)   --->   "%store_ln282 = store i64 %data_x_load_1, i9 %DATA_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:282]   --->   Operation 559 'store' 'store_ln282' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 560 [2/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:283]   --->   Operation 560 'load' 'data_x_load_2' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 561 [2/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:284]   --->   Operation 561 'load' 'data_x_load_3' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 562 [1/2] (0.71ns)   --->   "%data_x_load_4 = load i3 %data_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:285]   --->   Operation 562 'load' 'data_x_load_4' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 563 [1/1] (1.20ns)   --->   "%store_ln285 = store i64 %data_x_load_4, i9 %DATA_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:285]   --->   Operation 563 'store' 'store_ln285' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 564 [1/2] (0.71ns)   --->   "%data_y_load_2 = load i3 %data_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:291]   --->   Operation 564 'load' 'data_y_load_2' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 565 [1/1] (1.20ns)   --->   "%store_ln291 = store i64 %data_y_load_2, i9 %DATA_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:291]   --->   Operation 565 'store' 'store_ln291' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_41 : Operation 566 [2/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:292]   --->   Operation 566 'load' 'data_y_load_3' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 567 [2/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:293]   --->   Operation 567 'load' 'data_y_load_4' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 568 [1/2] (0.71ns)   --->   "%data_y_load_5 = load i3 %data_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:294]   --->   Operation 568 'load' 'data_y_load_5' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_41 : Operation 569 [1/1] (1.20ns)   --->   "%store_ln294 = store i64 %data_y_load_5, i9 %DATA_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:294]   --->   Operation 569 'store' 'store_ln294' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 42 <SV = 41> <Delay = 1.91>
ST_42 : Operation 570 [2/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:281]   --->   Operation 570 'load' 'data_x_load' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 571 [1/2] (0.71ns)   --->   "%data_x_load_2 = load i3 %data_x_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:283]   --->   Operation 571 'load' 'data_x_load_2' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 572 [1/1] (1.20ns)   --->   "%store_ln283 = store i64 %data_x_load_2, i9 %DATA_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:283]   --->   Operation 572 'store' 'store_ln283' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 573 [1/2] (0.71ns)   --->   "%data_x_load_3 = load i3 %data_x_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:284]   --->   Operation 573 'load' 'data_x_load_3' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 574 [1/1] (1.20ns)   --->   "%store_ln284 = store i64 %data_x_load_3, i9 %DATA_x_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:284]   --->   Operation 574 'store' 'store_ln284' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 575 [2/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:290]   --->   Operation 575 'load' 'data_y_load_1' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 576 [1/2] (0.71ns)   --->   "%data_y_load_3 = load i3 %data_y_addr_2" [data/benchmarks/trans_fft/transposed_fft.c:292]   --->   Operation 576 'load' 'data_y_load_3' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 577 [1/1] (1.20ns)   --->   "%store_ln292 = store i64 %data_y_load_3, i9 %DATA_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:292]   --->   Operation 577 'store' 'store_ln292' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_42 : Operation 578 [1/2] (0.71ns)   --->   "%data_y_load_4 = load i3 %data_y_addr_3" [data/benchmarks/trans_fft/transposed_fft.c:293]   --->   Operation 578 'load' 'data_y_load_4' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_42 : Operation 579 [1/1] (1.20ns)   --->   "%store_ln293 = store i64 %data_y_load_4, i9 %DATA_y_addr_4" [data/benchmarks/trans_fft/transposed_fft.c:293]   --->   Operation 579 'store' 'store_ln293' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 43 <SV = 42> <Delay = 1.91>
ST_43 : Operation 580 [1/2] (0.71ns)   --->   "%data_x_load = load i3 %data_x_addr" [data/benchmarks/trans_fft/transposed_fft.c:281]   --->   Operation 580 'load' 'data_x_load' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 581 [1/1] (1.20ns)   --->   "%store_ln281 = store i64 %data_x_load, i9 %DATA_x_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:281]   --->   Operation 581 'store' 'store_ln281' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_43 : Operation 582 [1/2] (0.71ns)   --->   "%data_y_load_1 = load i3 %data_y_addr" [data/benchmarks/trans_fft/transposed_fft.c:290]   --->   Operation 582 'load' 'data_y_load_1' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_43 : Operation 583 [1/1] (1.20ns)   --->   "%store_ln290 = store i64 %data_y_load_1, i9 %DATA_y_addr_1" [data/benchmarks/trans_fft/transposed_fft.c:290]   --->   Operation 583 'store' 'store_ln290' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 44 <SV = 43> <Delay = 0.00>

State 45 <SV = 44> <Delay = 0.71>
ST_45 : Operation 584 [2/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:286]   --->   Operation 584 'load' 'data_x_load_5' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_45 : Operation 585 [2/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:295]   --->   Operation 585 'load' 'data_y_load_6' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 46 <SV = 45> <Delay = 1.91>
ST_46 : Operation 586 [1/2] (0.71ns)   --->   "%data_x_load_5 = load i3 %data_x_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:286]   --->   Operation 586 'load' 'data_x_load_5' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 587 [1/1] (1.20ns)   --->   "%store_ln286 = store i64 %data_x_load_5, i9 %DATA_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:286]   --->   Operation 587 'store' 'store_ln286' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 588 [2/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:287]   --->   Operation 588 'load' 'data_x_load_6' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 589 [1/2] (0.71ns)   --->   "%data_y_load_6 = load i3 %data_y_addr_5" [data/benchmarks/trans_fft/transposed_fft.c:295]   --->   Operation 589 'load' 'data_y_load_6' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_46 : Operation 590 [1/1] (1.20ns)   --->   "%store_ln295 = store i64 %data_y_load_6, i9 %DATA_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:295]   --->   Operation 590 'store' 'store_ln295' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_46 : Operation 591 [2/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:296]   --->   Operation 591 'load' 'data_y_load_7' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>

State 47 <SV = 46> <Delay = 1.91>
ST_47 : Operation 592 [1/2] (0.71ns)   --->   "%data_x_load_6 = load i3 %data_x_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:287]   --->   Operation 592 'load' 'data_x_load_6' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 593 [1/1] (1.20ns)   --->   "%store_ln287 = store i64 %data_x_load_6, i9 %DATA_x_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:287]   --->   Operation 593 'store' 'store_ln287' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 594 [1/2] (0.71ns)   --->   "%data_y_load_7 = load i3 %data_y_addr_6" [data/benchmarks/trans_fft/transposed_fft.c:296]   --->   Operation 594 'load' 'data_y_load_7' <Predicate = (icmp_ln28_1)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_47 : Operation 595 [1/1] (1.20ns)   --->   "%store_ln296 = store i64 %data_y_load_7, i9 %DATA_y_addr_7" [data/benchmarks/trans_fft/transposed_fft.c:296]   --->   Operation 595 'store' 'store_ln296' <Predicate = (icmp_ln28_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_47 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln28 = br void %new.latch.for.inc.i166.split" [data/benchmarks/trans_fft/transposed_fft.c:28->data/benchmarks/trans_fft/transposed_fft.c:277]   --->   Operation 596 'br' 'br_ln28' <Predicate = (icmp_ln28_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ data_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DATA_x_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ DATA_y_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ twiddles8_reversed8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_sin_cos_K4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 011111111111111110000000000000000000000000000000]
tid                      (alloca           ) [ 010000000000000000000000000000000000000000000000]
indvar_flatten6          (alloca           ) [ 010000000000000000000000000000000000000000000000]
store_ln0                (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln115              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25               (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln0                   (br               ) [ 000000000000000000000000000000000000000000000000]
first_iter_1             (phi              ) [ 010000000000000000000000000000000000000000000000]
indvar_flatten6_load     (load             ) [ 000000000000000000000000000000000000000000000000]
icmp_ln250               (icmp             ) [ 011111111111111111111111111111111111111111111111]
add_ln250                (add              ) [ 000000000000000000000000000000000000000000000000]
br_ln250                 (br               ) [ 000000000000000000000000000000000000000000000000]
j_load                   (load             ) [ 000000000000000000000000000000000000000000000000]
tid_load                 (load             ) [ 000000000000000000000000000000000000000000000000]
icmp_ln28                (icmp             ) [ 000000000000000000000000000000000000000000000000]
or_ln115                 (or               ) [ 011111111111111111111111111111100000000000000000]
select_ln115             (select           ) [ 001111111111111110000000000000000000000000000000]
add_ln250_1              (add              ) [ 000000000000000000000000000000000000000000000000]
select_ln250             (select           ) [ 000000000000000000000000000000000000000000000000]
trunc_ln252              (trunc            ) [ 000000000000000000000000000000000000000000000000]
shl_ln5                  (bitconcatenate   ) [ 001110000000000000000000000000000000000000000000]
or_ln253                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln253               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_1            (getelementptr    ) [ 011111111111111111111111111111111111111111110000]
or_ln255                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln255               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_3            (getelementptr    ) [ 011111111111111111111111111111111111111111100000]
DATA_y_addr_1            (getelementptr    ) [ 011111111111111111111111111111111111111111110000]
DATA_y_addr_3            (getelementptr    ) [ 011111111111111111111111111111111111111111100000]
br_ln28                  (br               ) [ 000000000000000000000000000000000000000000000000]
hi_3                     (partselect       ) [ 000000000000000000000000000000000000000000000000]
zext_ln115               (zext             ) [ 001000000000000000000000000000000000000000000000]
zext_ln28                (zext             ) [ 000000000000000000000000000000000000000000000000]
twiddles8_reversed8_addr (getelementptr    ) [ 001000000000000000000000000000000000000000000000]
data_x_addr_8            (getelementptr    ) [ 011111111111111111111111111111111111111100000000]
data_y_addr_8            (getelementptr    ) [ 011111111111111111111111111111111111111100000000]
store_ln250              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln115              (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 010000000000000000000000000000000000000000000000]
c0_x_1                   (load             ) [ 000111100000000000000000000000000000000000000000]
c0_x_3                   (load             ) [ 000111110000000000000000000000000000000000000000]
or_ln257                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln257               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_5            (getelementptr    ) [ 011111111111111111111111111111111111111111000000]
or_ln259                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln259               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_7            (getelementptr    ) [ 011111111111111111111111111111111111111111111111]
c0_y_1                   (load             ) [ 000111100000000000000000000000000000000000000000]
c0_y_3                   (load             ) [ 000111110000000000000000000000000000000000000000]
DATA_y_addr_5            (getelementptr    ) [ 011111111111111111111111111111111111111111000000]
DATA_y_addr_7            (getelementptr    ) [ 011111111111111111111111111111111111111111111111]
conv2_i1                 (sitodp           ) [ 000111111111111100000000000000000000000000000000]
twiddles8_reversed8_load (load             ) [ 000100000000000000000000000000000000000000000000]
or_ln254                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln254               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_2            (getelementptr    ) [ 011111111111111111111111111111111111111111000000]
DATA_x_load_1            (load             ) [ 000011100000000000000000000000000000000000000000]
or_ln258                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln258               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_6            (getelementptr    ) [ 011111111111111111111111111111111111111111111110]
DATA_x_load_3            (load             ) [ 000011110000000000000000000000000000000000000000]
DATA_y_addr_2            (getelementptr    ) [ 011111111111111111111111111111111111111111000000]
DATA_y_load_1            (load             ) [ 000011100000000000000000000000000000000000000000]
DATA_y_addr_6            (getelementptr    ) [ 011111111111111111111111111111111111111111111110]
DATA_y_load_3            (load             ) [ 000011110000000000000000000000000000000000000000]
conv_i1                  (sitodp           ) [ 000011110000000000000000000000000000000000000000]
zext_ln252               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr              (getelementptr    ) [ 000001111111111110000000000000000000000000000000]
c0_x_2                   (load             ) [ 000001110000000000000000000000000000000000000000]
or_ln256                 (or               ) [ 000000000000000000000000000000000000000000000000]
zext_ln256               (zext             ) [ 000000000000000000000000000000000000000000000000]
DATA_x_addr_4            (getelementptr    ) [ 011111111111111111111111111111111111111111100000]
DATA_x_load_2            (load             ) [ 000001110000000000000000000000000000000000000000]
DATA_y_addr              (getelementptr    ) [ 000001111111111110000000000000000000000000000000]
c0_y_2                   (load             ) [ 000001110000000000000000000000000000000000000000]
DATA_y_addr_4            (getelementptr    ) [ 011111111111111111111111111111111111111111100000]
DATA_y_load_2            (load             ) [ 000001110000000000000000000000000000000000000000]
c0_x                     (load             ) [ 000000111000000000000000000000000000000000000000]
DATA_x_load              (load             ) [ 000000111000000000000000000000000000000000000000]
c0_y                     (load             ) [ 000000111000000000000000000000000000000000000000]
DATA_y_load              (load             ) [ 000000111000000000000000000000000000000000000000]
c0_x_6                   (dadd             ) [ 000000011111000000000000000000000000000000000000]
c0_y_6                   (dadd             ) [ 000000011111000000000000000000000000000000000000]
tmp_1                    (dsub             ) [ 000000011110000000000000000000000000000000000000]
sub                      (dsub             ) [ 000000011110000000000000000000000000000000000000]
tmp_1_2                  (dsub             ) [ 000000010000000000000000000000000000000000000000]
sub2                     (dsub             ) [ 000000010000000000000000000000000000000000000000]
add                      (dadd             ) [ 000000001111100000000000000000000000000000000000]
add1                     (dadd             ) [ 000000001111100000000000000000000000000000000000]
tmp_1_1                  (dsub             ) [ 000000001111100000000000000000000000000000000000]
sub1                     (dsub             ) [ 000000001111100000000000000000000000000000000000]
add2                     (dadd             ) [ 000000001111000000000000000000000000000000000000]
add3                     (dadd             ) [ 000000001111000000000000000000000000000000000000]
bitcast_ln271            (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271                (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln271_1          (bitcast          ) [ 000000001110000000000000000000000000000000000000]
bitcast_ln271_2          (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_1              (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln271_3          (bitcast          ) [ 000000001110000000000000000000000000000000000000]
bitcast_ln271_8          (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_4              (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln271_9          (bitcast          ) [ 000000001110000000000000000000000000000000000000]
bitcast_ln271_10         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_5              (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln271_11         (bitcast          ) [ 000000001110000000000000000000000000000000000000]
mul_i1                   (dmul             ) [ 000000001111000000000000000000000000000000000000]
c0_x_4                   (dadd             ) [ 000000000111100000000000000000000000000000000000]
c0_y_4                   (dadd             ) [ 000000000111100000000000000000000000000000000000]
c0_x_5                   (dsub             ) [ 011000000111111111110000000000000000000000000000]
c0_y_5                   (dsub             ) [ 011000000111111111110000000000000000000000000000]
sub3                     (dsub             ) [ 000000000001111000000000000000000000000000000000]
add4                     (dadd             ) [ 000000000001111000000000000000000000000000000000]
sub5                     (dsub             ) [ 000000000001111000000000000000000000000000000000]
add6                     (dadd             ) [ 000000000001111000000000000000000000000000000000]
mul8                     (dmul             ) [ 000000000000111100000000000000000000000000000000]
mul9                     (dmul             ) [ 000000000000111100000000000000000000000000000000]
add7                     (dadd             ) [ 000000000000111110000000000000000000000000000000]
add8                     (dadd             ) [ 000000000000111110000000000000000000000000000000]
tmp_3                    (dsub             ) [ 000000000000111100000000000000000000000000000000]
sub6                     (dsub             ) [ 000000000000111100000000000000000000000000000000]
div_i1                   (dmul             ) [ 000000000000111100000000000000000000000000000000]
bitcast_ln271_4          (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_2              (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln271_5          (bitcast          ) [ 000000000000011100000000000000000000000000000000]
bitcast_ln271_6          (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_3              (xor              ) [ 000000000000000000000000000000000000000000000000]
bitcast_ln271_7          (bitcast          ) [ 000000000000011100000000000000000000000000000000]
c0_x_8                   (dadd             ) [ 000000000000011110000000000000000000000000000000]
c0_y_8                   (dadd             ) [ 000000000000011110000000000000000000000000000000]
c0_x_9                   (dsub             ) [ 011111111100011111111111111000000000000000000000]
c0_y_9                   (dsub             ) [ 011111111100011111111111111000000000000000000000]
bitcast_ln271_12         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_6              (xor              ) [ 000000000000011110000000000000000000000000000000]
bitcast_ln271_14         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_7              (xor              ) [ 000000000000011110000000000000000000000000000000]
c0_x_7                   (dmul             ) [ 010000000000000111100000000000000000000000000000]
c0_y_7                   (dmul             ) [ 010000000000000111100000000000000000000000000000]
mul                      (dmul             ) [ 010000000000000111100000000000000000000000000000]
mul1                     (dmul             ) [ 010000000000000111100000000000000000000000000000]
sub4                     (dsub             ) [ 011000000000000011110000000000000000000000000000]
add5                     (dadd             ) [ 011000000000000011110000000000000000000000000000]
mul2                     (dmul             ) [ 011000000000000011110000000000000000000000000000]
mul3                     (dmul             ) [ 011000000000000011110000000000000000000000000000]
phi                      (dmul             ) [ 000000000000000011000000000000000000000000000000]
bitcast_ln271_13         (bitcast          ) [ 011000000000000001110000000000000000000000000000]
bitcast_ln271_15         (bitcast          ) [ 011000000000000001110000000000000000000000000000]
add9                     (dadd             ) [ 011111111000000001111111110000000000000000000000]
add10                    (dadd             ) [ 011111111000000001111111110000000000000000000000]
sub9                     (dsub             ) [ 011111111100000001111111111000000000000000000000]
sub10                    (dsub             ) [ 011111111100000001111111111000000000000000000000]
add_ln28                 (add              ) [ 000000000000000000000000000000000000000000000000]
icmp_ln28_1              (icmp             ) [ 011111111111111111111111111111111111111111111111]
br_ln28                  (br               ) [ 000000000000000000000000000000000000000000000000]
store_ln280              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln289              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln25               (store            ) [ 000000000000000000000000000000000000000000000000]
add13                    (dadd             ) [ 001111111110000000011111111100000000000000000000]
add14                    (dadd             ) [ 001111111110000000011111111100000000000000000000]
tmp_4                    (dsub             ) [ 001111000000000000011110000000000000000000000000]
sub13                    (dsub             ) [ 001111000000000000011110000000000000000000000000]
sub7                     (dsub             ) [ 000111111100000000001111111000000000000000000000]
sub8                     (dsub             ) [ 000111111100000000001111111000000000000000000000]
c0_x_10                  (dadd             ) [ 000111111110000000001111111100000000000000000000]
c0_y_10                  (dadd             ) [ 000111111110000000001111111100000000000000000000]
c0_x_11                  (dsub             ) [ 000111111111110000001111111111100000000000000000]
c0_y_11                  (dsub             ) [ 000111111111110000001111111111100000000000000000]
bitcast_ln271_16         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_8              (xor              ) [ 000111100000000000001111000000000000000000000000]
bitcast_ln271_18         (bitcast          ) [ 000000000000000000000000000000000000000000000000]
xor_ln271_9              (xor              ) [ 000111100000000000001111000000000000000000000000]
mul4                     (dmul             ) [ 000000111100000000000001111000000000000000000000]
mul5                     (dmul             ) [ 000000111100000000000001111000000000000000000000]
bitcast_ln271_17         (bitcast          ) [ 000000011100000000000000111000000000000000000000]
bitcast_ln271_19         (bitcast          ) [ 000000011100000000000000111000000000000000000000]
phi_x                    (call             ) [ 010000001111111111000000011111111111000000000000]
data_x_addr_7            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
data_y_addr_7            (getelementptr    ) [ 000000000000000000000000000000000000000000000000]
add11                    (dadd             ) [ 000000000100000000000000001000000000000000000000]
add12                    (dadd             ) [ 000000000100000000000000001000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
phi_y                    (call             ) [ 010000000111111111000000001111111111000000000000]
data_x_addr              (getelementptr    ) [ 011111111111111111000000000111111111111111110000]
data_x_addr_1            (getelementptr    ) [ 011111110011111111000000000111111111111111000000]
data_y_addr              (getelementptr    ) [ 011111111111111111000000000111111111111111110000]
data_y_addr_1            (getelementptr    ) [ 011111110011111111000000000111111111111111000000]
sub11                    (dsub             ) [ 000000000010000000000000000100000000000000000000]
sub12                    (dsub             ) [ 000000000010000000000000000100000000000000000000]
sub14                    (dsub             ) [ 000000000011110000000000000111100000000000000000]
sub15                    (dsub             ) [ 000000000011110000000000000111100000000000000000]
add15                    (dadd             ) [ 000000000010000000000000000100000000000000000000]
add16                    (dadd             ) [ 000000000010000000000000000100000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_addr_2            (getelementptr    ) [ 011111111001111111000000000011111111111111100000]
data_x_addr_3            (getelementptr    ) [ 011111111001111111000000000011111111111111100000]
data_y_addr_2            (getelementptr    ) [ 011111111001111111000000000011111111111111100000]
data_y_addr_3            (getelementptr    ) [ 011111111001111111000000000011111111111111100000]
sub16                    (dsub             ) [ 000000000001000000000000000010000000000000000000]
sub17                    (dsub             ) [ 000000000001000000000000000010000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_addr_4            (getelementptr    ) [ 011111110000111111000000000001111111111111000000]
data_y_addr_4            (getelementptr    ) [ 011111110000111111000000000001111111111111000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_addr_5            (getelementptr    ) [ 011111111111101111000000000000011111111111111110]
data_x_addr_6            (getelementptr    ) [ 011111111111111111000000000000011111111111111111]
data_y_addr_5            (getelementptr    ) [ 011111111111101111000000000000011111111111111110]
data_y_addr_6            (getelementptr    ) [ 011111111111111111000000000000011111111111111111]
specloopname_ln0         (specloopname     ) [ 000000000000000000000000000000000000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000000000000000000000000000000000000]
add17                    (dadd             ) [ 000000000000000000000000000000000000000000000000]
add18                    (dadd             ) [ 000000000000000000000000000000000000000000000000]
sub18                    (dsub             ) [ 000000000000000000000000000000000000000000000000]
sub19                    (dsub             ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
store_ln271              (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 000000000000000000000000000000000000000000000000]
tmp                      (load             ) [ 010000000000000011000000000000000111000000000000]
data_y_load              (load             ) [ 010000000000000011000000000000000111000000000000]
mul8_i1                  (dmul             ) [ 001111000000000000000000000000000000111100000000]
mul11_i1                 (dmul             ) [ 001111000000000000000000000000000000111100000000]
mul14_i1                 (dmul             ) [ 001111000000000000000000000000000000111100000000]
mul17_i1                 (dmul             ) [ 001111000000000000000000000000000000111100000000]
specpipeline_ln25        (specpipeline     ) [ 000000000000000000000000000000000000000000000000]
sub_i1                   (dsub             ) [ 000000000000000000000000000000000000000000000000]
store_ln34               (store            ) [ 000000000000000000000000000000000000000000000000]
add_i1                   (dadd             ) [ 000000000000000000000000000000000000000000000000]
store_ln35               (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load_1            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln282              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load_4            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln285              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_2            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln291              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_5            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln294              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load_2            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln283              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load_3            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln284              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_3            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln292              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_4            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln293              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load              (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln281              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_1            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln290              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load_5            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln286              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_6            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln295              (store            ) [ 000000000000000000000000000000000000000000000000]
data_x_load_6            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln287              (store            ) [ 000000000000000000000000000000000000000000000000]
data_y_load_7            (load             ) [ 000000000000000000000000000000000000000000000000]
store_ln296              (store            ) [ 000000000000000000000000000000000000000000000000]
br_ln28                  (br               ) [ 000000000000000000000000000000000000000000000000]
ret_ln0                  (ret              ) [ 000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_x"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_y"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DATA_x_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_x_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DATA_y_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DATA_y_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="twiddles8_reversed8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twiddles8_reversed8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ref_4oPi_table_256">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_sin_cos_K0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_sin_cos_K1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_sin_cos_K2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_sin_cos_K3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fourth_order_double_sin_cos_K4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_or_cos<double>"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop6_twiddles_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="j_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tid_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tid/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten6_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="DATA_x_addr_1_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="9" slack="0"/>
<pin id="124" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="0"/>
<pin id="132" dir="0" index="4" bw="9" slack="0"/>
<pin id="133" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="134" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="64" slack="0"/>
<pin id="135" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c0_x_1/1 c0_x_3/1 DATA_x_load_1/2 DATA_x_load_3/2 c0_x_2/3 DATA_x_load_2/3 c0_x/4 DATA_x_load/4 store_ln280/16 store_ln282/41 store_ln285/41 store_ln283/42 store_ln284/42 store_ln281/43 store_ln286/46 store_ln287/47 "/>
</bind>
</comp>

<comp id="137" class="1004" name="DATA_x_addr_3_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="9" slack="0"/>
<pin id="141" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_3/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="DATA_y_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="9" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="9" slack="0"/>
<pin id="158" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="64" slack="0"/>
<pin id="160" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="c0_y_1/1 c0_y_3/1 DATA_y_load_1/2 DATA_y_load_3/2 c0_y_2/3 DATA_y_load_2/3 c0_y/4 DATA_y_load/4 store_ln289/16 store_ln291/41 store_ln294/41 store_ln292/42 store_ln293/42 store_ln290/43 store_ln295/46 store_ln296/47 "/>
</bind>
</comp>

<comp id="162" class="1004" name="DATA_y_addr_3_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="9" slack="0"/>
<pin id="166" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_3/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="twiddles8_reversed8_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twiddles8_reversed8_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="twiddles8_reversed8_load/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="data_x_addr_8_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="4" slack="0"/>
<pin id="187" dir="1" index="3" bw="3" slack="30"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_8/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="data_y_addr_8_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="3" slack="30"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_8/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="DATA_x_addr_5_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="9" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_5/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="DATA_x_addr_7_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="64" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_7/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="DATA_y_addr_5_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="9" slack="0"/>
<pin id="217" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_5/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="DATA_y_addr_7_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="9" slack="0"/>
<pin id="225" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_7/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="DATA_x_addr_2_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="9" slack="0"/>
<pin id="233" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_2/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="DATA_x_addr_6_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="9" slack="0"/>
<pin id="241" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_6/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="DATA_y_addr_2_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="64" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="9" slack="0"/>
<pin id="249" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="DATA_y_addr_6_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="9" slack="0"/>
<pin id="257" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_6/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="DATA_x_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="9" slack="0"/>
<pin id="265" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="DATA_x_addr_4_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="9" slack="0"/>
<pin id="273" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_x_addr_4/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="DATA_y_addr_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="9" slack="0"/>
<pin id="281" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="DATA_y_addr_4_gep_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="9" slack="0"/>
<pin id="289" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DATA_y_addr_4/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="data_x_addr_7_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_7/25 "/>
</bind>
</comp>

<comp id="301" class="1004" name="data_y_addr_7_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_7/25 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="64" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="0"/>
<pin id="314" dir="0" index="4" bw="3" slack="0"/>
<pin id="315" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="64" slack="0"/>
<pin id="317" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln271/25 store_ln271/26 store_ln271/26 store_ln271/27 store_ln271/27 store_ln271/28 store_ln271/30 store_ln271/30 tmp/31 store_ln34/39 data_x_load_1/40 data_x_load_4/40 data_x_load_2/41 data_x_load_3/41 data_x_load/42 data_x_load_5/45 data_x_load_6/46 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="0" slack="0"/>
<pin id="324" dir="0" index="4" bw="3" slack="0"/>
<pin id="325" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="326" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="64" slack="0"/>
<pin id="327" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln271/25 store_ln271/26 store_ln271/26 store_ln271/27 store_ln271/27 store_ln271/28 store_ln271/30 store_ln271/30 data_y_load/31 store_ln35/39 data_y_load_2/40 data_y_load_5/40 data_y_load_3/41 data_y_load_4/41 data_y_load_1/42 data_y_load_6/45 data_y_load_7/46 "/>
</bind>
</comp>

<comp id="329" class="1004" name="data_x_addr_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr/26 "/>
</bind>
</comp>

<comp id="337" class="1004" name="data_x_addr_1_gep_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="64" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="0" index="2" bw="3" slack="0"/>
<pin id="341" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_1/26 "/>
</bind>
</comp>

<comp id="345" class="1004" name="data_y_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="64" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr/26 "/>
</bind>
</comp>

<comp id="353" class="1004" name="data_y_addr_1_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_1/26 "/>
</bind>
</comp>

<comp id="365" class="1004" name="data_x_addr_2_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="3" slack="0"/>
<pin id="369" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_2/27 "/>
</bind>
</comp>

<comp id="373" class="1004" name="data_x_addr_3_gep_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="0" index="2" bw="4" slack="0"/>
<pin id="377" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_3/27 "/>
</bind>
</comp>

<comp id="381" class="1004" name="data_y_addr_2_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="3" slack="0"/>
<pin id="385" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_2/27 "/>
</bind>
</comp>

<comp id="389" class="1004" name="data_y_addr_3_gep_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="0"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="0" index="2" bw="4" slack="0"/>
<pin id="393" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_3/27 "/>
</bind>
</comp>

<comp id="401" class="1004" name="data_x_addr_4_gep_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="0"/>
<pin id="403" dir="0" index="1" bw="1" slack="0"/>
<pin id="404" dir="0" index="2" bw="4" slack="0"/>
<pin id="405" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_4/28 "/>
</bind>
</comp>

<comp id="409" class="1004" name="data_y_addr_4_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="4" slack="0"/>
<pin id="413" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_4/28 "/>
</bind>
</comp>

<comp id="419" class="1004" name="data_x_addr_5_gep_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="4" slack="0"/>
<pin id="423" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_5/30 "/>
</bind>
</comp>

<comp id="427" class="1004" name="data_x_addr_6_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="64" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="4" slack="0"/>
<pin id="431" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_x_addr_6/30 "/>
</bind>
</comp>

<comp id="435" class="1004" name="data_y_addr_5_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="4" slack="0"/>
<pin id="439" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_5/30 "/>
</bind>
</comp>

<comp id="443" class="1004" name="data_y_addr_6_gep_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="4" slack="0"/>
<pin id="447" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_y_addr_6/30 "/>
</bind>
</comp>

<comp id="463" class="1005" name="first_iter_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="465" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_1 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="first_iter_1_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="1" slack="0"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_1/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_sin_or_cos_double_s_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="0"/>
<pin id="476" dir="0" index="1" bw="64" slack="1"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="0" index="3" bw="256" slack="0"/>
<pin id="479" dir="0" index="4" bw="59" slack="0"/>
<pin id="480" dir="0" index="5" bw="52" slack="0"/>
<pin id="481" dir="0" index="6" bw="44" slack="0"/>
<pin id="482" dir="0" index="7" bw="33" slack="0"/>
<pin id="483" dir="0" index="8" bw="25" slack="0"/>
<pin id="484" dir="1" index="9" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="phi_x/16 phi_y/17 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="c0_x_6/3 add/4 c0_x_4/5 sub3/7 add7/8 c0_x_8/9 sub4/12 add9/13 add13/15 sub7/16 sub11/23 add17/27 sub_i1/36 "/>
</bind>
</comp>

<comp id="499" class="1004" name="grp_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="0"/>
<pin id="501" dir="0" index="1" bw="64" slack="0"/>
<pin id="502" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="c0_y_6/3 add1/4 c0_y_4/5 add4/7 add8/8 c0_y_8/9 add5/12 add10/13 add14/15 sub8/16 sub12/23 add18/27 add_i1/36 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="0"/>
<pin id="506" dir="0" index="1" bw="64" slack="0"/>
<pin id="507" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_1/3 tmp_1_1/4 c0_x_5/5 sub5/7 tmp_3/8 c0_x_9/9 sub9/13 tmp_4/15 c0_x_10/16 sub14/23 sub18/27 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub/3 sub1/4 c0_y_5/5 add6/7 sub6/8 c0_y_9/9 sub10/13 sub13/15 c0_y_10/16 sub15/23 sub19/27 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="64" slack="1"/>
<pin id="516" dir="0" index="1" bw="64" slack="0"/>
<pin id="517" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="tmp_1_2/3 add2/4 c0_x_11/16 add11/22 add15/23 sub16/24 "/>
</bind>
</comp>

<comp id="519" class="1004" name="grp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="1"/>
<pin id="521" dir="0" index="1" bw="64" slack="0"/>
<pin id="522" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="sub2/3 add3/4 c0_y_11/16 add12/22 add16/23 sub17/24 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="0"/>
<pin id="542" dir="0" index="1" bw="64" slack="0"/>
<pin id="543" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i1/4 mul8/8 c0_x_7/11 mul2/12 mul4/19 mul8_i1/32 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="64" slack="0"/>
<pin id="549" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul9/8 c0_y_7/11 mul3/12 mul5/19 mul11_i1/32 "/>
</bind>
</comp>

<comp id="551" class="1004" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="0"/>
<pin id="554" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="div_i1/8 mul/11 phi/12 mul14_i1/32 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="0"/>
<pin id="562" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul1/11 mul17_i1/32 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv2_i1/1 conv_i1/2 "/>
</bind>
</comp>

<comp id="572" class="1005" name="reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="64" slack="2"/>
<pin id="574" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="c0_x_6 add7 "/>
</bind>
</comp>

<comp id="580" class="1005" name="reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="2"/>
<pin id="582" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="c0_y_6 add8 "/>
</bind>
</comp>

<comp id="588" class="1005" name="reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="1"/>
<pin id="590" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 sub5 tmp_4 "/>
</bind>
</comp>

<comp id="595" class="1005" name="reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub add6 sub13 "/>
</bind>
</comp>

<comp id="602" class="1005" name="reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_2 add2 "/>
</bind>
</comp>

<comp id="608" class="1005" name="reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="1"/>
<pin id="610" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub2 add3 "/>
</bind>
</comp>

<comp id="614" class="1005" name="reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add c0_x_8 "/>
</bind>
</comp>

<comp id="622" class="1005" name="reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add1 c0_y_8 "/>
</bind>
</comp>

<comp id="630" class="1005" name="reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="1"/>
<pin id="632" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 mul8 mul2 "/>
</bind>
</comp>

<comp id="636" class="1005" name="reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="1"/>
<pin id="638" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_4 sub4 "/>
</bind>
</comp>

<comp id="644" class="1005" name="reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="1"/>
<pin id="646" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_4 add5 "/>
</bind>
</comp>

<comp id="652" class="1005" name="reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="1"/>
<pin id="654" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub3 add9 sub11 "/>
</bind>
</comp>

<comp id="659" class="1005" name="reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="64" slack="1"/>
<pin id="661" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add4 add10 sub12 "/>
</bind>
</comp>

<comp id="666" class="1005" name="reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="64" slack="1"/>
<pin id="668" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul9 mul3 mul5 "/>
</bind>
</comp>

<comp id="672" class="1005" name="reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="1"/>
<pin id="674" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 sub9 "/>
</bind>
</comp>

<comp id="678" class="1005" name="reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="1"/>
<pin id="680" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub6 sub10 "/>
</bind>
</comp>

<comp id="684" class="1005" name="reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="64" slack="1"/>
<pin id="686" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="div_i1 phi mul14_i1 "/>
</bind>
</comp>

<comp id="691" class="1005" name="reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_7 mul4 mul8_i1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_7 mul11_i1 "/>
</bind>
</comp>

<comp id="704" class="1005" name="reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1 mul17_i1 "/>
</bind>
</comp>

<comp id="710" class="1005" name="reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="64" slack="1"/>
<pin id="712" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add11 add15 sub16 "/>
</bind>
</comp>

<comp id="715" class="1005" name="reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="1"/>
<pin id="717" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add12 add16 sub17 "/>
</bind>
</comp>

<comp id="720" class="1004" name="store_ln0_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="9" slack="0"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="store_ln115_store_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="0"/>
<pin id="727" dir="0" index="1" bw="7" slack="0"/>
<pin id="728" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="730" class="1004" name="store_ln25_store_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="4" slack="0"/>
<pin id="733" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="indvar_flatten6_load_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="9" slack="0"/>
<pin id="737" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="738" class="1004" name="icmp_ln250_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="0"/>
<pin id="740" dir="0" index="1" bw="9" slack="0"/>
<pin id="741" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/1 "/>
</bind>
</comp>

<comp id="744" class="1004" name="add_ln250_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/1 "/>
</bind>
</comp>

<comp id="750" class="1004" name="j_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="0"/>
<pin id="752" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tid_load_load_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="7" slack="0"/>
<pin id="755" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tid_load/1 "/>
</bind>
</comp>

<comp id="756" class="1004" name="icmp_ln28_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="0"/>
<pin id="758" dir="0" index="1" bw="4" slack="0"/>
<pin id="759" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="762" class="1004" name="or_ln115_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="0"/>
<pin id="764" dir="0" index="1" bw="1" slack="0"/>
<pin id="765" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln115/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="select_ln115_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="0" index="1" bw="4" slack="0"/>
<pin id="771" dir="0" index="2" bw="4" slack="0"/>
<pin id="772" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln115/1 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln250_1_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="0"/>
<pin id="778" dir="0" index="1" bw="1" slack="0"/>
<pin id="779" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250_1/1 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln250_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="0"/>
<pin id="784" dir="0" index="1" bw="7" slack="0"/>
<pin id="785" dir="0" index="2" bw="7" slack="0"/>
<pin id="786" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln250/1 "/>
</bind>
</comp>

<comp id="790" class="1004" name="trunc_ln252_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="7" slack="0"/>
<pin id="792" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln252/1 "/>
</bind>
</comp>

<comp id="794" class="1004" name="shl_ln5_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="9" slack="0"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/1 "/>
</bind>
</comp>

<comp id="802" class="1004" name="or_ln253_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="9" slack="0"/>
<pin id="804" dir="0" index="1" bw="9" slack="0"/>
<pin id="805" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln253/1 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln253_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="9" slack="0"/>
<pin id="810" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln253/1 "/>
</bind>
</comp>

<comp id="814" class="1004" name="or_ln255_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="9" slack="0"/>
<pin id="816" dir="0" index="1" bw="9" slack="0"/>
<pin id="817" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln255/1 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln255_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="9" slack="0"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln255/1 "/>
</bind>
</comp>

<comp id="826" class="1004" name="hi_3_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="0" index="1" bw="7" slack="0"/>
<pin id="829" dir="0" index="2" bw="3" slack="0"/>
<pin id="830" dir="0" index="3" bw="4" slack="0"/>
<pin id="831" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="hi_3/1 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln115_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="0"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln115/1 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln28_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="4" slack="0"/>
<pin id="843" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/1 "/>
</bind>
</comp>

<comp id="848" class="1004" name="store_ln250_store_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="9" slack="0"/>
<pin id="850" dir="0" index="1" bw="9" slack="0"/>
<pin id="851" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/1 "/>
</bind>
</comp>

<comp id="853" class="1004" name="store_ln115_store_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="7" slack="0"/>
<pin id="855" dir="0" index="1" bw="7" slack="0"/>
<pin id="856" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="858" class="1004" name="or_ln257_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="1"/>
<pin id="860" dir="0" index="1" bw="9" slack="0"/>
<pin id="861" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln257/2 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln257_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="9" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="or_ln259_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="9" slack="1"/>
<pin id="871" dir="0" index="1" bw="9" slack="0"/>
<pin id="872" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln259/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="zext_ln259_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="0"/>
<pin id="876" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln259/2 "/>
</bind>
</comp>

<comp id="880" class="1004" name="or_ln254_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="9" slack="2"/>
<pin id="882" dir="0" index="1" bw="9" slack="0"/>
<pin id="883" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln254/3 "/>
</bind>
</comp>

<comp id="885" class="1004" name="zext_ln254_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="9" slack="0"/>
<pin id="887" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln254/3 "/>
</bind>
</comp>

<comp id="891" class="1004" name="or_ln258_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="9" slack="2"/>
<pin id="893" dir="0" index="1" bw="9" slack="0"/>
<pin id="894" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln258/3 "/>
</bind>
</comp>

<comp id="896" class="1004" name="zext_ln258_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="9" slack="0"/>
<pin id="898" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln258/3 "/>
</bind>
</comp>

<comp id="902" class="1004" name="zext_ln252_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="9" slack="3"/>
<pin id="904" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="or_ln256_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="9" slack="3"/>
<pin id="909" dir="0" index="1" bw="9" slack="0"/>
<pin id="910" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln256/4 "/>
</bind>
</comp>

<comp id="912" class="1004" name="zext_ln256_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="9" slack="0"/>
<pin id="914" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln256/4 "/>
</bind>
</comp>

<comp id="918" class="1004" name="bitcast_ln271_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="64" slack="1"/>
<pin id="920" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271/7 "/>
</bind>
</comp>

<comp id="922" class="1004" name="xor_ln271_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="0"/>
<pin id="924" dir="0" index="1" bw="64" slack="0"/>
<pin id="925" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271/7 "/>
</bind>
</comp>

<comp id="928" class="1004" name="bitcast_ln271_1_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="0"/>
<pin id="930" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_1/7 "/>
</bind>
</comp>

<comp id="933" class="1004" name="bitcast_ln271_2_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="64" slack="1"/>
<pin id="935" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_2/7 "/>
</bind>
</comp>

<comp id="937" class="1004" name="xor_ln271_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="0"/>
<pin id="939" dir="0" index="1" bw="64" slack="0"/>
<pin id="940" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_1/7 "/>
</bind>
</comp>

<comp id="943" class="1004" name="bitcast_ln271_3_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="64" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_3/7 "/>
</bind>
</comp>

<comp id="948" class="1004" name="bitcast_ln271_8_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="64" slack="1"/>
<pin id="950" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_8/7 "/>
</bind>
</comp>

<comp id="952" class="1004" name="xor_ln271_4_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="0"/>
<pin id="954" dir="0" index="1" bw="64" slack="0"/>
<pin id="955" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_4/7 "/>
</bind>
</comp>

<comp id="958" class="1004" name="bitcast_ln271_9_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="64" slack="0"/>
<pin id="960" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_9/7 "/>
</bind>
</comp>

<comp id="964" class="1004" name="bitcast_ln271_10_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="64" slack="1"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_10/7 "/>
</bind>
</comp>

<comp id="968" class="1004" name="xor_ln271_5_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="64" slack="0"/>
<pin id="970" dir="0" index="1" bw="64" slack="0"/>
<pin id="971" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_5/7 "/>
</bind>
</comp>

<comp id="974" class="1004" name="bitcast_ln271_11_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="64" slack="0"/>
<pin id="976" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_11/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="bitcast_ln271_4_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="64" slack="5"/>
<pin id="982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_4/12 "/>
</bind>
</comp>

<comp id="983" class="1004" name="xor_ln271_2_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="0"/>
<pin id="985" dir="0" index="1" bw="64" slack="0"/>
<pin id="986" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_2/12 "/>
</bind>
</comp>

<comp id="989" class="1004" name="bitcast_ln271_5_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="0"/>
<pin id="991" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_5/12 "/>
</bind>
</comp>

<comp id="994" class="1004" name="bitcast_ln271_6_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="64" slack="5"/>
<pin id="996" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_6/12 "/>
</bind>
</comp>

<comp id="997" class="1004" name="xor_ln271_3_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="0"/>
<pin id="999" dir="0" index="1" bw="64" slack="0"/>
<pin id="1000" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_3/12 "/>
</bind>
</comp>

<comp id="1003" class="1004" name="bitcast_ln271_7_fu_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="64" slack="0"/>
<pin id="1005" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_7/12 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="bitcast_ln271_12_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="1"/>
<pin id="1010" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_12/12 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="xor_ln271_6_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="0"/>
<pin id="1014" dir="0" index="1" bw="64" slack="0"/>
<pin id="1015" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_6/12 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="bitcast_ln271_14_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="64" slack="1"/>
<pin id="1020" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_14/12 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="xor_ln271_7_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="0"/>
<pin id="1024" dir="0" index="1" bw="64" slack="0"/>
<pin id="1025" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_7/12 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="bitcast_ln271_13_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="64" slack="4"/>
<pin id="1030" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_13/16 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="bitcast_ln271_15_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="64" slack="4"/>
<pin id="1034" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_15/16 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="add_ln28_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="4" slack="15"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/16 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="icmp_ln28_1_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="4" slack="0"/>
<pin id="1043" dir="0" index="1" bw="4" slack="0"/>
<pin id="1044" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/16 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="store_ln25_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="4" slack="0"/>
<pin id="1049" dir="0" index="1" bw="4" slack="15"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/16 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="bitcast_ln271_16_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="64" slack="1"/>
<pin id="1054" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_16/19 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="xor_ln271_8_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="64" slack="0"/>
<pin id="1058" dir="0" index="1" bw="64" slack="0"/>
<pin id="1059" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_8/19 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="bitcast_ln271_18_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="64" slack="1"/>
<pin id="1064" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_18/19 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="xor_ln271_9_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="0"/>
<pin id="1068" dir="0" index="1" bw="64" slack="0"/>
<pin id="1069" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln271_9/19 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="bitcast_ln271_17_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="64" slack="4"/>
<pin id="1074" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_17/23 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="bitcast_ln271_19_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="4"/>
<pin id="1078" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln271_19/23 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="j_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="4" slack="0"/>
<pin id="1082" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tid_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="7" slack="0"/>
<pin id="1089" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="tid "/>
</bind>
</comp>

<comp id="1094" class="1005" name="indvar_flatten6_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="9" slack="0"/>
<pin id="1096" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="1101" class="1005" name="icmp_ln250_reg_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="1"/>
<pin id="1103" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln250 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="or_ln115_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="24"/>
<pin id="1107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln115 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="select_ln115_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="4" slack="15"/>
<pin id="1111" dir="1" index="1" bw="4" slack="15"/>
</pin_list>
<bind>
<opset="select_ln115 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="shl_ln5_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="9" slack="1"/>
<pin id="1116" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln5 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="DATA_x_addr_1_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="9" slack="1"/>
<pin id="1126" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_addr_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="DATA_x_addr_3_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="9" slack="1"/>
<pin id="1132" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_addr_3 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="DATA_y_addr_1_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="1"/>
<pin id="1138" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_addr_1 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="DATA_y_addr_3_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="9" slack="1"/>
<pin id="1144" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_addr_3 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="zext_ln115_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="32" slack="1"/>
<pin id="1150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln115 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="twiddles8_reversed8_addr_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="3" slack="1"/>
<pin id="1155" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_addr "/>
</bind>
</comp>

<comp id="1158" class="1005" name="data_x_addr_8_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="3" slack="30"/>
<pin id="1160" dir="1" index="1" bw="3" slack="30"/>
</pin_list>
<bind>
<opset="data_x_addr_8 "/>
</bind>
</comp>

<comp id="1163" class="1005" name="data_y_addr_8_reg_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="3" slack="30"/>
<pin id="1165" dir="1" index="1" bw="3" slack="30"/>
</pin_list>
<bind>
<opset="data_y_addr_8 "/>
</bind>
</comp>

<comp id="1168" class="1005" name="c0_x_1_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="64" slack="1"/>
<pin id="1170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="c0_x_3_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="64" slack="1"/>
<pin id="1176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_3 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="DATA_x_addr_5_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="9" slack="1"/>
<pin id="1181" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_addr_5 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="DATA_x_addr_7_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="9" slack="1"/>
<pin id="1187" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_addr_7 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="c0_y_1_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="64" slack="1"/>
<pin id="1192" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_1 "/>
</bind>
</comp>

<comp id="1196" class="1005" name="c0_y_3_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="64" slack="1"/>
<pin id="1198" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_3 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="DATA_y_addr_5_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="9" slack="1"/>
<pin id="1203" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_addr_5 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="DATA_y_addr_7_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="9" slack="1"/>
<pin id="1209" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_addr_7 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="conv2_i1_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="64" slack="10"/>
<pin id="1214" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="conv2_i1 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="twiddles8_reversed8_load_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="1"/>
<pin id="1219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="twiddles8_reversed8_load "/>
</bind>
</comp>

<comp id="1222" class="1005" name="DATA_x_addr_2_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="9" slack="1"/>
<pin id="1224" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_addr_2 "/>
</bind>
</comp>

<comp id="1227" class="1005" name="DATA_x_load_1_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="64" slack="1"/>
<pin id="1229" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_load_1 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="DATA_x_addr_6_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="9" slack="1"/>
<pin id="1235" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_addr_6 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="DATA_x_load_3_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="64" slack="1"/>
<pin id="1241" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_load_3 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="DATA_y_addr_2_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="9" slack="1"/>
<pin id="1246" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_addr_2 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="DATA_y_load_1_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="64" slack="1"/>
<pin id="1251" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_load_1 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="DATA_y_addr_6_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="9" slack="1"/>
<pin id="1257" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_addr_6 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="DATA_y_load_3_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="64" slack="1"/>
<pin id="1263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_load_3 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="conv_i1_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="64" slack="1"/>
<pin id="1268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i1 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="DATA_x_addr_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="9" slack="1"/>
<pin id="1273" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_addr "/>
</bind>
</comp>

<comp id="1276" class="1005" name="c0_x_2_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="64" slack="1"/>
<pin id="1278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x_2 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="DATA_x_addr_4_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="9" slack="1"/>
<pin id="1284" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_addr_4 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="DATA_x_load_2_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="64" slack="1"/>
<pin id="1289" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_load_2 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="DATA_y_addr_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="9" slack="1"/>
<pin id="1295" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_addr "/>
</bind>
</comp>

<comp id="1298" class="1005" name="c0_y_2_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="64" slack="1"/>
<pin id="1300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y_2 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="DATA_y_addr_4_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="9" slack="1"/>
<pin id="1306" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_addr_4 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="DATA_y_load_2_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="64" slack="1"/>
<pin id="1311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_load_2 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="c0_x_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="64" slack="1"/>
<pin id="1317" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_x "/>
</bind>
</comp>

<comp id="1321" class="1005" name="DATA_x_load_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="1"/>
<pin id="1323" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DATA_x_load "/>
</bind>
</comp>

<comp id="1327" class="1005" name="c0_y_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="64" slack="1"/>
<pin id="1329" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c0_y "/>
</bind>
</comp>

<comp id="1333" class="1005" name="DATA_y_load_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="64" slack="1"/>
<pin id="1335" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="DATA_y_load "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp_1_1_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="64" slack="1"/>
<pin id="1341" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_1 "/>
</bind>
</comp>

<comp id="1345" class="1005" name="sub1_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="64" slack="1"/>
<pin id="1347" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="bitcast_ln271_1_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="64" slack="1"/>
<pin id="1353" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_1 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="bitcast_ln271_3_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="64" slack="1"/>
<pin id="1358" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_3 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="bitcast_ln271_9_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="64" slack="1"/>
<pin id="1363" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_9 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="bitcast_ln271_11_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="64" slack="1"/>
<pin id="1369" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_11 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="c0_x_5_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="64" slack="8"/>
<pin id="1375" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="c0_x_5 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="c0_y_5_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="64" slack="8"/>
<pin id="1381" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="c0_y_5 "/>
</bind>
</comp>

<comp id="1385" class="1005" name="bitcast_ln271_5_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="64" slack="1"/>
<pin id="1387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_5 "/>
</bind>
</comp>

<comp id="1390" class="1005" name="bitcast_ln271_7_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="64" slack="1"/>
<pin id="1392" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_7 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="c0_x_9_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="64" slack="10"/>
<pin id="1397" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="c0_x_9 "/>
</bind>
</comp>

<comp id="1401" class="1005" name="c0_y_9_reg_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="64" slack="10"/>
<pin id="1403" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="c0_y_9 "/>
</bind>
</comp>

<comp id="1407" class="1005" name="xor_ln271_6_reg_1407">
<pin_list>
<pin id="1408" dir="0" index="0" bw="64" slack="4"/>
<pin id="1409" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln271_6 "/>
</bind>
</comp>

<comp id="1412" class="1005" name="xor_ln271_7_reg_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="64" slack="4"/>
<pin id="1414" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln271_7 "/>
</bind>
</comp>

<comp id="1417" class="1005" name="mul_reg_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="64" slack="1"/>
<pin id="1419" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1423" class="1005" name="bitcast_ln271_13_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="64" slack="1"/>
<pin id="1425" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_13 "/>
</bind>
</comp>

<comp id="1428" class="1005" name="bitcast_ln271_15_reg_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="64" slack="1"/>
<pin id="1430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_15 "/>
</bind>
</comp>

<comp id="1433" class="1005" name="icmp_ln28_1_reg_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="1" slack="24"/>
<pin id="1435" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28_1 "/>
</bind>
</comp>

<comp id="1437" class="1005" name="add13_reg_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="64" slack="5"/>
<pin id="1439" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="add13 "/>
</bind>
</comp>

<comp id="1442" class="1005" name="add14_reg_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="64" slack="5"/>
<pin id="1444" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="add14 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="sub7_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="64" slack="3"/>
<pin id="1449" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sub7 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="sub8_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="64" slack="3"/>
<pin id="1455" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sub8 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="c0_x_10_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="64" slack="4"/>
<pin id="1461" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="c0_x_10 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="c0_y_10_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="64" slack="4"/>
<pin id="1466" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="c0_y_10 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="c0_x_11_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="64" slack="8"/>
<pin id="1471" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="c0_x_11 "/>
</bind>
</comp>

<comp id="1475" class="1005" name="c0_y_11_reg_1475">
<pin_list>
<pin id="1476" dir="0" index="0" bw="64" slack="8"/>
<pin id="1477" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="c0_y_11 "/>
</bind>
</comp>

<comp id="1481" class="1005" name="xor_ln271_8_reg_1481">
<pin_list>
<pin id="1482" dir="0" index="0" bw="64" slack="4"/>
<pin id="1483" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln271_8 "/>
</bind>
</comp>

<comp id="1486" class="1005" name="xor_ln271_9_reg_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="64" slack="4"/>
<pin id="1488" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="xor_ln271_9 "/>
</bind>
</comp>

<comp id="1491" class="1005" name="bitcast_ln271_17_reg_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="64" slack="1"/>
<pin id="1493" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_17 "/>
</bind>
</comp>

<comp id="1496" class="1005" name="bitcast_ln271_19_reg_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="64" slack="1"/>
<pin id="1498" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln271_19 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="phi_x_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="64" slack="8"/>
<pin id="1503" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="phi_x "/>
</bind>
</comp>

<comp id="1507" class="1005" name="phi_y_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="64" slack="7"/>
<pin id="1509" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="phi_y "/>
</bind>
</comp>

<comp id="1513" class="1005" name="data_x_addr_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="3" slack="16"/>
<pin id="1515" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="data_x_addr "/>
</bind>
</comp>

<comp id="1518" class="1005" name="data_x_addr_1_reg_1518">
<pin_list>
<pin id="1519" dir="0" index="0" bw="3" slack="14"/>
<pin id="1520" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_x_addr_1 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="data_y_addr_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="3" slack="16"/>
<pin id="1525" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="data_y_addr "/>
</bind>
</comp>

<comp id="1528" class="1005" name="data_y_addr_1_reg_1528">
<pin_list>
<pin id="1529" dir="0" index="0" bw="3" slack="14"/>
<pin id="1530" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_y_addr_1 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="sub14_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="64" slack="1"/>
<pin id="1535" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub14 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="sub15_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="64" slack="1"/>
<pin id="1541" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub15 "/>
</bind>
</comp>

<comp id="1545" class="1005" name="data_x_addr_2_reg_1545">
<pin_list>
<pin id="1546" dir="0" index="0" bw="3" slack="14"/>
<pin id="1547" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_x_addr_2 "/>
</bind>
</comp>

<comp id="1550" class="1005" name="data_x_addr_3_reg_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="3" slack="14"/>
<pin id="1552" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_x_addr_3 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="data_y_addr_2_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="3" slack="14"/>
<pin id="1557" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_y_addr_2 "/>
</bind>
</comp>

<comp id="1560" class="1005" name="data_y_addr_3_reg_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="3" slack="14"/>
<pin id="1562" dir="1" index="1" bw="3" slack="14"/>
</pin_list>
<bind>
<opset="data_y_addr_3 "/>
</bind>
</comp>

<comp id="1565" class="1005" name="data_x_addr_4_reg_1565">
<pin_list>
<pin id="1566" dir="0" index="0" bw="3" slack="12"/>
<pin id="1567" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="data_x_addr_4 "/>
</bind>
</comp>

<comp id="1570" class="1005" name="data_y_addr_4_reg_1570">
<pin_list>
<pin id="1571" dir="0" index="0" bw="3" slack="12"/>
<pin id="1572" dir="1" index="1" bw="3" slack="12"/>
</pin_list>
<bind>
<opset="data_y_addr_4 "/>
</bind>
</comp>

<comp id="1575" class="1005" name="data_x_addr_5_reg_1575">
<pin_list>
<pin id="1576" dir="0" index="0" bw="3" slack="15"/>
<pin id="1577" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="data_x_addr_5 "/>
</bind>
</comp>

<comp id="1580" class="1005" name="data_x_addr_6_reg_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="3" slack="16"/>
<pin id="1582" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="data_x_addr_6 "/>
</bind>
</comp>

<comp id="1585" class="1005" name="data_y_addr_5_reg_1585">
<pin_list>
<pin id="1586" dir="0" index="0" bw="3" slack="15"/>
<pin id="1587" dir="1" index="1" bw="3" slack="15"/>
</pin_list>
<bind>
<opset="data_y_addr_5 "/>
</bind>
</comp>

<comp id="1590" class="1005" name="data_y_addr_6_reg_1590">
<pin_list>
<pin id="1591" dir="0" index="0" bw="3" slack="16"/>
<pin id="1592" dir="1" index="1" bw="3" slack="16"/>
</pin_list>
<bind>
<opset="data_y_addr_6 "/>
</bind>
</comp>

<comp id="1595" class="1005" name="tmp_reg_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="64" slack="1"/>
<pin id="1597" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1601" class="1005" name="data_y_load_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="64" slack="1"/>
<pin id="1603" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_y_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="120" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="46" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="161"><net_src comp="145" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="162" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="2" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="46" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="218"><net_src comp="6" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="226"><net_src comp="6" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="46" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="46" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="46" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="261" pin="3"/><net_sink comp="127" pin=2"/></net>

<net id="274"><net_src comp="4" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="282"><net_src comp="6" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="277" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="290"><net_src comp="6" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="46" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="285" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="306"><net_src comp="2" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="46" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="46" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="318"><net_src comp="293" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="328"><net_src comp="301" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="334"><net_src comp="0" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="46" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="78" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="342"><net_src comp="0" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="343"><net_src comp="46" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="344"><net_src comp="80" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="350"><net_src comp="2" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="78" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="358"><net_src comp="2" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="46" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="80" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="361"><net_src comp="329" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="362"><net_src comp="345" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="363"><net_src comp="337" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="364"><net_src comp="353" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="370"><net_src comp="0" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="82" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="378"><net_src comp="0" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="46" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="380"><net_src comp="84" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="2" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="82" pin="0"/><net_sink comp="381" pin=2"/></net>

<net id="394"><net_src comp="2" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="46" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="84" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="397"><net_src comp="365" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="398"><net_src comp="381" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="399"><net_src comp="373" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="406"><net_src comp="0" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="46" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="86" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="414"><net_src comp="2" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="46" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="86" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="417"><net_src comp="401" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="418"><net_src comp="409" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="424"><net_src comp="0" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="46" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="88" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="432"><net_src comp="0" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="46" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="90" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="2" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="88" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="448"><net_src comp="2" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="46" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="90" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="451"><net_src comp="419" pin="3"/><net_sink comp="309" pin=2"/></net>

<net id="452"><net_src comp="435" pin="3"/><net_sink comp="319" pin=2"/></net>

<net id="453"><net_src comp="427" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="455"><net_src comp="309" pin="7"/><net_sink comp="127" pin=4"/></net>

<net id="456"><net_src comp="309" pin="3"/><net_sink comp="127" pin=1"/></net>

<net id="457"><net_src comp="319" pin="7"/><net_sink comp="152" pin=4"/></net>

<net id="458"><net_src comp="319" pin="3"/><net_sink comp="152" pin=1"/></net>

<net id="459"><net_src comp="309" pin="3"/><net_sink comp="127" pin=4"/></net>

<net id="460"><net_src comp="309" pin="7"/><net_sink comp="127" pin=1"/></net>

<net id="461"><net_src comp="319" pin="3"/><net_sink comp="152" pin=4"/></net>

<net id="462"><net_src comp="319" pin="7"/><net_sink comp="152" pin=1"/></net>

<net id="472"><net_src comp="30" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="32" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="485"><net_src comp="76" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="487"><net_src comp="10" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="488"><net_src comp="12" pin="0"/><net_sink comp="474" pin=4"/></net>

<net id="489"><net_src comp="14" pin="0"/><net_sink comp="474" pin=5"/></net>

<net id="490"><net_src comp="16" pin="0"/><net_sink comp="474" pin=6"/></net>

<net id="491"><net_src comp="18" pin="0"/><net_sink comp="474" pin=7"/></net>

<net id="492"><net_src comp="20" pin="0"/><net_sink comp="474" pin=8"/></net>

<net id="493"><net_src comp="32" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="498"><net_src comp="127" pin="7"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="152" pin="7"/><net_sink comp="499" pin=1"/></net>

<net id="508"><net_src comp="127" pin="7"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="152" pin="7"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="127" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="152" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="524"><net_src comp="127" pin="7"/><net_sink comp="494" pin=0"/></net>

<net id="525"><net_src comp="127" pin="3"/><net_sink comp="494" pin=1"/></net>

<net id="526"><net_src comp="152" pin="7"/><net_sink comp="499" pin=0"/></net>

<net id="527"><net_src comp="152" pin="3"/><net_sink comp="499" pin=1"/></net>

<net id="528"><net_src comp="127" pin="7"/><net_sink comp="504" pin=0"/></net>

<net id="529"><net_src comp="127" pin="3"/><net_sink comp="504" pin=1"/></net>

<net id="530"><net_src comp="152" pin="7"/><net_sink comp="509" pin=0"/></net>

<net id="531"><net_src comp="152" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="532"><net_src comp="494" pin="2"/><net_sink comp="127" pin=4"/></net>

<net id="533"><net_src comp="499" pin="2"/><net_sink comp="152" pin=4"/></net>

<net id="534"><net_src comp="494" pin="2"/><net_sink comp="309" pin=4"/></net>

<net id="535"><net_src comp="499" pin="2"/><net_sink comp="319" pin=4"/></net>

<net id="536"><net_src comp="504" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="537"><net_src comp="509" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="538"><net_src comp="494" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="539"><net_src comp="499" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="544"><net_src comp="66" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="545"><net_src comp="70" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="70" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="72" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="556"><net_src comp="74" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="557"><net_src comp="74" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="558"><net_src comp="74" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="563"><net_src comp="74" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="564"><net_src comp="309" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="565"><net_src comp="319" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="566"><net_src comp="309" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="567"><net_src comp="319" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="571"><net_src comp="177" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="575"><net_src comp="494" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="577"><net_src comp="572" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="578"><net_src comp="572" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="579"><net_src comp="572" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="583"><net_src comp="499" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="586"><net_src comp="580" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="587"><net_src comp="580" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="591"><net_src comp="504" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="598"><net_src comp="509" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="605"><net_src comp="514" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="611"><net_src comp="519" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="617"><net_src comp="494" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="625"><net_src comp="499" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="628"><net_src comp="622" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="629"><net_src comp="622" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="633"><net_src comp="540" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="639"><net_src comp="494" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="642"><net_src comp="636" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="643"><net_src comp="636" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="647"><net_src comp="499" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="650"><net_src comp="644" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="651"><net_src comp="644" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="655"><net_src comp="494" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="658"><net_src comp="652" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="662"><net_src comp="499" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="664"><net_src comp="659" pin="1"/><net_sink comp="319" pin=4"/></net>

<net id="665"><net_src comp="659" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="669"><net_src comp="546" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="675"><net_src comp="504" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="681"><net_src comp="509" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="687"><net_src comp="551" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="694"><net_src comp="540" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="700"><net_src comp="546" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="707"><net_src comp="559" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="713"><net_src comp="514" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="718"><net_src comp="519" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="319" pin=4"/></net>

<net id="724"><net_src comp="24" pin="0"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="26" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="734"><net_src comp="28" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="742"><net_src comp="735" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="34" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="748"><net_src comp="735" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="749"><net_src comp="36" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="760"><net_src comp="750" pin="1"/><net_sink comp="756" pin=0"/></net>

<net id="761"><net_src comp="38" pin="0"/><net_sink comp="756" pin=1"/></net>

<net id="766"><net_src comp="756" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="767"><net_src comp="466" pin="4"/><net_sink comp="762" pin=1"/></net>

<net id="773"><net_src comp="756" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="774"><net_src comp="28" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="775"><net_src comp="750" pin="1"/><net_sink comp="768" pin=2"/></net>

<net id="780"><net_src comp="753" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="40" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="756" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="788"><net_src comp="776" pin="2"/><net_sink comp="782" pin=1"/></net>

<net id="789"><net_src comp="753" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="793"><net_src comp="782" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="799"><net_src comp="42" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="790" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="44" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="794" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="36" pin="0"/><net_sink comp="802" pin=1"/></net>

<net id="811"><net_src comp="802" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="818"><net_src comp="794" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="819"><net_src comp="48" pin="0"/><net_sink comp="814" pin=1"/></net>

<net id="823"><net_src comp="814" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="832"><net_src comp="50" pin="0"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="782" pin="3"/><net_sink comp="826" pin=1"/></net>

<net id="834"><net_src comp="52" pin="0"/><net_sink comp="826" pin=2"/></net>

<net id="835"><net_src comp="54" pin="0"/><net_sink comp="826" pin=3"/></net>

<net id="839"><net_src comp="826" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="844"><net_src comp="768" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="852"><net_src comp="744" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="782" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="862"><net_src comp="56" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="858" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="873"><net_src comp="58" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="869" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="884"><net_src comp="60" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="880" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="895"><net_src comp="62" pin="0"/><net_sink comp="891" pin=1"/></net>

<net id="899"><net_src comp="891" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="905"><net_src comp="902" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="911"><net_src comp="64" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="915"><net_src comp="907" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="921"><net_src comp="595" pin="1"/><net_sink comp="918" pin=0"/></net>

<net id="926"><net_src comp="918" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="68" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="922" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="936"><net_src comp="588" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="933" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="68" pin="0"/><net_sink comp="937" pin=1"/></net>

<net id="946"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="951"><net_src comp="602" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="956"><net_src comp="948" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="68" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="952" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="967"><net_src comp="608" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="972"><net_src comp="964" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="973"><net_src comp="68" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="968" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="979"><net_src comp="974" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="987"><net_src comp="980" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="68" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1001"><net_src comp="994" pin="1"/><net_sink comp="997" pin=0"/></net>

<net id="1002"><net_src comp="68" pin="0"/><net_sink comp="997" pin=1"/></net>

<net id="1006"><net_src comp="997" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1011"><net_src comp="678" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1016"><net_src comp="1008" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1017"><net_src comp="68" pin="0"/><net_sink comp="1012" pin=1"/></net>

<net id="1021"><net_src comp="672" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="68" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1031"><net_src comp="1028" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1035"><net_src comp="1032" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1040"><net_src comp="28" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1045"><net_src comp="1036" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="38" pin="0"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1036" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1055"><net_src comp="595" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1052" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1061"><net_src comp="68" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1065"><net_src comp="588" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="1062" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="68" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1072" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1079"><net_src comp="1076" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1083"><net_src comp="108" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1090"><net_src comp="112" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="1097"><net_src comp="116" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="1099"><net_src comp="1094" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1100"><net_src comp="1094" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="1104"><net_src comp="738" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1108"><net_src comp="762" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1112"><net_src comp="768" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1117"><net_src comp="794" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1119"><net_src comp="1114" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1120"><net_src comp="1114" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1121"><net_src comp="1114" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="1122"><net_src comp="1114" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="1123"><net_src comp="1114" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1127"><net_src comp="120" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1133"><net_src comp="137" pin="3"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1135"><net_src comp="1130" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1139"><net_src comp="145" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1145"><net_src comp="162" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1151"><net_src comp="836" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1156"><net_src comp="170" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="1161"><net_src comp="183" pin="3"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1166"><net_src comp="190" pin="3"/><net_sink comp="1163" pin=0"/></net>

<net id="1167"><net_src comp="1163" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1171"><net_src comp="127" pin="7"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1173"><net_src comp="1168" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1177"><net_src comp="127" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1182"><net_src comp="197" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1184"><net_src comp="1179" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1188"><net_src comp="205" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1193"><net_src comp="152" pin="7"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1199"><net_src comp="152" pin="3"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1204"><net_src comp="213" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1210"><net_src comp="221" pin="3"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1215"><net_src comp="568" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1220"><net_src comp="177" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1225"><net_src comp="229" pin="3"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1230"><net_src comp="127" pin="7"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1232"><net_src comp="1227" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1236"><net_src comp="237" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1242"><net_src comp="127" pin="3"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1247"><net_src comp="245" pin="3"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1252"><net_src comp="152" pin="7"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1258"><net_src comp="253" pin="3"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1260"><net_src comp="1255" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1264"><net_src comp="152" pin="3"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1269"><net_src comp="568" pin="1"/><net_sink comp="1266" pin=0"/></net>

<net id="1270"><net_src comp="1266" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1274"><net_src comp="261" pin="3"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="1279"><net_src comp="127" pin="7"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1285"><net_src comp="269" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="1290"><net_src comp="127" pin="3"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1292"><net_src comp="1287" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1296"><net_src comp="277" pin="3"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="1301"><net_src comp="152" pin="7"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1303"><net_src comp="1298" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1307"><net_src comp="285" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="1312"><net_src comp="152" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1314"><net_src comp="1309" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1318"><net_src comp="127" pin="7"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1320"><net_src comp="1315" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1324"><net_src comp="127" pin="3"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1326"><net_src comp="1321" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1330"><net_src comp="152" pin="7"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1332"><net_src comp="1327" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1336"><net_src comp="152" pin="3"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1342"><net_src comp="504" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1344"><net_src comp="1339" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1348"><net_src comp="509" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1350"><net_src comp="1345" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1354"><net_src comp="928" pin="1"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1359"><net_src comp="943" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1364"><net_src comp="958" pin="1"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1370"><net_src comp="974" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1372"><net_src comp="1367" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1376"><net_src comp="504" pin="2"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1378"><net_src comp="1373" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1382"><net_src comp="509" pin="2"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1384"><net_src comp="1379" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1388"><net_src comp="989" pin="1"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1393"><net_src comp="1003" pin="1"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1398"><net_src comp="504" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1404"><net_src comp="509" pin="2"/><net_sink comp="1401" pin=0"/></net>

<net id="1405"><net_src comp="1401" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1406"><net_src comp="1401" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1410"><net_src comp="1012" pin="2"/><net_sink comp="1407" pin=0"/></net>

<net id="1411"><net_src comp="1407" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1415"><net_src comp="1022" pin="2"/><net_sink comp="1412" pin=0"/></net>

<net id="1416"><net_src comp="1412" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1420"><net_src comp="551" pin="2"/><net_sink comp="1417" pin=0"/></net>

<net id="1421"><net_src comp="1417" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1422"><net_src comp="1417" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1426"><net_src comp="1028" pin="1"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1431"><net_src comp="1032" pin="1"/><net_sink comp="1428" pin=0"/></net>

<net id="1432"><net_src comp="1428" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1436"><net_src comp="1041" pin="2"/><net_sink comp="1433" pin=0"/></net>

<net id="1440"><net_src comp="494" pin="2"/><net_sink comp="1437" pin=0"/></net>

<net id="1441"><net_src comp="1437" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1445"><net_src comp="499" pin="2"/><net_sink comp="1442" pin=0"/></net>

<net id="1446"><net_src comp="1442" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1450"><net_src comp="494" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1456"><net_src comp="499" pin="2"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1462"><net_src comp="504" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="1467"><net_src comp="509" pin="2"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1472"><net_src comp="514" pin="2"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1474"><net_src comp="1469" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="1478"><net_src comp="519" pin="2"/><net_sink comp="1475" pin=0"/></net>

<net id="1479"><net_src comp="1475" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="1480"><net_src comp="1475" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1484"><net_src comp="1056" pin="2"/><net_sink comp="1481" pin=0"/></net>

<net id="1485"><net_src comp="1481" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1489"><net_src comp="1066" pin="2"/><net_sink comp="1486" pin=0"/></net>

<net id="1490"><net_src comp="1486" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1494"><net_src comp="1072" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1495"><net_src comp="1491" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1499"><net_src comp="1076" pin="1"/><net_sink comp="1496" pin=0"/></net>

<net id="1500"><net_src comp="1496" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="1504"><net_src comp="474" pin="9"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1510"><net_src comp="474" pin="9"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="1516"><net_src comp="329" pin="3"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1521"><net_src comp="337" pin="3"/><net_sink comp="1518" pin=0"/></net>

<net id="1522"><net_src comp="1518" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1526"><net_src comp="345" pin="3"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1531"><net_src comp="353" pin="3"/><net_sink comp="1528" pin=0"/></net>

<net id="1532"><net_src comp="1528" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1536"><net_src comp="504" pin="2"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="1542"><net_src comp="509" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="1544"><net_src comp="1539" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="1548"><net_src comp="365" pin="3"/><net_sink comp="1545" pin=0"/></net>

<net id="1549"><net_src comp="1545" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1553"><net_src comp="373" pin="3"/><net_sink comp="1550" pin=0"/></net>

<net id="1554"><net_src comp="1550" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1558"><net_src comp="381" pin="3"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1563"><net_src comp="389" pin="3"/><net_sink comp="1560" pin=0"/></net>

<net id="1564"><net_src comp="1560" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1568"><net_src comp="401" pin="3"/><net_sink comp="1565" pin=0"/></net>

<net id="1569"><net_src comp="1565" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1573"><net_src comp="409" pin="3"/><net_sink comp="1570" pin=0"/></net>

<net id="1574"><net_src comp="1570" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1578"><net_src comp="419" pin="3"/><net_sink comp="1575" pin=0"/></net>

<net id="1579"><net_src comp="1575" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1583"><net_src comp="427" pin="3"/><net_sink comp="1580" pin=0"/></net>

<net id="1584"><net_src comp="1580" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="1588"><net_src comp="435" pin="3"/><net_sink comp="1585" pin=0"/></net>

<net id="1589"><net_src comp="1585" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1593"><net_src comp="443" pin="3"/><net_sink comp="1590" pin=0"/></net>

<net id="1594"><net_src comp="1590" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1598"><net_src comp="309" pin="3"/><net_sink comp="1595" pin=0"/></net>

<net id="1599"><net_src comp="1595" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="1600"><net_src comp="1595" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="1604"><net_src comp="319" pin="3"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="559" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_x | {25 26 27 28 30 39 }
	Port: data_y | {25 26 27 28 30 39 }
	Port: DATA_x_r | {16 41 42 43 46 47 }
	Port: DATA_y_r | {16 41 42 43 46 47 }
	Port: twiddles8_reversed8 | {}
	Port: ref_4oPi_table_256 | {}
	Port: fourth_order_double_sin_cos_K0 | {}
	Port: fourth_order_double_sin_cos_K1 | {}
	Port: fourth_order_double_sin_cos_K2 | {}
	Port: fourth_order_double_sin_cos_K3 | {}
	Port: fourth_order_double_sin_cos_K4 | {}
 - Input state : 
	Port: fft1D_512_Pipeline_loop6_twiddles : data_x | {31 32 40 41 42 43 45 46 47 }
	Port: fft1D_512_Pipeline_loop6_twiddles : data_y | {31 32 40 41 42 43 45 46 47 }
	Port: fft1D_512_Pipeline_loop6_twiddles : DATA_x_r | {1 2 3 4 5 }
	Port: fft1D_512_Pipeline_loop6_twiddles : DATA_y_r | {1 2 3 4 5 }
	Port: fft1D_512_Pipeline_loop6_twiddles : twiddles8_reversed8 | {1 2 }
	Port: fft1D_512_Pipeline_loop6_twiddles : ref_4oPi_table_256 | {16 17 18 }
	Port: fft1D_512_Pipeline_loop6_twiddles : fourth_order_double_sin_cos_K0 | {20 21 22 }
	Port: fft1D_512_Pipeline_loop6_twiddles : fourth_order_double_sin_cos_K1 | {20 21 22 }
	Port: fft1D_512_Pipeline_loop6_twiddles : fourth_order_double_sin_cos_K2 | {20 21 22 }
	Port: fft1D_512_Pipeline_loop6_twiddles : fourth_order_double_sin_cos_K3 | {20 21 22 }
	Port: fft1D_512_Pipeline_loop6_twiddles : fourth_order_double_sin_cos_K4 | {20 21 22 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln115 : 1
		store_ln25 : 1
		first_iter_1 : 1
		indvar_flatten6_load : 1
		icmp_ln250 : 2
		add_ln250 : 2
		br_ln250 : 3
		j_load : 1
		tid_load : 1
		icmp_ln28 : 2
		or_ln115 : 3
		select_ln115 : 3
		add_ln250_1 : 2
		select_ln250 : 3
		trunc_ln252 : 4
		shl_ln5 : 5
		or_ln253 : 6
		zext_ln253 : 6
		DATA_x_addr_1 : 7
		c0_x_1 : 8
		or_ln255 : 6
		zext_ln255 : 6
		DATA_x_addr_3 : 7
		c0_x_3 : 8
		DATA_y_addr_1 : 7
		c0_y_1 : 8
		DATA_y_addr_3 : 7
		c0_y_3 : 8
		br_ln28 : 3
		hi_3 : 4
		zext_ln115 : 5
		conv2_i1 : 6
		zext_ln28 : 4
		twiddles8_reversed8_addr : 5
		twiddles8_reversed8_load : 6
		data_x_addr_8 : 5
		data_y_addr_8 : 5
		store_ln250 : 3
		store_ln115 : 4
	State 2
		DATA_x_addr_5 : 1
		DATA_x_load_1 : 2
		DATA_x_addr_7 : 1
		DATA_x_load_3 : 2
		DATA_y_addr_5 : 1
		DATA_y_load_1 : 2
		DATA_y_addr_7 : 1
		DATA_y_load_3 : 2
		conv_i1 : 1
	State 3
		DATA_x_addr_2 : 1
		c0_x_2 : 2
		DATA_x_addr_6 : 1
		DATA_x_load_2 : 2
		DATA_y_addr_2 : 1
		c0_y_2 : 2
		DATA_y_addr_6 : 1
		DATA_y_load_2 : 2
		c0_x_6 : 1
		c0_y_6 : 1
		tmp_1 : 1
		sub : 1
		tmp_1_2 : 1
		sub2 : 1
	State 4
		DATA_x_addr : 1
		c0_x : 2
		DATA_x_addr_4 : 1
		DATA_x_load : 2
		DATA_y_addr : 1
		c0_y : 2
		DATA_y_addr_4 : 1
		DATA_y_load : 2
		add : 1
		add1 : 1
		tmp_1_1 : 1
		sub1 : 1
	State 5
		c0_x_4 : 1
		c0_y_4 : 1
		c0_x_5 : 1
		c0_y_5 : 1
	State 6
	State 7
		xor_ln271 : 1
		bitcast_ln271_1 : 1
		sub3 : 2
		xor_ln271_1 : 1
		bitcast_ln271_3 : 1
		add4 : 2
		xor_ln271_4 : 1
		bitcast_ln271_9 : 1
		xor_ln271_5 : 1
		bitcast_ln271_11 : 1
		sub5 : 2
		add6 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
		xor_ln271_2 : 1
		bitcast_ln271_5 : 1
		sub4 : 2
		xor_ln271_3 : 1
		bitcast_ln271_7 : 1
		add5 : 2
		xor_ln271_6 : 1
		xor_ln271_7 : 1
	State 13
	State 14
	State 15
	State 16
		sub7 : 1
		sub8 : 1
		icmp_ln28_1 : 1
		br_ln28 : 2
		store_ln280 : 1
		store_ln289 : 1
		store_ln25 : 1
	State 17
	State 18
	State 19
		xor_ln271_8 : 1
		xor_ln271_9 : 1
	State 20
	State 21
	State 22
	State 23
		sub14 : 1
		sub15 : 1
	State 24
	State 25
		store_ln271 : 1
		store_ln271 : 1
	State 26
		store_ln271 : 1
		store_ln271 : 1
		store_ln271 : 1
		store_ln271 : 1
	State 27
		store_ln271 : 1
		store_ln271 : 1
		store_ln271 : 1
		store_ln271 : 1
	State 28
		store_ln271 : 1
		store_ln271 : 1
	State 29
	State 30
		store_ln271 : 1
		store_ln271 : 1
		store_ln271 : 1
		store_ln271 : 1
	State 31
	State 32
		mul8_i1 : 1
		mul11_i1 : 1
		mul14_i1 : 1
		mul17_i1 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		store_ln34 : 1
		store_ln35 : 1
	State 40
	State 41
		store_ln282 : 1
		store_ln285 : 1
		store_ln291 : 1
		store_ln294 : 1
	State 42
		store_ln283 : 1
		store_ln284 : 1
		store_ln292 : 1
		store_ln293 : 1
	State 43
		store_ln281 : 1
		store_ln290 : 1
	State 44
	State 45
	State 46
		store_ln286 : 1
		store_ln295 : 1
	State 47
		store_ln287 : 1
		store_ln296 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_494           |    3    |    0    |   430   |   708   |
|          |           grp_fu_499           |    3    |    0    |   430   |   708   |
|   dadd   |           grp_fu_504           |    3    |    0    |   430   |   708   |
|          |           grp_fu_509           |    3    |    0    |   430   |   708   |
|          |           grp_fu_514           |    3    |    0    |   430   |   708   |
|          |           grp_fu_519           |    3    |    0    |   430   |   708   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_sin_or_cos_double_s_fu_474 |    91   |  3.096  |   1639  |   4759  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_540           |    8    |    0    |   275   |   108   |
|   dmul   |           grp_fu_546           |    8    |    0    |   275   |   108   |
|          |           grp_fu_551           |    8    |    0    |   275   |   108   |
|          |           grp_fu_559           |    8    |    0    |   275   |   108   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        xor_ln271_fu_922        |    0    |    0    |    0    |    64   |
|          |       xor_ln271_1_fu_937       |    0    |    0    |    0    |    64   |
|          |       xor_ln271_4_fu_952       |    0    |    0    |    0    |    64   |
|          |       xor_ln271_5_fu_968       |    0    |    0    |    0    |    64   |
|    xor   |       xor_ln271_2_fu_983       |    0    |    0    |    0    |    64   |
|          |       xor_ln271_3_fu_997       |    0    |    0    |    0    |    64   |
|          |       xor_ln271_6_fu_1012      |    0    |    0    |    0    |    64   |
|          |       xor_ln271_7_fu_1022      |    0    |    0    |    0    |    64   |
|          |       xor_ln271_8_fu_1056      |    0    |    0    |    0    |    64   |
|          |       xor_ln271_9_fu_1066      |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        add_ln250_fu_744        |    0    |    0    |    0    |    16   |
|    add   |       add_ln250_1_fu_776       |    0    |    0    |    0    |    14   |
|          |        add_ln28_fu_1036        |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln250_fu_738       |    0    |    0    |    0    |    16   |
|   icmp   |        icmp_ln28_fu_756        |    0    |    0    |    0    |    12   |
|          |       icmp_ln28_1_fu_1041      |    0    |    0    |    0    |    12   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |       select_ln115_fu_768      |    0    |    0    |    0    |    4    |
|          |       select_ln250_fu_782      |    0    |    0    |    0    |    7    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         or_ln115_fu_762        |    0    |    0    |    0    |    2    |
|          |         or_ln253_fu_802        |    0    |    0    |    0    |    0    |
|          |         or_ln255_fu_814        |    0    |    0    |    0    |    0    |
|    or    |         or_ln257_fu_858        |    0    |    0    |    0    |    0    |
|          |         or_ln259_fu_869        |    0    |    0    |    0    |    0    |
|          |         or_ln254_fu_880        |    0    |    0    |    0    |    0    |
|          |         or_ln258_fu_891        |    0    |    0    |    0    |    0    |
|          |         or_ln256_fu_907        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_568           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |       trunc_ln252_fu_790       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|         shl_ln5_fu_794         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        zext_ln253_fu_808       |    0    |    0    |    0    |    0    |
|          |        zext_ln255_fu_820       |    0    |    0    |    0    |    0    |
|          |        zext_ln115_fu_836       |    0    |    0    |    0    |    0    |
|          |        zext_ln28_fu_841        |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln257_fu_863       |    0    |    0    |    0    |    0    |
|          |        zext_ln259_fu_874       |    0    |    0    |    0    |    0    |
|          |        zext_ln254_fu_885       |    0    |    0    |    0    |    0    |
|          |        zext_ln258_fu_896       |    0    |    0    |    0    |    0    |
|          |        zext_ln252_fu_902       |    0    |    0    |    0    |    0    |
|          |        zext_ln256_fu_912       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|           hi_3_fu_826          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |   141   |  3.096  |   5319  |  10174  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|      DATA_x_addr_1_reg_1124     |    9   |
|      DATA_x_addr_2_reg_1222     |    9   |
|      DATA_x_addr_3_reg_1130     |    9   |
|      DATA_x_addr_4_reg_1282     |    9   |
|      DATA_x_addr_5_reg_1179     |    9   |
|      DATA_x_addr_6_reg_1233     |    9   |
|      DATA_x_addr_7_reg_1185     |    9   |
|       DATA_x_addr_reg_1271      |    9   |
|      DATA_x_load_1_reg_1227     |   64   |
|      DATA_x_load_2_reg_1287     |   64   |
|      DATA_x_load_3_reg_1239     |   64   |
|       DATA_x_load_reg_1321      |   64   |
|      DATA_y_addr_1_reg_1136     |    9   |
|      DATA_y_addr_2_reg_1244     |    9   |
|      DATA_y_addr_3_reg_1142     |    9   |
|      DATA_y_addr_4_reg_1304     |    9   |
|      DATA_y_addr_5_reg_1201     |    9   |
|      DATA_y_addr_6_reg_1255     |    9   |
|      DATA_y_addr_7_reg_1207     |    9   |
|       DATA_y_addr_reg_1293      |    9   |
|      DATA_y_load_1_reg_1249     |   64   |
|      DATA_y_load_2_reg_1309     |   64   |
|      DATA_y_load_3_reg_1261     |   64   |
|       DATA_y_load_reg_1333      |   64   |
|          add13_reg_1437         |   64   |
|          add14_reg_1442         |   64   |
|    bitcast_ln271_11_reg_1367    |   64   |
|    bitcast_ln271_13_reg_1423    |   64   |
|    bitcast_ln271_15_reg_1428    |   64   |
|    bitcast_ln271_17_reg_1491    |   64   |
|    bitcast_ln271_19_reg_1496    |   64   |
|     bitcast_ln271_1_reg_1351    |   64   |
|     bitcast_ln271_3_reg_1356    |   64   |
|     bitcast_ln271_5_reg_1385    |   64   |
|     bitcast_ln271_7_reg_1390    |   64   |
|     bitcast_ln271_9_reg_1361    |   64   |
|         c0_x_10_reg_1459        |   64   |
|         c0_x_11_reg_1469        |   64   |
|         c0_x_1_reg_1168         |   64   |
|         c0_x_2_reg_1276         |   64   |
|         c0_x_3_reg_1174         |   64   |
|         c0_x_5_reg_1373         |   64   |
|         c0_x_9_reg_1395         |   64   |
|          c0_x_reg_1315          |   64   |
|         c0_y_10_reg_1464        |   64   |
|         c0_y_11_reg_1475        |   64   |
|         c0_y_1_reg_1190         |   64   |
|         c0_y_2_reg_1298         |   64   |
|         c0_y_3_reg_1196         |   64   |
|         c0_y_5_reg_1379         |   64   |
|         c0_y_9_reg_1401         |   64   |
|          c0_y_reg_1327          |   64   |
|        conv2_i1_reg_1212        |   64   |
|         conv_i1_reg_1266        |   64   |
|      data_x_addr_1_reg_1518     |    3   |
|      data_x_addr_2_reg_1545     |    3   |
|      data_x_addr_3_reg_1550     |    3   |
|      data_x_addr_4_reg_1565     |    3   |
|      data_x_addr_5_reg_1575     |    3   |
|      data_x_addr_6_reg_1580     |    3   |
|      data_x_addr_8_reg_1158     |    3   |
|       data_x_addr_reg_1513      |    3   |
|      data_y_addr_1_reg_1528     |    3   |
|      data_y_addr_2_reg_1555     |    3   |
|      data_y_addr_3_reg_1560     |    3   |
|      data_y_addr_4_reg_1570     |    3   |
|      data_y_addr_5_reg_1585     |    3   |
|      data_y_addr_6_reg_1590     |    3   |
|      data_y_addr_8_reg_1163     |    3   |
|       data_y_addr_reg_1523      |    3   |
|       data_y_load_reg_1601      |   64   |
|       first_iter_1_reg_463      |    1   |
|       icmp_ln250_reg_1101       |    1   |
|       icmp_ln28_1_reg_1433      |    1   |
|     indvar_flatten6_reg_1094    |    9   |
|            j_reg_1080           |    4   |
|           mul_reg_1417          |   64   |
|        or_ln115_reg_1105        |    1   |
|          phi_x_reg_1501         |   64   |
|          phi_y_reg_1507         |   64   |
|             reg_572             |   64   |
|             reg_580             |   64   |
|             reg_588             |   64   |
|             reg_595             |   64   |
|             reg_602             |   64   |
|             reg_608             |   64   |
|             reg_614             |   64   |
|             reg_622             |   64   |
|             reg_630             |   64   |
|             reg_636             |   64   |
|             reg_644             |   64   |
|             reg_652             |   64   |
|             reg_659             |   64   |
|             reg_666             |   64   |
|             reg_672             |   64   |
|             reg_678             |   64   |
|             reg_684             |   64   |
|             reg_691             |   64   |
|             reg_697             |   64   |
|             reg_704             |   64   |
|             reg_710             |   64   |
|             reg_715             |   64   |
|      select_ln115_reg_1109      |    4   |
|         shl_ln5_reg_1114        |    9   |
|          sub14_reg_1533         |   64   |
|          sub15_reg_1539         |   64   |
|          sub1_reg_1345          |   64   |
|          sub7_reg_1447          |   64   |
|          sub8_reg_1453          |   64   |
|           tid_reg_1087          |    7   |
|         tmp_1_1_reg_1339        |   64   |
|           tmp_reg_1595          |   64   |
|twiddles8_reversed8_addr_reg_1153|    3   |
|twiddles8_reversed8_load_reg_1217|   32   |
|       xor_ln271_6_reg_1407      |   64   |
|       xor_ln271_7_reg_1412      |   64   |
|       xor_ln271_8_reg_1481      |   64   |
|       xor_ln271_9_reg_1486      |   64   |
|       zext_ln115_reg_1148       |   32   |
+---------------------------------+--------+
|              Total              |  5096  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_127       |  p0  |  10  |   9  |   90   ||    54   |
|        grp_access_fu_127       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_access_fu_127       |  p2  |  10  |   0  |    0   ||    54   |
|        grp_access_fu_127       |  p4  |   3  |   9  |   27   ||    14   |
|        grp_access_fu_152       |  p0  |  10  |   9  |   90   ||    54   |
|        grp_access_fu_152       |  p1  |   2  |  64  |   128  ||    9    |
|        grp_access_fu_152       |  p2  |  10  |   0  |    0   ||    54   |
|        grp_access_fu_152       |  p4  |   3  |   9  |   27   ||    14   |
|        grp_access_fu_177       |  p0  |   2  |   3  |    6   ||    9    |
|        grp_access_fu_309       |  p0  |   8  |   3  |   24   ||    43   |
|        grp_access_fu_309       |  p1  |   4  |  64  |   256  ||    20   |
|        grp_access_fu_309       |  p2  |   8  |   0  |    0   ||    43   |
|        grp_access_fu_309       |  p4  |   3  |   3  |    9   ||    14   |
|        grp_access_fu_319       |  p0  |   8  |   3  |   24   ||    43   |
|        grp_access_fu_319       |  p1  |   4  |  64  |   256  ||    20   |
|        grp_access_fu_319       |  p2  |   8  |   0  |    0   ||    43   |
|        grp_access_fu_319       |  p4  |   3  |   3  |    9   ||    14   |
| grp_sin_or_cos_double_s_fu_474 |  p2  |   2  |   1  |    2   |
|           grp_fu_494           |  p0  |  12  |  64  |   768  ||    65   |
|           grp_fu_494           |  p1  |  18  |  64  |  1152  ||    86   |
|           grp_fu_499           |  p0  |  17  |  64  |  1088  ||    81   |
|           grp_fu_499           |  p1  |  13  |  64  |   832  ||    65   |
|           grp_fu_504           |  p0  |  12  |  64  |   768  ||    65   |
|           grp_fu_504           |  p1  |  15  |  64  |   960  ||    65   |
|           grp_fu_509           |  p0  |  14  |  64  |   896  ||    65   |
|           grp_fu_509           |  p1  |  14  |  64  |   896  ||    65   |
|           grp_fu_514           |  p0  |   4  |  64  |   256  ||    20   |
|           grp_fu_514           |  p1  |   5  |  64  |   320  ||    26   |
|           grp_fu_519           |  p0  |   4  |  64  |   256  ||    20   |
|           grp_fu_519           |  p1  |   5  |  64  |   320  ||    26   |
|           grp_fu_540           |  p0  |   7  |  64  |   448  ||    37   |
|           grp_fu_540           |  p1  |   4  |  64  |   256  ||    9    |
|           grp_fu_546           |  p0  |   6  |  64  |   384  ||    31   |
|           grp_fu_546           |  p1  |   3  |  64  |   192  ||    9    |
|           grp_fu_551           |  p0  |   5  |  64  |   320  ||    26   |
|           grp_fu_551           |  p1  |   4  |  64  |   256  ||    14   |
|           grp_fu_559           |  p0  |   3  |  64  |   192  ||    14   |
|           grp_fu_559           |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_568           |  p0  |   4  |   5  |   20   ||    20   |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  11784 || 19.6794 ||   1329  |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   141  |    3   |  5319  |  10174 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |  1329  |
|  Register |    -   |    -   |  5096  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   141  |   22   |  10415 |  11503 |
+-----------+--------+--------+--------+--------+
