module seg_interpreter (
    input seg_sig[7], // [6:5] = register; [4:3] = digit; [2:0] = pin A-G
    output address[4] // address of requested segment register
  ) {

  always {

    case (seg_sig[6:5]) {
      
      b00:
        address = h1; // attempt reg 1
      b01:
        address = h2; // attempt reg 2
      b10:
        address = h6; // hint answer reg
      b11:
        address = h8; // attempt counter reg
      default:
        address = hA; // unused register, b0
    }
  }
}
