

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Fri Jul 19 17:55:11 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,delta=1,noexec
     6                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     7                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    10                           	psect	text0,global,reloc=2,class=CODE,delta=1
    11                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    15   000000                     
    16                           ; Generated 17/10/2023 GMT
    17                           ; 
    18                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    19                           ; All rights reserved.
    20                           ; 
    21                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    22                           ; 
    23                           ; Redistribution and use in source and binary forms, with or without modification, are
    24                           ; permitted provided that the following conditions are met:
    25                           ; 
    26                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    27                           ;        conditions and the following disclaimer.
    28                           ; 
    29                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    30                           ;        of conditions and the following disclaimer in the documentation and/or other
    31                           ;        materials provided with the distribution. Publication is not required when
    32                           ;        this file is used in an embedded application.
    33                           ; 
    34                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    35                           ;        software without specific prior written permission.
    36                           ; 
    37                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    38                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    39                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    40                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    41                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    42                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    43                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    44                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    45                           ; 
    46                           ; 
    47                           ; Code-generator required, PIC18F4620 Definitions
    48                           ; 
    49                           ; SFR Addresses
    50   000000                     
    51                           	psect	idataCOMRAM
    52   001034                     __pidataCOMRAM:
    53                           	callstack 0
    54                           
    55                           ;initializer for _port_registers
    56   001034  80                 	db	128
    57   001035  0F                 	db	15
    58   001036  81                 	db	129
    59   001037  0F                 	db	15
    60   001038  82                 	db	130
    61   001039  0F                 	db	15
    62   00103A  83                 	db	131
    63   00103B  0F                 	db	15
    64   00103C  84                 	db	132
    65   00103D  0F                 	db	15
    66                           
    67                           ;initializer for _lat_registers
    68   00103E  89                 	db	137
    69   00103F  0F                 	db	15
    70   001040  8A                 	db	138
    71   001041  0F                 	db	15
    72   001042  8B                 	db	139
    73   001043  0F                 	db	15
    74   001044  8C                 	db	140
    75   001045  0F                 	db	15
    76   001046  8D                 	db	141
    77   001047  0F                 	db	15
    78                           
    79                           ;initializer for _tris_registers
    80   001048  92                 	db	146
    81   001049  0F                 	db	15
    82   00104A  93                 	db	147
    83   00104B  0F                 	db	15
    84   00104C  94                 	db	148
    85   00104D  0F                 	db	15
    86   00104E  95                 	db	149
    87   00104F  0F                 	db	15
    88   001050  96                 	db	150
    89   001051  0F                 	db	15
    90   000000                     _PORTE	set	3972
    91   000000                     _PORTD	set	3971
    92   000000                     _PORTC	set	3970
    93   000000                     _PORTB	set	3969
    94   000000                     _PORTA	set	3968
    95   000000                     _LATA	set	3977
    96   000000                     _TRISA	set	3986
    97   000000                     _TRISE	set	3990
    98   000000                     _TRISD	set	3989
    99   000000                     _TRISC	set	3988
   100   000000                     _TRISB	set	3987
   101   000000                     _LATE	set	3981
   102   000000                     _LATD	set	3980
   103   000000                     _LATC	set	3979
   104   000000                     _LATB	set	3978
   105                           
   106                           ; #config settings
   107                           
   108                           	psect	cinit
   109   001002                     __pcinit:
   110                           	callstack 0
   111   001002                     start_initialization:
   112                           	callstack 0
   113   001002                     __initialization:
   114                           	callstack 0
   115                           
   116                           ; Initialize objects allocated to COMRAM (30 bytes)
   117                           ; load TBLPTR registers with __pidataCOMRAM
   118   001002  0E34               	movlw	low __pidataCOMRAM
   119   001004  6EF6               	movwf	tblptrl,c
   120   001006  0E10               	movlw	high __pidataCOMRAM
   121   001008  6EF7               	movwf	tblptrh,c
   122   00100A  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
   123   00100C  6EF8               	movwf	tblptru,c
   124   00100E  EE00  F001         	lfsr	0,__pdataCOMRAM
   125   001012  EE10 F01E          	lfsr	1,30
   126   001016                     copy_data0:
   127   001016  0009               	tblrd		*+
   128   001018  CFF5 FFEE          	movff	tablat,postinc0
   129   00101C  50E5               	movf	postdec1,w,c
   130   00101E  50E1               	movf	fsr1l,w,c
   131   001020  E1FA               	bnz	copy_data0
   132                           
   133                           ; Clear objects allocated to COMRAM (4 bytes)
   134   001022  6A22               	clrf	(__pbssCOMRAM+3)& (0+255),c
   135   001024  6A21               	clrf	(__pbssCOMRAM+2)& (0+255),c
   136   001026  6A20               	clrf	(__pbssCOMRAM+1)& (0+255),c
   137   001028  6A1F               	clrf	__pbssCOMRAM& (0+255),c
   138   00102A                     end_of_initialization:
   139                           	callstack 0
   140   00102A                     __end_of__initialization:
   141                           	callstack 0
   142   00102A  0E00               	movlw	low (__Lmediumconst shr (0+16))
   143   00102C  6EF8               	movwf	tblptru,c
   144   00102E  0100               	movlb	0
   145   001030  EF29  F008         	goto	_main	;jump to C main() function
   146                           
   147                           	psect	bssCOMRAM
   148   00001F                     __pbssCOMRAM:
   149                           	callstack 0
   150   00001F                     relay_toggle@F2948:
   151                           	callstack 0
   152   00001F                     	ds	1
   153   000020                     relay_turn_off@F2941:
   154                           	callstack 0
   155   000020                     	ds	1
   156   000021                     relay_turn_on@F2934:
   157                           	callstack 0
   158   000021                     	ds	1
   159   000022                     relay_initialize@F2927:
   160                           	callstack 0
   161   000022                     	ds	1
   162                           
   163                           	psect	dataCOMRAM
   164   000001                     __pdataCOMRAM:
   165                           	callstack 0
   166   000001                     _port_registers:
   167                           	callstack 0
   168   000001                     	ds	10
   169   00000B                     _lat_registers:
   170                           	callstack 0
   171   00000B                     	ds	10
   172   000015                     _tris_registers:
   173                           	callstack 0
   174   000015                     	ds	10
   175                           
   176                           	psect	cstackCOMRAM
   177   000000                     __pcstackCOMRAM:
   178                           	callstack 0
   179   000000                     
   180                           ; 2 bytes @ 0x0
   181 ;;
   182 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   183 ;;
   184 ;; *************** function _main *****************
   185 ;; Defined at:
   186 ;;		line 10 in file "Application.c"
   187 ;; Parameters:    Size  Location     Type
   188 ;;		None
   189 ;; Auto vars:     Size  Location     Type
   190 ;;		None
   191 ;; Return value:  Size  Location     Type
   192 ;;                  2  250[None  ] int 
   193 ;; Registers used:
   194 ;;		None
   195 ;; Tracked objects:
   196 ;;		On entry : 0/0
   197 ;;		On exit  : 0/0
   198 ;;		Unchanged: 0/0
   199 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
   200 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   201 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   202 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   203 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
   204 ;;Total ram usage:        0 bytes
   205 ;; This function calls:
   206 ;;		Nothing
   207 ;; This function is called by:
   208 ;;		Startup code after reset
   209 ;; This function uses a non-reentrant model
   210 ;;
   211                           
   212                           	psect	text0
   213   001052                     __ptext0:
   214                           	callstack 0
   215   001052                     _main:
   216                           	callstack 31
   217   001052  EF00  F000         	goto	start
   218   001056                     __end_of_main:
   219                           	callstack 0
   220                           
   221                           	psect	smallconst
   222   001000                     __psmallconst:
   223                           	callstack 0
   224   001000  00                 	db	0
   225   001001  00                 	db	0	; dummy byte at the end
   226   000000                     
   227                           	psect	rparam
   228   000000                     
   229                           	psect	config
   230                           
   231                           ; Padding undefined space
   232   300000                     	org	3145728
   233   300000  FF                 	db	255
   234                           
   235                           ;Config register CONFIG1H @ 0x300001
   236                           ;	Oscillator Selection bits
   237                           ;	OSC = HS, HS oscillator
   238                           ;	Fail-Safe Clock Monitor Enable bit
   239                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   240                           ;	Internal/External Oscillator Switchover bit
   241                           ;	IESO = OFF, Oscillator Switchover mode disabled
   242   300001                     	org	3145729
   243   300001  02                 	db	2
   244                           
   245                           ;Config register CONFIG2L @ 0x300002
   246                           ;	Power-up Timer Enable bit
   247                           ;	PWRT = OFF, PWRT disabled
   248                           ;	Brown-out Reset Enable bits
   249                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   250                           ;	Brown Out Reset Voltage bits
   251                           ;	BORV = 1, 
   252   300002                     	org	3145730
   253   300002  09                 	db	9
   254                           
   255                           ;Config register CONFIG2H @ 0x300003
   256                           ;	Watchdog Timer Enable bit
   257                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   258                           ;	Watchdog Timer Postscale Select bits
   259                           ;	WDTPS = 32768, 1:32768
   260   300003                     	org	3145731
   261   300003  1E                 	db	30
   262                           
   263                           ; Padding undefined space
   264   300004                     	org	3145732
   265   300004  FF                 	db	255
   266                           
   267                           ;Config register CONFIG3H @ 0x300005
   268                           ;	CCP2 MUX bit
   269                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   270                           ;	PORTB A/D Enable bit
   271                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   272                           ;	Low-Power Timer1 Oscillator Enable bit
   273                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   274                           ;	MCLR Pin Enable bit
   275                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   276   300005                     	org	3145733
   277   300005  81                 	db	129
   278                           
   279                           ;Config register CONFIG4L @ 0x300006
   280                           ;	Stack Full/Underflow Reset Enable bit
   281                           ;	STVREN = ON, Stack full/underflow will cause Reset
   282                           ;	Single-Supply ICSP Enable bit
   283                           ;	LVP = OFF, Single-Supply ICSP disabled
   284                           ;	Extended Instruction Set Enable bit
   285                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   286                           ;	Background Debugger Enable bit
   287                           ;	DEBUG = 0x1, unprogrammed default
   288   300006                     	org	3145734
   289   300006  81                 	db	129
   290                           
   291                           ; Padding undefined space
   292   300007                     	org	3145735
   293   300007  FF                 	db	255
   294                           
   295                           ;Config register CONFIG5L @ 0x300008
   296                           ;	Code Protection bit
   297                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   298                           ;	Code Protection bit
   299                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   300                           ;	Code Protection bit
   301                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   302                           ;	Code Protection bit
   303                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   304   300008                     	org	3145736
   305   300008  0F                 	db	15
   306                           
   307                           ;Config register CONFIG5H @ 0x300009
   308                           ;	Boot Block Code Protection bit
   309                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   310                           ;	Data EEPROM Code Protection bit
   311                           ;	CPD = OFF, Data EEPROM not code-protected
   312   300009                     	org	3145737
   313   300009  C0                 	db	192
   314                           
   315                           ;Config register CONFIG6L @ 0x30000A
   316                           ;	Write Protection bit
   317                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   318                           ;	Write Protection bit
   319                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   320                           ;	Write Protection bit
   321                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   322                           ;	Write Protection bit
   323                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   324   30000A                     	org	3145738
   325   30000A  0F                 	db	15
   326                           
   327                           ;Config register CONFIG6H @ 0x30000B
   328                           ;	Configuration Register Write Protection bit
   329                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   330                           ;	Boot Block Write Protection bit
   331                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   332                           ;	Data EEPROM Write Protection bit
   333                           ;	WRTD = OFF, Data EEPROM not write-protected
   334   30000B                     	org	3145739
   335   30000B  E0                 	db	224
   336                           
   337                           ;Config register CONFIG7L @ 0x30000C
   338                           ;	Table Read Protection bit
   339                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   340                           ;	Table Read Protection bit
   341                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   342                           ;	Table Read Protection bit
   343                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   344                           ;	Table Read Protection bit
   345                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   346   30000C                     	org	3145740
   347   30000C  0F                 	db	15
   348                           
   349                           ;Config register CONFIG7H @ 0x30000D
   350                           ;	Boot Block Table Read Protection bit
   351                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   352   30000D                     	org	3145741
   353   30000D  40                 	db	64
   354                           tosu	equ	0xFFF
   355                           tosh	equ	0xFFE
   356                           tosl	equ	0xFFD
   357                           stkptr	equ	0xFFC
   358                           pclatu	equ	0xFFB
   359                           pclath	equ	0xFFA
   360                           pcl	equ	0xFF9
   361                           tblptru	equ	0xFF8
   362                           tblptrh	equ	0xFF7
   363                           tblptrl	equ	0xFF6
   364                           tablat	equ	0xFF5
   365                           prodh	equ	0xFF4
   366                           prodl	equ	0xFF3
   367                           indf0	equ	0xFEF
   368                           postinc0	equ	0xFEE
   369                           postdec0	equ	0xFED
   370                           preinc0	equ	0xFEC
   371                           plusw0	equ	0xFEB
   372                           fsr0h	equ	0xFEA
   373                           fsr0l	equ	0xFE9
   374                           wreg	equ	0xFE8
   375                           indf1	equ	0xFE7
   376                           postinc1	equ	0xFE6
   377                           postdec1	equ	0xFE5
   378                           preinc1	equ	0xFE4
   379                           plusw1	equ	0xFE3
   380                           fsr1h	equ	0xFE2
   381                           fsr1l	equ	0xFE1
   382                           bsr	equ	0xFE0
   383                           indf2	equ	0xFDF
   384                           postinc2	equ	0xFDE
   385                           postdec2	equ	0xFDD
   386                           preinc2	equ	0xFDC
   387                           plusw2	equ	0xFDB
   388                           fsr2h	equ	0xFDA
   389                           fsr2l	equ	0xFD9
   390                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        30
    BSS         4
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0      34
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          128      0       0

Pointer List with Targets:

    lat_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> LATA(BITBIGSFRll[1]), LATB(BITBIGSFRlh[1]), LATC(BITBIGSFRlh[1]), LATD(BITBIGSFRlh[1]), 
		 -> LATE(BITBIGSFRlh[1]), 

    port_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> PORTA(BITBIGSFRll[1]), PORTB(BITBIGSFRll[1]), PORTC(BITBIGSFRll[1]), PORTD(BITBIGSFRll[1]), 
		 -> PORTE(BITBIGSFRll[1]), 

    tris_registers	PTR volatile unsigned char [5] size(2) Largest target is 1
		 -> TRISA(BITBIGSFRll[1]), TRISB(BITBIGSFRh[1]), TRISC(BITBIGSFRh[1]), TRISD(BITBIGSFRh[1]), 
		 -> TRISE(BITBIGSFRh[1]), 


Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             F7F      0       0      40        0.0%
EEDATA             400      0       0       0        0.0%
BITBANK14          100      0       0      32        0.0%
BANK14             100      0       0      33        0.0%
BITBANK13          100      0       0      30        0.0%
BANK13             100      0       0      31        0.0%
BITBANK12          100      0       0      28        0.0%
BANK12             100      0       0      29        0.0%
BITBANK11          100      0       0      26        0.0%
BANK11             100      0       0      27        0.0%
BITBANK10          100      0       0      24        0.0%
BANK10             100      0       0      25        0.0%
BITBANK9           100      0       0      22        0.0%
BANK9              100      0       0      23        0.0%
BITBANK8           100      0       0      20        0.0%
BANK8              100      0       0      21        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK15           80      0       0      34        0.0%
BANK15              80      0       0      35        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITCOMRAM           7F      0       0       0        0.0%
COMRAM              7F      0      22       1       26.8%
BITBIGSFRh          69      0       0      36        0.0%
BITBIGSFRlh          4      0       0      37        0.0%
BITBIGSFRll          4      0       0      38        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0      22      39        0.0%
DATA                 0      0      22       3        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Fri Jul 19 17:55:11 2024

                    l251 1052    relay_initialize@F2927 0022                     l1349 1052  
                   _LATA 0F89                     _LATB 0F8A                     _LATC 0F8B  
                   _LATD 0F8C                     _LATE 0F8D                     _main 1052  
                   fsr1l 0FE1                     start 0000             ___param_bank 0000  
                  ?_main 0000      relay_turn_off@F2941 0020                    _PORTA 0F80  
                  _PORTB 0F81                    _PORTC 0F82                    _PORTD 0F83  
                  _PORTE 0F84                    _TRISA 0F92                    _TRISB 0F93  
                  _TRISC 0F94                    _TRISD 0F95                    _TRISE 0F96  
                  tablat 0FF5          __initialization 1002             __end_of_main 1056  
          _lat_registers 000B                   ??_main 0000            __activetblptr 0002  
                 isa$std 0001             __pdataCOMRAM 0001             __mediumconst 0000  
                 tblptrh 0FF7                   tblptrl 0FF6                   tblptru 0FF8  
             __accesstop 0080  __end_of__initialization 102A            ___rparam_used 0001  
         __pcstackCOMRAM 0000           _tris_registers 0015                  __Hparam 0000  
                __Lparam 0000             __psmallconst 1000                  __pcinit 1002  
                __ramtop 1000                  __ptext0 1052     end_of_initialization 102A  
          __Lmediumconst 0000                  postdec1 0FE5                  postinc0 0FEE  
     relay_turn_on@F2934 0021        relay_toggle@F2948 001F            __pidataCOMRAM 1034  
    start_initialization 1002              __pbssCOMRAM 001F              __smallconst 1000  
              copy_data0 1016                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000           _port_registers 0001  
