// Seed: 2257480275
module module_0 (
    .id_2(id_1)
);
  input wire id_1;
  assign id_2 = id_1 == id_1;
  assign module_1.type_1 = 0;
  assign id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    input logic id_0,
    input tri1  id_1
    , id_4,
    input tri   id_2
);
  tri0 id_5;
  always @(1 - id_4) begin : LABEL_0
    id_4 = #id_6 id_0;
  end
  id_7 :
  assert property (@(posedge id_7) 1)
  else $display(id_2);
  wire id_8;
  assign id_5 = 1;
  module_0 modCall_1 (id_8);
  assign id_4 = id_0;
endmodule
