============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Mar 05 2023  06:36:07 pm
  Module:                 fifo1_sram
  Operating conditions:   _nominal_ 
  Interconnect mode:      spatial
  Area mode:              physical library
============================================================


Path 1: MET (570 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    1900            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2000          100     
                                              
             Setup:-      71                  
       Uncertainty:-     180                  
     Required Time:=    1749                  
      Launch Clock:-     100                  
         Data Path:-    1079                  
             Slack:=     570                  

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell            Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                         
#-------------------------------------------------------------------------
      -     100   400     52    -  (arrival)   rptr_empty/rbin_reg_0_/CLK 
    249     349    50     11 90.0  DFFARX1_RVT rptr_empty/rbin_reg_0_/Q   
     45     394    49      5  5.7  INVX1_RVT   rptr_empty/g2903/Y         
     68     462    36      3  3.6  OR2X1_RVT   rptr_empty/g2897_0__4221/Y 
     56     518    27      2  3.3  OR2X1_RVT   rptr_empty/g2916__4222/Y   
     61     578    35      3  3.8  OR2X1_RVT   rptr_empty/g2889__5122/Y   
     76     654    51      5  6.2  OR2X1_RVT   rptr_empty/g2886__1705/Y   
     72     726    40      3  4.1  OR2X1_RVT   rptr_empty/g2876__6260/Y   
    193     919    60      1  1.3  XNOR3X1_RVT rptr_empty/g4026__7482/Y   
     59     977    26      1  1.3  OR2X1_RVT   rptr_empty/g63/Y           
     90    1068    23      1  1.1  NOR4X1_RVT  rptr_empty/g60/Y           
     45    1112    96      1  1.0  NAND3X0_RVT rptr_empty/g59/Y           
     67    1179    57      1  1.3  NAND2X0_RVT rptr_empty/g4015__1617/Y   
      0    1179     -      1    -  DFFASX1_RVT rptr_empty/rempty_reg/D    
#-------------------------------------------------------------------------

(#) : Net either has Non-default Routes or has been promoted to higher metal layers.

