
---------- Begin Simulation Statistics ----------
simSeconds                                   0.001918                       # Number of seconds simulated (Second)
simTicks                                   1918415500                       # Number of ticks simulated (Tick)
finalTick                                  1918415500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    100.57                       # Real time elapsed on the host (Second)
hostTickRate                                 19076011                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707396                       # Number of bytes of host memory used (Byte)
simInsts                                     12745805                       # Number of instructions simulated (Count)
simOps                                       24597273                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   126739                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     244586                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                           250                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                          7673663                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.602054                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.660981                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        26227493                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       87                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       25640199                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  14857                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined              1630301                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           3294225                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7478326                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               3.428601                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.303708                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1159318     15.50%     15.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    664834      8.89%     24.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    989480     13.23%     37.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    977455     13.07%     50.69% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   1048835     14.02%     64.72% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    791513     10.58%     75.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1183929     15.83%     91.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    496135      6.63%     97.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    166827      2.23%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7478326                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  363330     84.99%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      1      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     84.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                  12366      2.89%     87.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     23      0.01%     87.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   8071      1.89%     89.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                  5335      1.25%     91.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     91.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     91.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     91.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   14      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 2      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 2      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     91.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  21840      5.11%     96.14% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  2852      0.67%     96.80% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              5393      1.26%     98.07% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             8270      1.93%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16Cvt                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16DotProd              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MatMultAcc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdBf16MultAcc              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Bf16Cvt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.issuedInstType_0::No_OpClass        316513      1.23%      1.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntAlu          20335289     79.31%     80.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntMult            43204      0.17%     80.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IntDiv            259411      1.01%     81.72% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatAdd           71432      0.28%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCmp               0      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatCvt               0      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMult              0      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMultAcc            0      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatDiv               0      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMisc              0      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatSqrt              0      0.00%     82.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAdd              672      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAddAcc             0      0.00%     82.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAlu           172842      0.67%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCmp              552      0.00%     82.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdCvt           156151      0.61%     83.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMisc          182316      0.71%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMult               0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMultAcc            0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdMatMultAcc            0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShift            625      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShiftAcc            0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdDiv                0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSqrt               0      0.00%     84.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAdd        35850      0.14%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatAlu            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCmp            0      0.00%     84.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatCvt         8192      0.03%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatDiv            0      0.00%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMisc            0      0.00%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMult        16398      0.06%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMultAcc            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatSqrt            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAdd            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceAlu            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdReduceCmp            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAes                0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdAesMix             0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha1Hash2            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdSha256Hash2            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma2            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdShaSigma3            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdPredAlu            0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Matrix                 0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixMov              0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MatrixOP               0      0.00%     84.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemRead          2452647      9.57%     93.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::MemWrite         1291077      5.04%     98.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemRead       197583      0.77%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::FloatMemWrite        99445      0.39%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::IprAccess              0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdExt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdConfig             0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::Bf16Cvt                0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.issuedInstType_0::total           25640199                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         3.341325                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              427499                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.016673                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 57088878                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                26795885                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        24442420                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   2112202                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                  1062144                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses          1029317                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    24675417                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                      1075768                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numRecvResp                        3578600                       # Number of received responses (Count)
system.cpu.numRecvRespBytes                  22162627                       # Number of received response bytes (Byte)
system.cpu.recvRespAvgBW                         2.89                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu.recvRespAvgSize                       6.19                       # Average packet size per received response ((Byte/Count))
system.cpu.recvRespAvgRate                       0.47                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu.recvRespAvgRetryRate                  0.00                       # Average retry rate per received response ((Count/Count))
system.cpu.numSendRetryResp                         0                       # Number of retry responses sent (Count)
system.cpu.numSquashedInsts                    132927                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             949                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          195337                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2667253                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1408430                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads        73279                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        23520                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.bac.fetchTargets                         0                       # Number of fetch targets created  (Count)
system.cpu.bac.branches                       3191381                       # Number of branches that BAC encountered (Count)
system.cpu.bac.predTakenBranches              1857018                       # Number of branches that BAC predicted taken. (Count)
system.cpu.bac.branchesNotLastuOp                   0                       # Number of branches that fetch encountered which are not the last uOp within a macrooperation. Jump to itself. (Count)
system.cpu.bac.branchMisspredict                64680                       # Number of mispredicted branches (Count)
system.cpu.bac.noBranchMisspredict               3509                       # Number of non-branch instructions mispredicted (Count)
system.cpu.bac.squashBranchDecode                7089                       # Number of branches squashed from decode (Count)
system.cpu.bac.squashBranchCommit               57591                       # Number of branches squashed from commit (Count)
system.cpu.bac.preDecUpdate::NoBranch               0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::Return                 0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallDirect             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::CallIndirect            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectCond             0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::DirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectCond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::IndirectUncond            0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.preDecUpdate::total                  0                       # Number of branches extracted from the predecoder (Count)
system.cpu.bac.noHistByType::NoBranch               0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::Return                 0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallDirect             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::CallIndirect            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectCond             0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::DirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectCond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::IndirectUncond            0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.noHistByType::total                  0                       # Number and type of branches that were undetected by the BPU. (Count)
system.cpu.bac.typeMissmatch                        0                       # Number branches where the branch type miss match (Count)
system.cpu.bac.multiBranchInst                      0                       # Number branches because its not the last branch. (Count)
system.cpu.bac.ftSizeDist::samples                  0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::mean                   nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::stdev                  nan                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::underflows               0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::0-3                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::4-7                      0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::8-11                     0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::12-15                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::16-19                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::20-23                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::24-27                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::28-31                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::32                       0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::overflows                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::min_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::max_value                0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftSizeDist::total                    0                       # Number of bytes per fetch target (Count)
system.cpu.bac.ftNumber::samples                    0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::mean                     nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::stdev                    nan                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::underflows                 0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::0                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::1                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::2                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::3                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::4                          0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::overflows                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::min_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::max_value                  0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.bac.ftNumber::total                      0                       # Number of fetch target inserted to the FTQ per cycle (Count)
system.cpu.branchPred.lookups_0::NoBranch         1593      0.05%      0.05% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        173019      5.42%      5.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       181153      5.68%     11.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          190      0.01%     11.15% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond      2504705     78.48%     89.64% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       265250      8.31%     97.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     97.95% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        65471      2.05%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        3191381                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch         1542      0.45%      0.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return         7758      2.26%      2.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        15994      4.66%      7.36% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           83      0.02%      7.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond       287420     83.66%     91.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        28734      8.36%     99.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.41% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2030      0.59%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        343561                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          129      0.20%      0.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            3      0.00%      0.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          435      0.67%      0.88% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          107      0.17%      1.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        57102     88.28%     89.33% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond         6622     10.24%     99.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     99.56% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          282      0.44%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        64680                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0      0.00%      0.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect          435      6.14%      6.14% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0      0.00%      6.14% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond           32      0.45%      6.59% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond         6622     93.41%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total         7089                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           51      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       165261      5.80%      5.80% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       165159      5.80%     11.60% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          107      0.00%     11.61% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond      2217284     77.86%     89.47% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       236516      8.31%     97.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     97.77% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond        63441      2.23%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2847819                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           51      0.08%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      0.08% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          232      0.39%      0.47% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          103      0.17%      0.64% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        52997     88.23%     88.88% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond         6434     10.71%     99.59% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.59% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          248      0.41%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        60065                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::NoBranch           51      0.12%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.12% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectCond        44204     99.88%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToPredictor_0::total        44255                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallDirect          232      1.47%      1.47% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::CallIndirect          103      0.65%      2.12% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectCond         8793     55.62%     57.74% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::DirectUncond         6434     40.70%     98.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     98.43% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          248      1.57%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.mispredictDueToBTBMiss_0::total        15810                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget      1334363     41.81%     41.81% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1620223     50.77%     92.58% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       173019      5.42%     98.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect        63776      2.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      3191381                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        35868     66.04%     66.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        18422     33.92%     99.95% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            3      0.01%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           23      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        54316                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted           2504705                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken      1196188                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             60065                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss          15178                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.BTBLookups              3191381                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                41551                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 2005822                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.628512                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted           18021                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           65661                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits              63776                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             1885                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch         1593      0.05%      0.05% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       173019      5.42%      5.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       181153      5.68%     11.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          190      0.01%     11.15% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond      2504705     78.48%     89.64% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       265250      8.31%     97.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     97.95% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        65471      2.05%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      3191381                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          230      0.02%      0.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       173019     14.59%     14.61% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          644      0.05%     14.67% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          190      0.02%     14.68% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       934080     78.79%     93.47% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond        11925      1.01%     94.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     94.48% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        65471      5.52%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total       1185559                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch          129      0.31%      0.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.31% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          435      1.05%      1.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%      1.36% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        34365     82.71%     84.06% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond         6622     15.94%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        41551                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch          129      0.31%      0.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.31% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          435      1.05%      1.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.36% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        34365     82.71%     84.06% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond         6622     15.94%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        41551                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        65661                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits        63776                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         1885                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          389                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        66050                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               189101                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 189096                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              23835                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 165261                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              165261                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts         1623087                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             58750                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7233526                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     3.400454                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.974594                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1222321     16.90%     16.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1470468     20.33%     37.23% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          989168     13.67%     50.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          958770     13.25%     64.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          248542      3.44%     67.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          222443      3.08%     70.67% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          193378      2.67%     73.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          421980      5.83%     79.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         1506456     20.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7233526                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.committedInstType_0::No_OpClass       303925      1.24%      1.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     19478350     79.19%     80.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        43139      0.18%     80.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       244987      1.00%     81.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        69067      0.28%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          506      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       171600      0.70%     82.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp          482      0.00%     82.58% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt       155302      0.63%     83.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       181910      0.74%     83.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     83.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          279      0.00%     83.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd        35839      0.15%     84.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt         8192      0.03%     84.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult        16388      0.07%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     84.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2341326      9.52%     93.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1257144      5.11%     98.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       189919      0.77%     99.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        98918      0.40%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     24597273                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       1506456                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             12745805                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               24597273                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       12745805                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         24597273                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.numUserInsts         12745805                       # Numbrer of instructions committed in user mode (Count)
system.cpu.commitStats0.numUserOps           24597273                       # Number of ops committed in user mode (Count)
system.cpu.commitStats0.ratioUserInsts              1                       # Ratio of instructions committed in user mode (Ratio)
system.cpu.commitStats0.ratioUserOps                1                       # Ratio of ops committed in user mode (Ratio)
system.cpu.commitStats0.cpi                  0.602054                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.660981                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3887307                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts            1022210                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          23597301                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2531245                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1356062                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       303925      1.24%      1.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     19478350     79.19%     80.42% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        43139      0.18%     80.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv       244987      1.00%     81.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        69067      0.28%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          506      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     81.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu       171600      0.70%     82.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          482      0.00%     82.58% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt       155302      0.63%     83.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc       181910      0.74%     83.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     83.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     83.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     83.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          279      0.00%     83.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     83.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     83.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     83.95% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd        35839      0.15%     84.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     84.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     84.10% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt         8192      0.03%     84.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     84.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     84.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult        16388      0.07%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     84.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2341326      9.52%     93.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1257144      5.11%     98.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead       189919      0.77%     99.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        98918      0.40%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16DotProd            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MatMultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdBf16MultAcc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Bf16Cvt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     24597273                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      2847819                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      2618959                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       228809                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      2217284                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       630484                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       165266                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       165261                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.functionCalls          165266                       # Number of function calls committed (Count)
system.cpu.commitStats0.numCallsReturns        330527                       # Number of function calls and returns committed (Count)
system.cpu.dcache.demandHits::cpu.data        3555649                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3555649                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       3555649                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3555649                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        22927                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           22927                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        22927                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          22927                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    385075249                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    385075249                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    385075249                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    385075249                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      3578576                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       3578576                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      3578576                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      3578576                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.006407                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.006407                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.006407                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.006407                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 16795.710254                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 16795.710254                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 16795.710254                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 16795.710254                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs         5326                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          600                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          236                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      22.567797                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          300                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         5078                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              5078                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        16291                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         16291                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        16291                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        16291                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         6636                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         6636                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         6636                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         6636                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    137663749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    137663749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    137663749                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    137663749                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.001854                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.001854                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.001854                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.001854                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 20744.989301                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 20744.989301                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 20744.989301                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 20744.989301                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   6125                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       127000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       127000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 42333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 42333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       273750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       273750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data        91250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total        91250                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2201001                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2201001                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        21524                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         21524                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    360343500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    360343500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2222525                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2222525                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009684                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009684                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 16741.474633                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 16741.474633                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        16288                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        16288                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5236                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5236                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    113783250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    113783250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.002356                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.002356                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 21730.949198                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 21730.949198                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      1354648                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1354648                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         1403                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         1403                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data     24731749                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     24731749                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      1356051                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1356051                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.001035                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.001035                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 17627.761226                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 17627.761226                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            3                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1400                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1400                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     23880499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     23880499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001032                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001032                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 17057.499286                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 17057.499286                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           505.707279                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              3562309                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               6637                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             536.734820                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              151750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   505.707279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.987710                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.987710                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          437                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           55                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           28635437                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          28635437                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.status::Running             4239480     56.69%     56.69% # Number of cycles decode is running (Cycle)
system.cpu.decode.status::Idle                2451073     32.78%     89.47% # Number of cycles decode is idle (Cycle)
system.cpu.decode.status::Squashing             61100      0.82%     90.28% # Number of cycles decode is squashing (Cycle)
system.cpu.decode.status::Blocked              620676      8.30%     98.58% # Number of cycles decode is blocking (Cycle)
system.cpu.decode.status::Unblocking           105997      1.42%    100.00% # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.branchResolved              1583788                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  7111                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               26844553                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 54227                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            25507272                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches          2934499                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         2625429                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1384705                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            3.324002                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads       14365155                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       7818310                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpAluAccesses      1033542                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads        1536165                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        814210                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses     24487951                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads      28872751                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     18638296                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4010134                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      9667367                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches            2145572                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       4993166                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  136374                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 1201                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         38607                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                   2300881                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 29661                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7478326                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.655268                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.453617                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2999433     40.11%     40.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   233695      3.12%     43.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   274295      3.67%     46.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   145047      1.94%     48.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   428947      5.74%     54.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   468226      6.26%     60.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   501167      6.70%     67.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   366189      4.90%     72.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  2061327     27.56%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7478326                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.ftNumber::samples            4993166                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::mean                     0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::stdev                    0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::underflows               0      0.00%      0.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::0                  4993166    100.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::1                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::2                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::3                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::4                        0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::overflows                0      0.00%    100.00% # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::min_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::max_value                0                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetch.ftNumber::total              4993166                       # Number of fetch targets processed each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts              14032580                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.828668                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches            3191381                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.415888                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles      2377165                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.ftq.inserts                              0                       # The number of FTQ insertions (Count)
system.cpu.ftq.removals                             0                       # The number of FTQ removals. Not including squashes (Count)
system.cpu.ftq.squashes                             0                       # The number of FTQ squashes (Count)
system.cpu.ftq.locks                                0                       # The number of times the FTQ got locked. (Count)
system.cpu.ftq.occupancy::samples                   0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::mean                    nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::stdev                   nan                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::underflows                0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::0-3                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::4-7                       0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::8                         0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::overflows                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::min_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::max_value                 0                       # Distribution of the FTQ occupation. (Count)
system.cpu.ftq.occupancy::total                     0                       # Distribution of the FTQ occupation. (Count)
system.cpu.icache.demandHits::cpu.inst        2298582                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           2298582                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       2298582                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          2298582                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2299                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2299                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2299                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2299                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     98278500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     98278500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     98278500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     98278500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      2300881                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       2300881                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      2300881                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      2300881                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000999                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000999                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000999                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000999                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 42748.368856                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 42748.368856                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 42748.368856                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 42748.368856                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          299                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.833333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_wbuffers          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1339                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1339                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          445                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           445                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          445                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          445                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1854                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1854                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1854                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1854                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     81974250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     81974250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     81974250                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     81974250                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000806                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000806                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000806                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000806                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 44214.805825                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 44214.805825                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 44214.805825                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 44214.805825                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1339                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      2298582                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         2298582                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2299                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2299                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     98278500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     98278500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      2300881                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      2300881                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000999                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000999                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 42748.368856                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 42748.368856                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          445                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          445                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1854                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1854                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     81974250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     81974250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000806                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000806                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 44214.805825                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 44214.805825                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           508.060424                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              2300435                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               1853                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1241.465192                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               76750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   508.060424                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.992306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.992306                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          190                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          284                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           18408901                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          18408901                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     61100                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     270468                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                     4166                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               26227580                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2675                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2667253                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1408430                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    31                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       501                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                     3422                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            154                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect          23224                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        37787                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                61011                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 25490959                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                25471737                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  17770652                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  28687677                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        3.319371                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.619452                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      407363                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  136008                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  613                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 154                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  52368                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2050                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    216                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2531245                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::mean              3.480618                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::stdev            11.325404                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::0-9                2509612     99.15%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::10-19                 6093      0.24%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::20-29                13356      0.53%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::30-39                  192      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::40-49                   69      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::50-59                   11      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::60-69                   16      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::70-79                    8      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::80-89                   11      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::90-99                   10      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::100-109                 17      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::110-119                 12      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::120-129                 18      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::130-139                 41      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::140-149                 29      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::150-159                 29      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::160-169                 37      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::170-179                 15      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::180-189                 17      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::190-199                 10      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::200-209                  5      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::210-219                 17      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::220-229                 80      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::230-239                  4      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::240-249                 11      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::250-259                 44      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::260-269                 17      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::270-279                366      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::280-289                 24      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::290-299                 20      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::overflows             1054      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::max_value             1493                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.loadToUse::total              2531245                       # Distribution of cycle latency between the first time a load is issued and its completion (Cycle)
system.cpu.lsq0.addedLoadsAndStores           4075683                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu.mmu.dtb.rdAccesses                 2632253                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1384709                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.exAccesses                       0                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.dtb.rdMisses                       395                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        97                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.exMisses                         0                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.exAccesses                 2302110                       # TLB accesses on execute (instr) requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.exMisses                      1400                       # TLB misses on execute (instr) requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.status::Running             4264672     57.03%     57.03% # Number of cycles rename is running (Cycle)
system.cpu.rename.status::Idle                2517424     33.66%     90.69% # Number of cycles rename is idle (Cycle)
system.cpu.rename.status::Squashing             61100      0.82%     91.51% # Number of cycles rename is squashing (Cycle)
system.cpu.rename.status::Blocked              384320      5.14%     96.65% # Number of cycles rename is blocking (Cycle)
system.cpu.rename.status::Unblocking           247501      3.31%     99.96% # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.status::SerializeStall         3309      0.04%    100.00% # Number of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.renamedInsts               26622969                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  8705                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  88766                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                   2173                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 129326                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               2                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            43632887                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    87569262                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 30891112                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1559625                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              39932976                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  3699902                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      78                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  61                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    404999                       # count of insts added to the skid buffer (Count)
system.cpu.rename.intReturned                17923546                       # count of registers freed and written back to integer free list (Count)
system.cpu.rename.fpReturned                   807499                       # count of registers freed and written back to floating point free list (Count)
system.cpu.rob.reads                         31918375                       # The number of ROB reads (Count)
system.cpu.rob.writes                        52686329                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 12745805                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   24597273                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                3887307                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                  2094                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 7088                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           5335                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           1339                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2617                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                5003                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                  2                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                 2                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                1402                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               1402                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1854                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            5235                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5042                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port        19403                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    24445                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       204032                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       749760                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    953792                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              6834                       # Total snoops (Count)
system.l2bus.snoopTraffic                       16704                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               15323                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.015271                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.122633                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                     15089     98.47%     98.47% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       234      1.53%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 15323                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy              7197750                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1389999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             4978250                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           15957                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         7467                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               228                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          228                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               983                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data              5465                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 6448                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              983                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data             5465                       # number of overall hits (Count)
system.l2cache.overallHits::total                6448                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             867                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            1172                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               2039                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            867                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           1172                       # number of overall misses (Count)
system.l2cache.overallMisses::total              2039                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     75366750                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    103883500                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     179250250                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     75366750                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    103883500                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    179250250                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          1850                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          6637                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             8487                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         1850                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         6637                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            8487                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.468649                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.176586                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.240250                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.468649                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.176586                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.240250                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 86928.200692                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 88637.798635                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 87910.863168                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 86928.200692                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 88637.798635                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 87910.863168                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_wbuffers            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_wbuffers            0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_wbuffers            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks             257                       # number of writebacks (Count)
system.l2cache.writebacks::total                  257                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst           259                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data           295                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total              554                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst          259                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data          295                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total             554                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          608                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          877                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           1485                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          608                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          877                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher         4156                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          5641                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     58111500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     86312000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    144423500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     58111500                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     86312000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher    335166479                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    479589979                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.328649                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.132138                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.174973                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.328649                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.132138                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.664664                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 95578.125000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 98417.331813                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 97254.882155                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 95578.125000                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 98417.331813                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 80646.409769                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 85018.609998                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                      1827                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            8                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            8                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher         4156                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total         4156                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    335166479                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total    335166479                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 80646.409769                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 80646.409769                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.hits::cpu.inst          983                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           983                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.inst          867                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          867                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.inst     75366750                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     75366750                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.inst         1850                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1850                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.inst     0.468649                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.468649                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.inst 86928.200692                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 86928.200692                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrHits::cpu.inst          259                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrHits::total          259                       # number of ReadCleanReq MSHR hits (Count)
system.l2cache.ReadCleanReq.mshrMisses::cpu.inst          608                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          608                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.inst     58111500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     58111500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.inst     0.328649                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.328649                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.inst 95578.125000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 95578.125000                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          1173                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             1173                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data          229                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total            229                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data     16885750                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total     16885750                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         1402                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         1402                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.163338                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.163338                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 73736.899563                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 73736.899563                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data           92                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total           92                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data          137                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total          137                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data     12476000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total     12476000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.097718                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.097718                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 91065.693431                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 91065.693431                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.data         4292                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         4292                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          943                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          943                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.data     86997750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     86997750                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.data         5235                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         5235                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.180134                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.180134                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 92256.362672                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 92256.362672                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data          203                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          203                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          740                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          740                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     73836000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     73836000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.141356                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.141356                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 99778.378378                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 99778.378378                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data            2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total               2                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.accesses::cpu.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.WritebackClean.hits::writebacks         1339                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1339                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1339                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1339                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         5078                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         5078                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         5078                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         5078                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         1485                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued               7243                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                553                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful               2619                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.361591                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.638158                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache           2229                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR             858                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                 3087                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified           7286                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit               2                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand           21                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage              177                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage           98                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children0.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children0.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children0.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children0.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children0.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children0.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children0.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children0.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children0.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children0.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children0.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children0.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children0.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children1.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children1.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children1.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children1.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children1.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children1.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children1.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children1.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children1.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children1.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children1.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children1.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children1.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children1.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.children2.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.children2.pfIssued            0                       # number of hwpf issued (Count)
system.l2cache.prefetcher.children2.pfUseful            0                       # number of useful prefetch (Count)
system.l2cache.prefetcher.children2.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.children2.accuracy          nan                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.children2.coverage          nan                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.children2.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.children2.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.children2.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.children2.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.children2.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.children2.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.children2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.children2.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.children2.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.children2.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.children2.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.children2.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3749.031217                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   19542                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  5814                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  3.361197                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  71500                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    98.648264                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   345.115096                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   627.649930                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  2677.617927                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.024084                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.084257                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.153235                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.653715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.915291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         2863                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         1124                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             178                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1              74                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2              11                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3            2600                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              92                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              17                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2              12                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            1003                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.698975                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.274414                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                133438                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses               133438                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples       514.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      1214.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples      1746.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples      8304.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000032000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.002073046500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds            27                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds            27                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                15864                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                 455                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         5636                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                         257                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      11272                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                       514                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       8                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        4.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       22.32                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                  11272                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                   514                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2152                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     2182                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                     1157                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                     1170                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                      969                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                      963                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                      505                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      497                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                      338                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      324                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     215                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     213                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     136                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     128                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                      70                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                      66                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                      39                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                      41                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                      24                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                      22                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      12                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::32                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::33                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::34                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::35                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::36                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::37                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::38                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::39                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::40                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::41                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::42                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::43                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::44                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::45                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::46                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::47                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::48                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::49                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::50                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::51                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::52                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::53                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::54                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::55                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::56                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::57                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::58                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::59                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::60                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::61                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::62                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::63                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      23                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                      27                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                      28                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                      29                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       3                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean      411.407407                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     145.324935                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1344.439925                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127             12     44.44%     44.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           11     40.74%     85.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383            2      7.41%     92.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      3.70%     96.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7040-7167            1      3.70%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total             27                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.851852                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.818552                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.133534                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 4     14.81%     14.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      3.70%     18.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                20     74.07%     92.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      3.70%     96.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 1      3.70%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total             27                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   360704                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                 16448                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               188021833.64344168                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               8573742.23675737                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                     1918343500                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      325529.19                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        38848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        55872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher       265728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks        15424                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 20250044.893819924444                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 29124034.913187470287                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 138514310.377496421337                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 8039968.401005933993                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         1214                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         1754                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher         8304                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks          514                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     80531814                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data    120336756                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher    467297184                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks  41774654354                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     66335.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     68607.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     56273.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  81273646.60                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        38848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        56128                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher       265728                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          360704                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        38848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        38848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks        16448                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total        16448                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           607                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           877                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher         4152                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             5636                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks          257                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total             257                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        20250045                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        29257478                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    138514310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          188021834                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     20250045                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       20250045                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      8573742                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           8573742                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      8573742                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       20250045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       29257478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    138514310                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         196595576                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 11264                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                  482                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           696                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           650                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           642                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           798                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           858                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           788                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           776                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          824                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          786                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          604                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          610                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          498                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            14                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1            22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5            48                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7            82                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8            38                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9            70                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            4                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            2                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15           12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                442885754                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               22528000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           668165754                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 39318.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            59318.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 6914                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                 325                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             61.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            67.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples         4507                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean    83.397382                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    76.468218                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    43.199378                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::32-63           38      0.84%      0.84% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::64-95         3492     77.48%     78.32% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::96-127           18      0.40%     78.72% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-159          633     14.04%     92.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::160-191            4      0.09%     92.86% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::192-223          249      5.52%     98.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::224-255            6      0.13%     98.51% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-287           49      1.09%     99.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::288-319            2      0.04%     99.64% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::320-351           11      0.24%     99.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-415            4      0.09%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::448-479            1      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total         4507                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             360448                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten           15424                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               187.888390                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 8.039968                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.17                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.05                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                61.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy                0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy                0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy               0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy              0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower             0                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE   1630622614                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF    108460000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    179332886                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                5499                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           257                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              1354                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                137                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               137                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           5499                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        12883                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        12883                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   12883                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       377152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       377152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   377152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               5636                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     5636    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 5636                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1918415500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2559028                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            7252373                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           7247                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         1611                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.l2cache.prefetcher.actionUse_0             521                       # Number of epochs where RL selected bandit index 0 (Unspecified)
system.l2cache.prefetcher.actionUse_1               6                       # Number of epochs where RL selected bandit index 1 (Unspecified)
system.l2cache.prefetcher.actionUse_2             424                       # Number of epochs where RL selected bandit index 2 (Unspecified)
system.l2cache.prefetcher.actionUse_3               8                       # Number of epochs where RL selected bandit index 3 (OFF) (Unspecified)
system.l2cache.prefetcher.children0.pfIssued          577                       # Prefetches issued (attributed) to child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfRedundant           14                       # Redundant prefetch candidates (already tracked) for child 0 (Unspecified)
system.l2cache.prefetcher.children0.pfUseful          355                       # Useful prefetches (demand hit prefetched line) for child 0 (Unspecified)
system.l2cache.prefetcher.children1.pfIssued           20                       # Prefetches issued (attributed) to child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfRedundant            8                       # Redundant prefetch candidates (already tracked) for child 1 (Unspecified)
system.l2cache.prefetcher.children1.pfUseful            8                       # Useful prefetches (demand hit prefetched line) for child 1 (Unspecified)
system.l2cache.prefetcher.children2.pfIssued         4232                       # Prefetches issued (attributed) to child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfRedundant         2612                       # Redundant prefetch candidates (already tracked) for child 2 (Unspecified)
system.l2cache.prefetcher.children2.pfUseful         1935                       # Useful prefetches (demand hit prefetched line) for child 2 (Unspecified)
system.l2cache.prefetcher.children3.pfIssued            0                       # Prefetches issued (attributed) to child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfRedundant            0                       # Redundant prefetch candidates (already tracked) for child 3 (Unspecified)
system.l2cache.prefetcher.children3.pfUseful            0                       # Useful prefetches (demand hit prefetched line) for child 3 (Unspecified)

---------- End Simulation Statistics   ----------
