$date
	Tue Dec 30 23:10:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module fir_tb $end
$var wire 16 ! y_out [15:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 16 $ x_in [15:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 16 % x_in [15:0] $end
$var parameter 16 & A $end
$var parameter 16 ' B $end
$var reg 32 ( mult_a [31:0] $end
$var reg 32 ) mult_b [31:0] $end
$var reg 32 * sum [31:0] $end
$var reg 16 + x_delay [15:0] $end
$var reg 16 , y_out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000000 '
b100000000000000 &
$end
#0
$dumpvars
bx ,
bx +
bx *
bx )
bx (
b0 %
b0 $
1#
0"
bx !
$end
#5000
b0 !
b0 ,
b0 +
1"
#10000
0"
#15000
1"
#20000
0"
0#
#25000
bx !
bx ,
b0 )
b0 (
1"
#30000
0"
b1010 $
b1010 %
#35000
b1010 +
b0 *
b101000000000000000 (
1"
#40000
0"
b10100 $
b10100 %
#45000
b10100 +
b0 !
b0 ,
b101000000000000000 *
b101000000000000000 )
b1010000000000000000 (
1"
#50000
0"
b11110 $
b11110 %
#55000
b11110 +
b101 !
b101 ,
b1111000000000000000 *
b1010000000000000000 )
b1111000000000000000 (
1"
#60000
0"
b101000 $
b101000 %
#65000
b101000 +
b1111 !
b1111 ,
b11001000000000000000 *
b1111000000000000000 )
b10100000000000000000 (
1"
#70000
0"
b110010 $
b110010 %
#75000
b110010 +
b11001 !
b11001 ,
b100011000000000000000 *
b10100000000000000000 )
b11001000000000000000 (
1"
#80000
0"
#85000
b100011 !
b100011 ,
b101101000000000000000 *
b11001000000000000000 )
1"
#90000
0"
#95000
b101101 !
b101101 ,
b110010000000000000000 *
1"
#100000
0"
#105000
b110010 !
b110010 ,
1"
#110000
0"
#115000
1"
#120000
0"
