
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004475                       # Number of seconds simulated (Second)
simTicks                                   4475298500                       # Number of ticks simulated (Tick)
finalTick                                123386637285500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     21.86                       # Real time elapsed on the host (Second)
hostTickRate                                204689894                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   52978240                       # Number of bytes of host memory used (Byte)
simInsts                                     10000008                       # Number of instructions simulated (Count)
simOps                                       12655706                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   457376                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     578841                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                               20                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.857143                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.350000                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                    7                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                     20                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.857143                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.350000                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                20                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts              12                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            8     40.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0      0.00%     40.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite           12     60.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total           20                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data             10                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::switch_cpus.data      3777647                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           3777657                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data            10                       # number of overall hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      3777647                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          3777657                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            2                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data       553643                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          553645                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            2                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data       553643                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         553645                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data  10433104277                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  10433104277                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data  10433104277                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  10433104277                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data           12                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data      4331290                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       4331302                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data           12                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data      4331290                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      4331302                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.166667                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.127824                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.127824                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.166667                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.127824                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.127824                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 18844.461642                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 18844.393568                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 18844.461642                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 18844.393568                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       104581                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          410                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         4481                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            6                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      23.338764                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    68.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         7420                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              7420                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data       187405                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        187405                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data       187405                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       187405                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data       366238                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       366238                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data       366238                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       366238                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data   6195355993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6195355993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data   6195355993                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6195355993                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.084556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.084556                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.084556                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.084556                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 16916.202013                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 16916.202013                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 16916.202013                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 16916.202013                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 362143                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      2031826                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2031826                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data       549584                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        549584                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  10333169000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  10333169000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      2581410                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2581410                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.212901                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.212901                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 18801.800999                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 18801.800999                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data       184395                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       184395                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       365189                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       365189                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data   6163084000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6163084000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.141469                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.141469                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 16876.422893                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 16876.422893                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data           10                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::switch_cpus.data      1745821                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        1745831                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data            2                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data         4059                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4061                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data     99935277                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total     99935277                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data           12                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      1749880                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      1749892                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.166667                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.002320                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002321                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 24620.664449                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 24608.539030                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data         3010                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3010                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data         1049                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1049                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data     32271993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     32271993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.000599                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000599                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 30764.530982                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 30764.530982                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          3937.189853                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1956209                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             362143                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.401758                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        123382161988000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     1.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  3935.189854                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.960740                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.961228                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          837                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         2178                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          848                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          233                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            9028843                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           9028843                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles           20                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts             12                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses           20                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads            32                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites            8                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs                12                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     7                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                      20                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.350000                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst              5                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst      1733010                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1733015                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst             5                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      1733010                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1733015                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst          755                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             757                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst          755                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            757                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst     61348000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     61348000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst     61348000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     61348000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst            7                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      1733765                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1733772                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst            7                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      1733765                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1733772                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.285714                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000435                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000437                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.285714                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000435                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000437                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 81255.629139                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 81040.951123                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 81255.629139                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 81040.951123                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          767                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      85.222222                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu.icache.writebacks::total                 5                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          185                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           185                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          185                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          185                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst          570                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          570                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst          570                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          570                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst     48362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     48362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst     48362000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     48362000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000329                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000329                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000329                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000329                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 84845.614035                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 84845.614035                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 84845.614035                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 84845.614035                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      5                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst            5                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      1733010                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1733015                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst          755                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           757                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst     61348000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     61348000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst            7                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      1733765                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1733772                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.285714                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000435                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000437                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 81255.629139                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 81040.951123                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          185                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          185                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst          570                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          570                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst     48362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     48362000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000329                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000329                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 84845.614035                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 84845.614035                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           505.829161                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                  779                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  5                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             155.800000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        123382161987500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     1.999998                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   503.829164                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.123005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.123493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          567                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          563                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.138428                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3468116                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3468116                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  1                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON 123382161997000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF   4475288500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst              3                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data         343755                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    343758                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst             3                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data        343755                       # number of overall hits (Count)
system.l2.overallHits::total                   343758                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                    2                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.inst          567                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data        22373                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   22944                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                   2                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                   2                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.inst          567                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data        22373                       # number of overall misses (Count)
system.l2.overallMisses::total                  22944                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst     47472500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data   1993643000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         2041115500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst     47472500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data   1993643000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        2041115500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data                  2                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.inst          570                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data       366128                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                366702                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data                 2                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst          570                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data       366128                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               366702                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.inst     0.994737                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.061107                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.062569                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.994737                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.061107                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.062569                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 83725.749559                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 89109.328208                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    88960.752266                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 83725.749559                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 89109.328208                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   88960.752266                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.demandMshrMisses::switch_cpus.inst          567                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data        22373                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               22940                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst          567                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data        22373                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              22940                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst     41802500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data   1769913000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1811715500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst     41802500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data   1769913000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1811715500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.994737                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.061107                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.062558                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.994737                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.061107                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.062558                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 73725.749559                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 79109.328208                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 78976.264167                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 73725.749559                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 79109.328208                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 78976.264167                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                             19                       # number of replacements (Count)
system.l2.InvalidateReq.hits::switch_cpus.data          109                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               109                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::switch_cpus.data          110                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           110                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data     0.009091                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.009091                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::switch_cpus.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data        18500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        18500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data     0.009091                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.009091                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        18500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst            3                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                  3                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst             2                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst          567                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              569                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst     47472500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     47472500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::switch_cpus.inst          570                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            572                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.994737                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.994755                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 83725.749559                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 83431.458699                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst          567                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          567                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst     41802500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     41802500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.994737                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.991259                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 73725.749559                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 73725.749559                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data          700                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   700                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data                2                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::switch_cpus.data          239                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 241                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data     21946000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       21946000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data              2                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::switch_cpus.data          939                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total               941                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::switch_cpus.data     0.254526                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.256111                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 91824.267782                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 91062.240664                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data          239                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             239                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data     19556000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     19556000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.254526                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.253985                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 81824.267782                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 81824.267782                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data       343055                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            343055                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data        22134                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           22134                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data   1971697000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1971697000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data       365189                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        365189                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.060610                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.060610                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 89080.012650                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 89080.012650                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data        22134                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        22134                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data   1750357000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1750357000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.060610                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.060610                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 79080.012650                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 79080.012650                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks            5                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total                5                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total            5                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         7420                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             7420                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         7420                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         7420                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 17071.507937                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                          943                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                        128                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       7.367188                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                123382161987500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       4.005695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         1.818285                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         1.999999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   504.512140                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 16559.171818                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.007698                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.252673                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.260491                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          22926                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    1                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   36                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1107                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                21782                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.349823                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    5854470                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   5854470                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       567.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples     22373.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000661500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               44640                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       22940                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     22940                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 22940                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   12193                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    8618                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1788                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1468160                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              328058564.13823575                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    4452618000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     194098.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst        36288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data      1431872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 8108509.410042705014                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 319950054.728192985058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          567                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data        22373                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     18440750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data    843492500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     32523.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     37701.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst        36288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data      1431872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1468416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst        36288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        36416                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst          567                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data        22373                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           22944                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst          28601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data          28601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst      8108509                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    319950055                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         328115767                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst        28601                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      8108509                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       8137111                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst         28601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data         28601                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      8108509                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    319950055                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        328115767                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                22940                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1581                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1582                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1491                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1558                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1218                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1161                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1209                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1442                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               431808250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             114700000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          861933250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                18823.38                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37573.38                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               12137                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            52.91                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        10803                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   135.902990                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    99.511064                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   156.761625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         6737     62.36%     62.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2649     24.52%     86.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          683      6.32%     93.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          254      2.35%     95.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          182      1.68%     97.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           86      0.80%     98.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           66      0.61%     98.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           33      0.31%     98.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          113      1.05%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        10803                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           1468160                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten              0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              328.058564                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.56                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               52.91                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        40833660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        21703605                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       86672460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 352803360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    955265850                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    914051520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    2371330455                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   529.870902                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2367083750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    149240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1958964750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        36299760                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        19293780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       77119140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 352803360.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    896987910                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    963057120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    2345561070                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   524.112765                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2495111000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    149240000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1830937500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               22703                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                15                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                241                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               241                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          22703                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        45904                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   45904                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1468416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1468416                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              22945                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    22945    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                22945                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            29216500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          123926250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          22960                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests           15                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                  8950577                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       0.895058                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       1.117247                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                14523988                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded                4                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued               14328047                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          12818                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      1867699                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined      1837918                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved            4                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples      8906517                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.608715                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.552338                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0           5232652     58.75%     58.75% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1           1025802     11.52%     70.27% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2            418369      4.70%     74.97% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3            282952      3.18%     78.14% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4            531442      5.97%     84.11% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5            428469      4.81%     88.92% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6            344536      3.87%     92.79% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7            213038      2.39%     95.18% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            194796      2.19%     97.37% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9            113066      1.27%     98.64% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10           121251      1.36%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11              144      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           11                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total       8906517                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          392823     44.67%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     44.67% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead         370200     42.09%     86.76% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite        116423     13.24%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass            0      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu      9050358     63.17%     63.17% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult         1951      0.01%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv          657      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp            2      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc         1400      0.01%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     63.19% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      3451243     24.09%     87.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      1822436     12.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     14328047                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.600796                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                      879446                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.061379                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads         38414232                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        16340468                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     13421516                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads            40643                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites           54243                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses        16586                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            15186002                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses               21491                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts             18537                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                     401                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                   44060                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads      2867404                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      2007087                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       967635                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores      1724406                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups      3779837                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups      1094631                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads      3019889                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites      1824360                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits         2692189                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions      3779837                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return       235421      7.71%      7.71% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect       130377      4.27%     11.98% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect       106385      3.48%     15.46% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond      2548203     83.42%     98.88% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond        26917      0.88%     99.76% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.76% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond         7313      0.24%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total      3054616                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return        32466      7.13%      7.13% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect        25300      5.56%     12.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect         8507      1.87%     14.55% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond       367627     80.73%     95.29% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond        16530      3.63%     98.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%     98.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond         4922      1.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total       455352                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return           73      0.73%      0.73% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect          327      3.27%      4.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect           42      0.42%      4.42% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond         9010     90.08%     94.50% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond          386      3.86%     98.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%     98.36% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond          164      1.64%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total        10002                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return       202941      7.81%      7.81% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect       105070      4.04%     11.85% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect        97871      3.77%     15.62% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond      2180452     83.89%     99.51% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond        10387      0.40%     99.91% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.91% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond         2391      0.09%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total      2599112                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return           14      0.22%      0.22% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect           48      0.74%      0.96% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect           28      0.43%      1.39% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond         6225     95.93%     97.32% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond           46      0.71%     98.03% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.03% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond          128      1.97%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total         6489                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget      1826347     59.79%     59.79% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB       880066     28.81%     88.60% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS       235399      7.71%     96.31% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect       112804      3.69%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total      3054616                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch         7060     70.59%     70.59% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return         2787     27.86%     98.45% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect           66      0.66%     99.11% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect           89      0.89%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total        10002                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted      2548203                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken       726572                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect        10002                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss         1338                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted         7215                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted         2787                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups      3054616                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates         6936                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         1581585                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.517769                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted         1621                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups       113698                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits       112804                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses          894                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return       235421      7.71%      7.71% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect       130377      4.27%     11.98% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect       106385      3.48%     15.46% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond      2548203     83.42%     98.88% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond        26917      0.88%     99.76% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.76% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond         7313      0.24%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total      3054616                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return       235421     15.98%     15.98% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect          476      0.03%     16.01% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect       106385      7.22%     23.24% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond      1122827     76.23%     99.46% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond          609      0.04%     99.50% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%     99.50% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond         7313      0.50%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total      1473031                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect          327      4.71%      4.71% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      4.71% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond         6223     89.72%     94.43% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond          386      5.57%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total         6936                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect          327      4.71%      4.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      4.71% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond         6223     89.72%     94.43% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond          386      5.57%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total         6936                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups       113698                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits       112804                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses          894                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords          206                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords       113904                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes       269228                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops         269228                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes        66273                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used         202941                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct       202927                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect           14                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts      1868386                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.branchMispredicts         9289                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples      8719717                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     1.451387                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     3.505922                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0      6752694     77.44%     77.44% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1       527995      6.06%     83.50% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2       207312      2.38%     85.87% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3        34452      0.40%     86.27% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       155135      1.78%     88.05% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5        50698      0.58%     88.63% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6        10308      0.12%     88.75% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       131603      1.51%     90.26% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8        70317      0.81%     91.06% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9        47361      0.54%     91.61% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10         4306      0.05%     91.66% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11         9665      0.11%     91.77% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12       717871      8.23%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total      8719717                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls        202941                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu      8423497     66.56%     66.56% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult         1595      0.01%     66.57% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv          554      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc          319      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     66.58% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      2479841     19.59%     86.17% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      1749880     13.83%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     12655686                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples       717871                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts     10000001                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps       12655686                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP     10000001                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP     12655686                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          0.895058                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          1.117247                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs      4229721                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts     11440006                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts      2479841                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts      1749880                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts         8613                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu      8423497     66.56%     66.56% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult         1595      0.01%     66.57% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv          554      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc          319      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     66.58% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead      2479841     19.59%     86.17% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite      1749880     13.83%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total     12655686                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl      2599114                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl      2295910                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl       303204                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl      2180453                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl       418661                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall       202941                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn       202942                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles           607121                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles       6853772                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles            801729                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles        633208                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles          10686                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved       856349                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred           747                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       14647968                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts          3900                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts     14309510                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop           583                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches      2717304                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts      3445178                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts      1818894                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     1.598725                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads      4053975                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites      4054755                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads     15219910                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites      8617767                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs      5264072                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads      1123003                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numVecRegReads        15256                       # Number of times the vector registers were read (Count)
system.switch_cpus.executeStats0.numVecRegWrites         1339                       # Number of times the vector registers were written (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches      1228269                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles               7145490                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles           22798                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines           1733766                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes          4842                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples      8906517                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.682653                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.407013                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0          6490963     72.88%     72.88% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           391616      4.40%     77.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           182136      2.04%     79.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3            59865      0.67%     79.99% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4           378949      4.25%     84.25% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5           172413      1.94%     86.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           141580      1.59%     87.77% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           141082      1.58%     89.36% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8           223355      2.51%     91.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9           117982      1.32%     93.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10           31804      0.36%     93.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11          227803      2.56%     96.10% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12          346969      3.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total      8906517                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts      11872908                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     1.326496                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches      3054616                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.341276                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles      1749522                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles             10686                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles            4168666                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles           301515                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       14524575                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts         2893                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          2867404                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         2007087                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts             4                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents            170839                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents             1221                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents         3045                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect         3406                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect         7011                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations            1                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts        10417                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         13444859                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        13438102                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst           7779635                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          16374825                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.501367                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.475097                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads                9939                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          387449                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses           70                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation         3045                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         257121                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads       841963                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache           4229                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      2479836                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     26.339110                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    41.597607                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        1158593     46.72%     46.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        81814      3.30%     50.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29       432512     17.44%     67.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39       340186     13.72%     81.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49        80234      3.24%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       102359      4.13%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69       225199      9.08%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79          689      0.03%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89          447      0.02%     97.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99          861      0.03%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109          286      0.01%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119          510      0.02%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129          582      0.02%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139          525      0.02%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149         8958      0.36%     98.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159         5394      0.22%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169         1082      0.04%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179         4724      0.19%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189         2154      0.09%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199          752      0.03%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209        10097      0.41%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219         4028      0.16%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229          395      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239         1123      0.05%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249          492      0.02%     99.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259          213      0.01%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269          518      0.02%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279          267      0.01%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289          224      0.01%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299         1738      0.07%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows        12880      0.52%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         1526                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      2479836                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   4475298500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles          10686                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles           821097                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles         5300724                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles         4862                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles           1164634                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles       1604513                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       14601572                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents          2624                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents        1466786                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents           1703                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents           1336                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands     15327669                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups            21809378                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         15645262                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups            33119                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.committedMaps      13250082                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps          2076939                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing              36                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           5223256                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                 22525918                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes                29236229                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads           452774                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores          307199                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           12655686                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp             365760                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         7420                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean            5                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           354742                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq               941                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp              941                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            572                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        365189                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           110                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          110                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1149                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1094622                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1095771                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        36928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     23907136                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                23944064                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                              19                       # Total snoops (Count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            366831                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000101                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.010043                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  366794     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      37      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              366831                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 123386637285500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          371903000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            855000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         549245500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        728960                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       362148                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           33                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               4                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.067794                       # Number of seconds simulated (Second)
simTicks                                  67794037000                       # Number of ticks simulated (Tick)
finalTick                                123454431322500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    346.86                       # Real time elapsed on the host (Second)
hostTickRate                                195448243                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   52978240                       # Number of bytes of host memory used (Byte)
simInsts                                    110000009                       # Number of instructions simulated (Count)
simOps                                      136428741                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   317127                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     393320                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numOps                      0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                       nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                       nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numRMWLoadInsts             0                       # Number of read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::switch_cpus.data     36419847                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          36419847                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     36419847                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         36419847                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data      5810996                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5810996                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data      5810996                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5810996                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data 191311900754                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 191311900754                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data 191311900754                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 191311900754                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     42230843                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      42230843                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     42230843                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     42230843                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.137601                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.137601                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.137601                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.137601                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 32922.394157                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 32922.394157                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 32922.394157                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 32922.394157                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      7865440                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        13288                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       216504                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          107                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      36.329306                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   124.186916                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       251954                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            251954                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data      2396419                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2396419                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data      2396419                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2396419                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data      3414577                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      3414577                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data      3414577                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      3414577                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  95013570850                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  95013570850                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  95013570850                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  95013570850                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.080855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.080855                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.080855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.080855                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 27825.868578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 27825.868578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 27825.868578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 27825.868578                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                3414510                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     20613784                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        20613784                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data      5769636                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5769636                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data 190236037000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 190236037000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     26383420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     26383420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.218684                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.218684                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 32971.930465                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 32971.930465                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data      2366045                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2366045                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data      3403591                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      3403591                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  94661101500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  94661101500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.129005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.129005                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 27812.125928                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 27812.125928                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::switch_cpus.data           48                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              48                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::switch_cpus.data            2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             2                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::switch_cpus.data       144000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       144000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::switch_cpus.data           50                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           50                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::switch_cpus.data     0.040000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.040000                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::switch_cpus.data        72000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        72000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::switch_cpus.data            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            2                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::switch_cpus.data       142000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       142000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::switch_cpus.data     0.040000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.040000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::switch_cpus.data        71000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        71000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::switch_cpus.data           25                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total           25                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::switch_cpus.data       803478                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       803478                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::switch_cpus.data           25                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total           25                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::switch_cpus.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::switch_cpus.data 32139.120000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 32139.120000                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::switch_cpus.data           25                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total           25                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::switch_cpus.data       778478                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       778478                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus.data 31139.120000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 31139.120000                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     15806063                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       15806063                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data        41335                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        41335                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   1075060276                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1075060276                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     15847398                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     15847398                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.002608                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002608                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 26008.474078                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 26008.474078                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data        30374                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        30374                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        10961                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        10961                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data    351690872                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    351690872                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.000692                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000692                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 32085.655688                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 32085.655688                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 4096                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             42022297                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            3418606                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              12.292232                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.352496                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  4095.647504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000086                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.999914                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         4096                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          133                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1194                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         2691                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           87876296                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          87876296                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                 nan                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                  nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                 nan                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::switch_cpus.inst     29592906                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          29592906                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     29592906                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         29592906                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst         7044                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            7044                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst         7044                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           7044                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst    327536000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    327536000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst    327536000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    327536000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     29599950                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      29599950                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     29599950                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     29599950                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.000238                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000238                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.000238                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000238                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 46498.580352                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46498.580352                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 46498.580352                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46498.580352                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          942                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           19                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      49.578947                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         3425                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              3425                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst          894                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           894                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst          894                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          894                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst         6150                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         6150                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst         6150                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         6150                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst    273466500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    273466500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst    273466500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    273466500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.000208                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000208                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.000208                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000208                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 44466.097561                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 44466.097561                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 44466.097561                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 44466.097561                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   3425                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     29592906                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        29592906                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst         7044                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          7044                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst    327536000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    327536000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     29599950                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     29599950                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.000238                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000238                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 46498.580352                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46498.580352                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst          894                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          894                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst         6150                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         6150                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst    273466500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    273466500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.000208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000208                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 44466.097561                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 44466.097561                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1319.355134                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             31331864                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               6717                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            4664.562156                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst  1317.355134                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000488                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.321620                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.322108                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         3166                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          183                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1452                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1520                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.772949                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           59206050                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          59206050                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.inst           3438                       # number of demand (read+write) hits (Count)
system.l2.demandHits::switch_cpus.data        2675864                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                   2679302                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.inst          3438                       # number of overall hits (Count)
system.l2.overallHits::switch_cpus.data       2675864                       # number of overall hits (Count)
system.l2.overallHits::total                  2679302                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst         2625                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data       737614                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  740239                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst         2625                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data       737614                       # number of overall misses (Count)
system.l2.overallMisses::total                 740239                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst    226252500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data  61385550000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        61611802500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst    226252500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data  61385550000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       61611802500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst         6063                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data      3413478                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3419541                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst         6063                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data      3413478                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3419541                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst     0.432954                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.216089                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.216473                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst     0.432954                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.216089                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.216473                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 86191.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 83221.779955                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83232.310781                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 86191.428571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 83221.779955                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83232.310781                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                38057                       # number of writebacks (Count)
system.l2.writebacks::total                     38057                       # number of writebacks (Count)
system.l2.demandMshrHits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                     2                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus.inst            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::switch_cpus.data            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                    2                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::switch_cpus.inst         2624                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data       737613                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              740237                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst         2624                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data       737613                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             740237                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst    199958500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data  54009386000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    54209344500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst    199958500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data  54009386000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   54209344500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst     0.432789                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.216088                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.216473                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst     0.432789                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.216088                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.216473                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 76203.696646                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73221.846687                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73232.416780                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 76203.696646                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73221.846687                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73232.416780                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         698717                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           61                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             61                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::switch_cpus.data         1001                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total              1001                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::switch_cpus.data           31                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              31                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.missLatency::switch_cpus.data        59000                       # number of InvalidateReq miss ticks (Tick)
system.l2.InvalidateReq.missLatency::total        59000                       # number of InvalidateReq miss ticks (Tick)
system.l2.InvalidateReq.accesses::switch_cpus.data         1032                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          1032                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::switch_cpus.data     0.030039                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.030039                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMissLatency::switch_cpus.data  1903.225806                       # average InvalidateReq miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMissLatency::total  1903.225806                       # average InvalidateReq miss latency ((Tick/Count))
system.l2.InvalidateReq.mshrMisses::switch_cpus.data           31                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           31                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data       590500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       590500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data     0.030039                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.030039                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 19048.387097                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 19048.387097                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::switch_cpus.inst         3438                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               3438                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::switch_cpus.inst         2625                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2625                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst    226252500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    226252500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst         6063                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           6063                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst     0.432954                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.432954                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 86191.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 86191.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total              1                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst         2624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2624                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst    199958500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    199958500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.432789                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.432789                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 76203.696646                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76203.696646                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data         7161                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  7161                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data         2846                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                2846                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data    247223000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      247223000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        10007                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             10007                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.284401                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.284401                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 86866.830639                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 86866.830639                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data         2846                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            2846                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data    218763000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    218763000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.284401                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.284401                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 76866.830639                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 76866.830639                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data      2668703                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total           2668703                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data       734768                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          734768                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data  61138327000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  61138327000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data      3403471                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3403471                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.215888                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.215888                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83207.661466                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 83207.661466                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total             1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data       734767                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       734767                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data  53790623000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  53790623000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.215888                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.215888                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73207.728436                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 73207.728436                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::switch_cpus.data           68                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   68                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::switch_cpus.data            2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                  2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::switch_cpus.data        61000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         61000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::switch_cpus.data           70                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               70                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::switch_cpus.data     0.028571                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.028571                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::switch_cpus.data        30500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total        30500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::switch_cpus.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total              2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::switch_cpus.data        41000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total        41000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::switch_cpus.data     0.028571                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.028571                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::switch_cpus.data        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total        20500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         3379                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             3379                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         3379                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         3379                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       251954                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           251954                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       251954                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       251954                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 55902.785298                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      7563535                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     765256                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       9.883666                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      64.401211                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.325377                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data         1.080185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.inst   331.766699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::switch_cpus.data 55505.211826                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000983                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.000016                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.inst     0.005062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::switch_cpus.data     0.846942                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.853009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          65536                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  133                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1198                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                11246                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                52516                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  443                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   55427482                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  55427482                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     38057.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples      2624.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    737528.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.033065588500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2341                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2341                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1494142                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              35726                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      740237                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      38057                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    740237                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    38057                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     85                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      19.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                740237                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                38057                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  438711                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  211852                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   73380                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   16158                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    252                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2246                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2341                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     325.181546                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    193.564571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1215.802669                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047         2307     98.55%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095           28      1.20%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            3      0.13%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239            1      0.04%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::51200-53247            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2341                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2341                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.245622                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.233125                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.658205                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             2036     86.97%     86.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               51      2.18%     89.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              241     10.29%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               11      0.47%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2341                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    5440                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                47375168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2435648                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              698810250.81896210                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              35927171.58885228                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   67816560000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      87134.89                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst       167936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     47201792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2433984                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 2477150.018371084705                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 696252857.755026459694                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 35902626.657267808914                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst         2624                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       737613                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        38057                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst     91761250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data  23543907000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1245282928000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     34969.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     31919.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  32721521.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst       167936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     47207232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       47375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst       167936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       167936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2435648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2435648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst         2624                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       737613                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          740237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        38057                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          38057                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst      2477150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    696333101                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         698810251                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst      2477150                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2477150                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     35927172                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         35927172                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     35927172                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst      2477150                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    696333101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        734737422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               740152                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               38031                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        45057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        44897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        50712                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        48353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        47470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        45300                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        46046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        47241                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        43264                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        44703                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        44286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        44487                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        47563                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        45040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        47931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        47802                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2349                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2371                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         2606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         1933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2597                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              9757818250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3700760000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        23635668250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13183.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31933.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              532405                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              17312                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.93                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           45.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       228455                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   217.994161                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   136.922712                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   257.415643                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       104827     45.89%     45.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        64980     28.44%     74.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        19557      8.56%     82.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        10317      4.52%     87.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         6560      2.87%     90.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4475      1.96%     92.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3204      1.40%     93.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2390      1.05%     94.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12145      5.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       228455                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          47369728                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2433984                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              698.730008                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               35.902627                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.74                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.46                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       837829020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       445293915                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2678042640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     101502900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 5351670480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  22508064810                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   7078750080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   39001153845                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   575.288854                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  18204695250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2263820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  47325521750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       793418220                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       421692810                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2606642640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      97018920                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 5351670480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  22449557160                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   7128019680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   38848019910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   573.030043                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  18331487250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2263820000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47198729750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              737391                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         38057                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            657292                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 2                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               2846                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              2846                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         737391                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             31                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      2175856                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2175856                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     49810816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 49810816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             740270                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   740270    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               740270                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          1769474500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         3932327000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1435619                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       695490                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                135588074                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       1.355871                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.737533                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded               210927988                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded              782                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued              164615546                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued         422243                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined     87156167                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     95532166                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved          682                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples    135404392                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       1.215733                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      2.188637                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          87774484     64.82%     64.82% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1          14092258     10.41%     75.23% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2           7515358      5.55%     80.78% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           5700065      4.21%     84.99% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           5914212      4.37%     89.36% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           4677430      3.45%     92.81% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           3759541      2.78%     95.59% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7           2233836      1.65%     97.24% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8           1662459      1.23%     98.47% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::9            896447      0.66%     99.13% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::10          1174780      0.87%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::11             3478      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::12               44      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value           12                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total     135404392                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu         3833287     44.87%     44.87% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult             30      0.00%     44.87% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv           29636      0.35%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt             0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd              0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu              0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt              0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc             0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     45.22% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead        3473223     40.66%     85.88% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite       1206130     14.12%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdExt              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatExt            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass         4614      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu    109450563     66.49%     66.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult        18009      0.01%     66.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv        40253      0.02%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc           26      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd           46      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            8      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu          279      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          595      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc        10539      0.01%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            3      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            7      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            2      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift           17      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            9      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            3      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            9      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     66.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead     36495435     22.17%     88.70% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite     18595129     11.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total    164615546                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 1.214086                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                     8542306                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.051892                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        473193662                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites       297668873                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses    153356237                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads                 0                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites                0                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads           406368                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites          472591                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses       168431                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses           172936352                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses                    0                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses              216886                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts            733426                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                    3765                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                  183682                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads     39484452                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores     26276912                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads      9681263                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores     18847686                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__0.MDPLookups     50395387                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups     15364422                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__0.LFSTReads     37785134                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.LFSTWrites     23694120                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.hits        28534708                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__0.predictions     50395387                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__1.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__1.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__2.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__2.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.MDPLookups            0                       # Number of MDP lookups. (Count)
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups            0                       # Number of MDP lookups bypassed by PND loads. (Count)
system.switch_cpus.MemDepUnit__3.LFSTReads            0                       # Number of reads made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.LFSTWrites            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.hits               0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.MemDepUnit__3.predictions            0                       # Number of writes made to the LFST table. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return      3018754      6.08%      6.08% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect      2619789      5.27%     11.35% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect       579523      1.17%     12.52% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond     39892121     80.31%     92.82% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond      3454626      6.95%     99.78% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%     99.78% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond       110063      0.22%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total     49674876                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return      1211262      5.10%      5.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect      1341008      5.65%     10.75% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect        50811      0.21%     10.97% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond     18657042     78.59%     89.56% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond      2409414     10.15%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%     99.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond        69221      0.29%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total     23738758                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return         1998      0.49%      0.49% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect         4061      0.99%      1.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect          198      0.05%      1.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond       399148     97.07%     98.59% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond         4038      0.98%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%     99.58% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond         1747      0.42%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total       411190                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return      1807503      6.97%      6.97% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect      1278787      4.93%     11.90% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect       528719      2.04%     13.94% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond     21235164     81.87%     95.81% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond      1045208      4.03%     99.84% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%     99.84% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond        40842      0.16%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total     25936223                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return          101      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect         1474      0.49%      0.52% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect          114      0.04%      0.56% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond       297527     98.61%     99.17% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond         1196      0.40%     99.57% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.57% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond         1305      0.43%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total       301717                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget     26030854     52.40%     52.40% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB     19940563     40.14%     92.54% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS      3018754      6.08%     98.62% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect       684705      1.38%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total     49674876                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch       221714     53.92%     53.92% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return       186022     45.24%     99.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect         1998      0.49%     99.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect         1456      0.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total       411190                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted     39892121                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken     14145518                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect       411190                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss        17739                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted       225168                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted       186022                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups     49674876                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       221225                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits        34461861                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.693748                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted        19888                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups       689586                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits       684705                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses         4881                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return      3018754      6.08%      6.08% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect      2619789      5.27%     11.35% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect       579523      1.17%     12.52% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond     39892121     80.31%     92.82% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond      3454626      6.95%     99.78% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     99.78% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond       110063      0.22%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total     49674876                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return      3018754     19.84%     19.84% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect        11174      0.07%     19.92% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect       579523      3.81%     23.73% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond     11324005     74.44%     98.16% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond       169496      1.11%     99.28% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%     99.28% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond       110063      0.72%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total     15213015                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect         4061      1.84%      1.84% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%      1.84% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond       213126     96.34%     98.17% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond         4038      1.83%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total       221225                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect         4061      1.84%      1.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.84% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond       213126     96.34%     98.17% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond         4038      1.83%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total       221225                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups       689586                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits       684705                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses         4881                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords         1945                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords       691531                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes      4410574                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops        4410573                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes      2603081                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used        1807503                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct      1807402                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect          101                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts     87196056                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls          100                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       407256                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples    127169812                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.973295                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     2.860012                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0    104628112     82.27%     82.27% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      7752888      6.10%     88.37% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2      2166425      1.70%     90.07% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      1082485      0.85%     90.93% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4      1481143      1.16%     92.09% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5       811206      0.64%     92.73% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       489010      0.38%     93.11% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7      1083158      0.85%     93.96% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8       653937      0.51%     94.48% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::9       352287      0.28%     94.76% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::10       169738      0.13%     94.89% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::11       148732      0.12%     95.01% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::12      6350691      4.99%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value           12                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total    127169812                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars                  50                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls       1807507                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass           50      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     83956561     67.83%     67.83% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult        14193      0.01%     67.84% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv        28546      0.02%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd            1      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu          206      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          472      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc         3491      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     67.87% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead     23922581     19.33%     87.20% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite     15847663     12.80%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total    123773764                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples      6350691                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts    100000730                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps      123773764                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP    100000001                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP    123773035                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          1.355871                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.737533                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs     39770244                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts    109195377                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts     23922581                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numRMWLoadInsts            0                       # Number of read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numRMWALoadInsts            0                       # Number of atomic read-modify-write load instructions executed (Count)
system.switch_cpus.commitStats0.numStoreInsts     15847613                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numRMWStoreInsts            0                       # Number of read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numRMWAStoreInsts            0                       # Number of atomic read-modify-write store instructions executed (Count)
system.switch_cpus.commitStats0.numVecInsts        67157                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass           50      0.00%      0.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu     83956561     67.83%     67.83% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult        14193      0.01%     67.84% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv        28546      0.02%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd            1      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu          206      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp          472      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc         3491      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     67.87% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead     23922581     19.33%     87.20% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite     15847663     12.80%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total    123773764                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl     25936222                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl     23559159                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl      2377063                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl     21235163                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl      4701059                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall      1807507                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn      1807502                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles         17563004                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      89489913                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles          22916235                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       4996966                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         438274                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved     18509891                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred          8347                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts      215886641                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts         31405                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts    163882117                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop          4456                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches     31020331                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts     36267742                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts     18462752                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     1.208676                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads     47964564                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites     48417483                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads    162684927                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites     98815425                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs     54730494                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads     16448319                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites          100                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numVecPredRegReads         1280                       # Number of times the predicate registers were read (Count)
system.switch_cpus.executeStats0.numVecPredRegWrites          428                       # Number of times the predicate registers were written (Count)
system.switch_cpus.executeStats0.numVecRegReads       156571                       # Number of times the vector registers were read (Count)
system.switch_cpus.executeStats0.numVecRegWrites        12875                       # Number of times the vector registers were written (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches     23644022                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles             105016561                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          892746                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.miscStallCycles         4483                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles        26884                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles           58                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines          29599952                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        175804                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples    135404392                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      1.721083                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     3.316361                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         95487436     70.52%     70.52% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1          4936182      3.65%     74.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2          4617710      3.41%     77.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3          2703451      2.00%     79.57% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4          5433921      4.01%     83.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5          3420362      2.53%     86.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6          3121035      2.30%     88.42% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7          2733858      2.02%     90.44% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8          3283691      2.43%     92.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::9          1322124      0.98%     93.84% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::10         1270364      0.94%     94.78% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::11         1703811      1.26%     96.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::12         5370447      3.97%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value           12                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total    135404392                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts     190068532                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     1.401809                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches     49674876                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.366366                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles     29910033                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            438274                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles           57468532                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles          8805593                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts      210933226                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts       117627                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts         39484452                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts        26276912                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts           782                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents           1469504                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents          6277689                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents        57875                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect       217963                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       238222                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.PNDLoadViolations         7507                       # Number of mem order violations triggered by a PND load (Count)
system.switch_cpus.iew.branchMispredicts       456185                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit        153820601                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount       153524668                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          87413761                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst         178682863                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                1.132287                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.489212                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              241977                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads        15561967                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         1125                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation        57875                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores       10429329                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads      6995217                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache         201576                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples     23922585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     32.983420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    91.694931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9       13182596     55.11%     55.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19       828084      3.46%     58.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29      3390022     14.17%     72.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39      1819450      7.61%     80.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49       375539      1.57%     81.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59       701444      2.93%     84.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69      1730701      7.23%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79        24040      0.10%     92.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89        24717      0.10%     92.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99        32896      0.14%     92.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109        30473      0.13%     92.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119        25852      0.11%     92.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129        29489      0.12%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139        58603      0.24%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149       558096      2.33%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159       180069      0.75%     96.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169        82706      0.35%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179       154772      0.65%     97.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189        61846      0.26%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199        41023      0.17%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209       186837      0.78%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219        70701      0.30%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229        23857      0.10%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239        18746      0.08%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249        12619      0.05%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259        10149      0.04%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269        10165      0.04%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279        11797      0.05%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289        12179      0.05%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299        14968      0.06%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows       218149      0.91%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            1                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         5186                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total     23922585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.alignFaults                  0                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus.mmu.prefetchFaults               0                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus.mmu.domainFaults                 0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus.mmu.permsFaults                  0                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus.mmu.dtb.readHits                 0                       # Read hits (Count)
system.switch_cpus.mmu.dtb.readMisses               0                       # Read misses (Count)
system.switch_cpus.mmu.dtb.writeHits                0                       # Write hits (Count)
system.switch_cpus.mmu.dtb.writeMisses              0                       # Write misses (Count)
system.switch_cpus.mmu.dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.dtb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.dtb.readAccesses             0                       # Read accesses (Count)
system.switch_cpus.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.dtb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.instHits                 0                       # Inst hits (Count)
system.switch_cpus.mmu.itb.instMisses               0                       # Inst misses (Count)
system.switch_cpus.mmu.itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.itb.flushTlb                 0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.itb.instAccesses             0                       # Inst accesses (Count)
system.switch_cpus.mmu.itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.itb_walker.walks             0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.l2_shared.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.l2_shared.hits               0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.l2_shared.misses             0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus.mmu.stage2_dtb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
system.switch_cpus.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus.mmu.stage2_itb.hits              0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         438274                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         19330519                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles        73088404                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles       532315                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles          25584073                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      16430807                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts      213847297                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents         64577                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents       12305038                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents        4439556                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents           8985                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.renamedOperands    236832542                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           318625423                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups        213872956                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.vecLookups           283612                       # Number of vector rename lookups (Count)
system.switch_cpus.rename.vecPredLookups          955                       # Number of vector predicate rename lookups (Count)
system.switch_cpus.rename.matLookups                5                       # Number of matrix rename lookups (Count)
system.switch_cpus.rename.committedMaps     135466806                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps        101366141                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing            4931                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing           58                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts          40674107                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                331788928                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               430203024                       # The number of ROB writes (Count)
system.switch_cpus.rob.squashedLoads         17229947                       # The number of load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWLoads             0                       # The number of read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedRMWALoads            0                       # The number of atomic read-modify-write load instructions squashed (Count)
system.switch_cpus.rob.squashedStores        11807766                       # The number of store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWStores            0                       # The number of read-modify-write store instructions squashed (Count)
system.switch_cpus.rob.squashedRMWAStores            0                       # The number of atomic read-modify-write store instructions squashed (Count)
system.switch_cpus.thread_0.numInsts        100000001                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          123773035                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            3409622                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       290011                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3425                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          3823216                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               70                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              70                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             10007                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            10007                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           6150                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3403471                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          1032                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         1032                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        15638                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10243671                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               10259309                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       607232                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    234587712                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               235194944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          698804                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2441216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4119447                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001970                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.044428                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4111345     99.80%     99.80% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    8087      0.20%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      15      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4119447                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  67794037000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3674711500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           9235479                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        5120779979                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6838665                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3417975                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         4520                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops            3542                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops         3527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
