{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687018221380 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687018221380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 17 09:10:21 2023 " "Processing started: Sat Jun 17 09:10:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687018221380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018221380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cse141L -c cse141L " "Command: quartus_map --read_settings_files=on --write_settings_files=off cse141L -c cse141L" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018221381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687018221608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687018221608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687018227483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018227483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687018227484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018227484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_LUT " "Found entity 1: PC_LUT" {  } { { "PC_LUT.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/PC_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687018227485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018227485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687018227486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018227486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "instr_ROM.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687018227488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018227488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "dat_mem.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687018227489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018227489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687018227490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018227490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/alu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687018227491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018227491 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "top_level top_level.sv(6) " "Verilog HDL Parameter Declaration warning at top_level.sv(6): Parameter Declaration in module \"top_level\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "top_level.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 6 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687018227492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687018227516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "top_level.sv" "pc" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687018227524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 PC.sv(18) " "Verilog HDL assignment warning at PC.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "PC.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/PC.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687018227525 "|top_level|PC:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_LUT PC_LUT:lut " "Elaborating entity \"PC_LUT\" for hierarchy \"PC_LUT:lut\"" {  } { { "top_level.sv" "lut" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687018227526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:ir " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:ir\"" {  } { { "top_level.sv" "ir" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687018227527 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "258 0 1023 instr_ROM.sv(11) " "Verilog HDL warning at instr_ROM.sv(11): number of words (258) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instr_ROM.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/instr_ROM.sv" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1687018227529 "|top_level|instr_ROM:ir"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "258 0 1023 instr_ROM.sv(14) " "Verilog HDL warning at instr_ROM.sv(14): number of words (258) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "instr_ROM.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/instr_ROM.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1687018227530 "|top_level|instr_ROM:ir"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.data_a 0 instr_ROM.sv(8) " "Net \"core.data_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687018227538 "|top_level|instr_ROM:ir"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.waddr_a 0 instr_ROM.sv(8) " "Net \"core.waddr_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687018227538 "|top_level|instr_ROM:ir"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.we_a 0 instr_ROM.sv(8) " "Net \"core.we_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687018227538 "|top_level|instr_ROM:ir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctl " "Elaborating entity \"Control\" for hierarchy \"Control:ctl\"" {  } { { "top_level.sv" "ctl" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687018227544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:regf " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:regf\"" {  } { { "top_level.sv" "regf" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687018227545 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 reg_file.sv(22) " "Verilog HDL assignment warning at reg_file.sv(22): truncated value with size 32 to match size of target (3)" {  } { { "reg_file.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/reg_file.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687018227546 "|top_level|reg_file:regf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "top_level.sv" "ALU" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687018227546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(35) " "Verilog HDL assignment warning at alu.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "alu.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/alu.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687018227547 "|top_level|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.sv(38) " "Verilog HDL assignment warning at alu.sv(38): truncated value with size 32 to match size of target (8)" {  } { { "alu.sv" "" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/alu.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687018227547 "|top_level|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_mem dat_mem:datMem " "Elaborating entity \"dat_mem\" for hierarchy \"dat_mem:datMem\"" {  } { { "top_level.sv" "datMem" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/top_level.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687018227547 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dat_mem:datMem\|core " "RAM logic \"dat_mem:datMem\|core\" is uninferred due to asynchronous read logic" {  } { { "dat_mem.sv" "core" { Text "C:/Users/qianq/Desktop/cse141L/class_demo_proc/dat_mem.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1687018227734 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1687018227734 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/qianq/Desktop/cse141L/class_demo_proc/db/cse141L.ram0_instr_ROM_5d489e06.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/qianq/Desktop/cse141L/class_demo_proc/db/cse141L.ram0_instr_ROM_5d489e06.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1687018227738 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687018231739 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687018234044 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687018234044 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3383 " "Implemented 3383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687018234188 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687018234188 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3380 " "Implemented 3380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687018234188 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687018234188 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687018234204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 17 09:10:34 2023 " "Processing ended: Sat Jun 17 09:10:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687018234204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687018234204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687018234204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687018234204 ""}
