[INF:CM0023] Creating log file ../../build/regression/DollarBits/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<174> s<173> l<1:1> el<1:0>
n<> u<1> t<Module_keyword> p<67> s<2> l<1:1> el<1:7>
n<other> u<2> t<StringConst> p<67> s<17> l<1:8> el<1:13>
n<> u<3> t<IntegerAtomType_Int> p<4> l<2:15> el<2:18>
n<> u<4> t<Data_type> p<5> c<3> l<2:15> el<2:18>
n<> u<5> t<Data_type_or_implicit> p<15> c<4> s<14> l<2:15> el<2:18>
n<Width> u<6> t<StringConst> p<13> s<12> l<2:19> el<2:24>
n<1> u<7> t<IntConst> p<8> l<2:27> el<2:28>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:27> el<2:28>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:27> el<2:28>
n<> u<10> t<Constant_expression> p<11> c<9> l<2:27> el<2:28>
n<> u<11> t<Constant_mintypmax_expression> p<12> c<10> l<2:27> el<2:28>
n<> u<12> t<Constant_param_expression> p<13> c<11> l<2:27> el<2:28>
n<> u<13> t<Param_assignment> p<14> c<6> l<2:19> el<2:28>
n<> u<14> t<List_of_param_assignments> p<15> c<13> l<2:19> el<2:28>
n<> u<15> t<Parameter_declaration> p<16> c<5> l<2:5> el<2:28>
n<> u<16> t<Parameter_port_declaration> p<17> c<15> l<2:5> el<2:28>
n<> u<17> t<Parameter_port_list> p<67> c<16> s<66> l<2:3> el<2:29>
n<> u<18> t<PortDir_Inp> p<39> s<38> l<3:4> el<3:9>
n<> u<19> t<IntVec_TypeLogic> p<36> s<35> l<3:10> el<3:15>
n<Width> u<20> t<StringConst> p<21> l<3:16> el<3:21>
n<> u<21> t<Primary_literal> p<22> c<20> l<3:16> el<3:21>
n<> u<22> t<Constant_primary> p<23> c<21> l<3:16> el<3:21>
n<> u<23> t<Constant_expression> p<29> c<22> s<28> l<3:16> el<3:21>
n<1> u<24> t<IntConst> p<25> l<3:22> el<3:23>
n<> u<25> t<Primary_literal> p<26> c<24> l<3:22> el<3:23>
n<> u<26> t<Constant_primary> p<27> c<25> l<3:22> el<3:23>
n<> u<27> t<Constant_expression> p<29> c<26> l<3:22> el<3:23>
n<> u<28> t<BinOp_Minus> p<29> s<27> l<3:21> el<3:22>
n<> u<29> t<Constant_expression> p<34> c<23> s<33> l<3:16> el<3:23>
n<0> u<30> t<IntConst> p<31> l<3:24> el<3:25>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:24> el<3:25>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:24> el<3:25>
n<> u<33> t<Constant_expression> p<34> c<32> l<3:24> el<3:25>
n<> u<34> t<Constant_range> p<35> c<29> l<3:16> el<3:25>
n<> u<35> t<Packed_dimension> p<36> c<34> l<3:15> el<3:26>
n<> u<36> t<Data_type> p<37> c<19> l<3:10> el<3:26>
n<> u<37> t<Data_type_or_implicit> p<38> c<36> l<3:10> el<3:26>
n<> u<38> t<Net_port_type> p<39> c<37> l<3:10> el<3:26>
n<> u<39> t<Net_port_header> p<41> c<18> s<40> l<3:4> el<3:26>
n<in> u<40> t<StringConst> p<41> l<3:27> el<3:29>
n<> u<41> t<Ansi_port_declaration> p<66> c<39> s<65> l<3:4> el<3:29>
n<> u<42> t<PortDir_Out> p<63> s<62> l<3:31> el<3:37>
n<> u<43> t<IntVec_TypeLogic> p<60> s<59> l<3:38> el<3:43>
n<Width> u<44> t<StringConst> p<45> l<3:44> el<3:49>
n<> u<45> t<Primary_literal> p<46> c<44> l<3:44> el<3:49>
n<> u<46> t<Constant_primary> p<47> c<45> l<3:44> el<3:49>
n<> u<47> t<Constant_expression> p<53> c<46> s<52> l<3:44> el<3:49>
n<1> u<48> t<IntConst> p<49> l<3:50> el<3:51>
n<> u<49> t<Primary_literal> p<50> c<48> l<3:50> el<3:51>
n<> u<50> t<Constant_primary> p<51> c<49> l<3:50> el<3:51>
n<> u<51> t<Constant_expression> p<53> c<50> l<3:50> el<3:51>
n<> u<52> t<BinOp_Minus> p<53> s<51> l<3:49> el<3:50>
n<> u<53> t<Constant_expression> p<58> c<47> s<57> l<3:44> el<3:51>
n<0> u<54> t<IntConst> p<55> l<3:52> el<3:53>
n<> u<55> t<Primary_literal> p<56> c<54> l<3:52> el<3:53>
n<> u<56> t<Constant_primary> p<57> c<55> l<3:52> el<3:53>
n<> u<57> t<Constant_expression> p<58> c<56> l<3:52> el<3:53>
n<> u<58> t<Constant_range> p<59> c<53> l<3:44> el<3:53>
n<> u<59> t<Packed_dimension> p<60> c<58> l<3:43> el<3:54>
n<> u<60> t<Data_type> p<61> c<43> l<3:38> el<3:54>
n<> u<61> t<Data_type_or_implicit> p<62> c<60> l<3:38> el<3:54>
n<> u<62> t<Net_port_type> p<63> c<61> l<3:38> el<3:54>
n<> u<63> t<Net_port_header> p<65> c<42> s<64> l<3:31> el<3:54>
n<out> u<64> t<StringConst> p<65> l<3:55> el<3:58>
n<> u<65> t<Ansi_port_declaration> p<66> c<63> l<3:31> el<3:58>
n<> u<66> t<List_of_port_declarations> p<67> c<41> l<3:3> el<3:59>
n<> u<67> t<Module_ansi_header> p<83> c<1> s<82> l<1:1> el<3:60>
n<out> u<68> t<StringConst> p<69> l<4:11> el<4:14>
n<> u<69> t<Ps_or_hierarchical_identifier> p<72> c<68> s<71> l<4:11> el<4:14>
n<> u<70> t<Constant_bit_select> p<71> l<4:15> el<4:15>
n<> u<71> t<Constant_select> p<72> c<70> l<4:15> el<4:15>
n<> u<72> t<Net_lvalue> p<77> c<69> s<76> l<4:11> el<4:14>
n<in> u<73> t<StringConst> p<74> l<4:17> el<4:19>
n<> u<74> t<Primary_literal> p<75> c<73> l<4:17> el<4:19>
n<> u<75> t<Primary> p<76> c<74> l<4:17> el<4:19>
n<> u<76> t<Expression> p<77> c<75> l<4:17> el<4:19>
n<> u<77> t<Net_assignment> p<78> c<72> l<4:11> el<4:19>
n<> u<78> t<List_of_net_assignments> p<79> c<77> l<4:11> el<4:19>
n<> u<79> t<Continuous_assign> p<80> c<78> l<4:4> el<4:20>
n<> u<80> t<Module_common_item> p<81> c<79> l<4:4> el<4:20>
n<> u<81> t<Module_or_generate_item> p<82> c<80> l<4:4> el<4:20>
n<> u<82> t<Non_port_module_item> p<83> c<81> l<4:4> el<4:20>
n<> u<83> t<Module_declaration> p<84> c<67> l<1:1> el<5:10>
n<> u<84> t<Description> p<173> c<83> s<87> l<1:1> el<5:10>
n<> u<85> t<Package_or_generate_item_declaration> p<86> l<5:10> el<5:11>
n<> u<86> t<Package_item> p<87> c<85> l<5:10> el<5:11>
n<> u<87> t<Description> p<173> c<86> s<172> l<5:10> el<5:11>
n<> u<88> t<Module_keyword> p<127> s<89> l<7:1> el<7:7>
n<dut> u<89> t<StringConst> p<127> s<126> l<7:8> el<7:11>
n<> u<90> t<PortDir_Inp> p<105> s<104> l<7:13> el<7:18>
n<> u<91> t<IntVec_TypeLogic> p<102> s<101> l<7:19> el<7:24>
n<7> u<92> t<IntConst> p<93> l<7:25> el<7:26>
n<> u<93> t<Primary_literal> p<94> c<92> l<7:25> el<7:26>
n<> u<94> t<Constant_primary> p<95> c<93> l<7:25> el<7:26>
n<> u<95> t<Constant_expression> p<100> c<94> s<99> l<7:25> el<7:26>
n<0> u<96> t<IntConst> p<97> l<7:27> el<7:28>
n<> u<97> t<Primary_literal> p<98> c<96> l<7:27> el<7:28>
n<> u<98> t<Constant_primary> p<99> c<97> l<7:27> el<7:28>
n<> u<99> t<Constant_expression> p<100> c<98> l<7:27> el<7:28>
n<> u<100> t<Constant_range> p<101> c<95> l<7:25> el<7:28>
n<> u<101> t<Packed_dimension> p<102> c<100> l<7:24> el<7:29>
n<> u<102> t<Data_type> p<103> c<91> l<7:19> el<7:29>
n<> u<103> t<Data_type_or_implicit> p<104> c<102> l<7:19> el<7:29>
n<> u<104> t<Net_port_type> p<105> c<103> l<7:19> el<7:29>
n<> u<105> t<Net_port_header> p<107> c<90> s<106> l<7:13> el<7:29>
n<in> u<106> t<StringConst> p<107> l<7:30> el<7:32>
n<> u<107> t<Ansi_port_declaration> p<126> c<105> s<125> l<7:13> el<7:32>
n<> u<108> t<PortDir_Out> p<123> s<122> l<7:34> el<7:40>
n<> u<109> t<IntVec_TypeLogic> p<120> s<119> l<7:41> el<7:46>
n<7> u<110> t<IntConst> p<111> l<7:47> el<7:48>
n<> u<111> t<Primary_literal> p<112> c<110> l<7:47> el<7:48>
n<> u<112> t<Constant_primary> p<113> c<111> l<7:47> el<7:48>
n<> u<113> t<Constant_expression> p<118> c<112> s<117> l<7:47> el<7:48>
n<0> u<114> t<IntConst> p<115> l<7:49> el<7:50>
n<> u<115> t<Primary_literal> p<116> c<114> l<7:49> el<7:50>
n<> u<116> t<Constant_primary> p<117> c<115> l<7:49> el<7:50>
n<> u<117> t<Constant_expression> p<118> c<116> l<7:49> el<7:50>
n<> u<118> t<Constant_range> p<119> c<113> l<7:47> el<7:50>
n<> u<119> t<Packed_dimension> p<120> c<118> l<7:46> el<7:51>
n<> u<120> t<Data_type> p<121> c<109> l<7:41> el<7:51>
n<> u<121> t<Data_type_or_implicit> p<122> c<120> l<7:41> el<7:51>
n<> u<122> t<Net_port_type> p<123> c<121> l<7:41> el<7:51>
n<> u<123> t<Net_port_header> p<125> c<108> s<124> l<7:34> el<7:51>
n<out> u<124> t<StringConst> p<125> l<7:52> el<7:55>
n<> u<125> t<Ansi_port_declaration> p<126> c<123> l<7:34> el<7:55>
n<> u<126> t<List_of_port_declarations> p<127> c<107> l<7:12> el<7:56>
n<> u<127> t<Module_ansi_header> p<171> c<88> s<170> l<7:1> el<7:57>
n<other> u<128> t<StringConst> p<168> s<147> l<8:4> el<8:9>
n<Width> u<129> t<StringConst> p<145> s<144> l<8:13> el<8:18>
n<> u<130> t<Dollar_keyword> p<140> s<131> l<8:19> el<8:20>
n<bits> u<131> t<StringConst> p<140> s<139> l<8:20> el<8:24>
n<in> u<132> t<StringConst> p<133> l<8:26> el<8:28>
n<> u<133> t<Primary_literal> p<134> c<132> l<8:26> el<8:28>
n<> u<134> t<Primary> p<135> c<133> l<8:26> el<8:28>
n<> u<135> t<Expression> p<136> c<134> l<8:26> el<8:28>
n<> u<136> t<Concatenation> p<137> c<135> l<8:25> el<8:29>
n<> u<137> t<Primary> p<138> c<136> l<8:25> el<8:29>
n<> u<138> t<Expression> p<139> c<137> l<8:25> el<8:29>
n<> u<139> t<List_of_arguments> p<140> c<138> l<8:25> el<8:29>
n<> u<140> t<Complex_func_call> p<141> c<130> l<8:19> el<8:30>
n<> u<141> t<Primary> p<142> c<140> l<8:19> el<8:30>
n<> u<142> t<Expression> p<143> c<141> l<8:19> el<8:30>
n<> u<143> t<Mintypmax_expression> p<144> c<142> l<8:19> el<8:30>
n<> u<144> t<Param_expression> p<145> c<143> l<8:19> el<8:30>
n<> u<145> t<Named_parameter_assignment> p<146> c<129> l<8:12> el<8:31>
n<> u<146> t<List_of_parameter_assignments> p<147> c<145> l<8:12> el<8:31>
n<> u<147> t<Parameter_value_assignment> p<168> c<146> s<167> l<8:10> el<8:32>
n<oth> u<148> t<StringConst> p<149> l<8:33> el<8:36>
n<> u<149> t<Name_of_instance> p<167> c<148> s<166> l<8:33> el<8:36>
n<in> u<150> t<StringConst> p<157> s<155> l<8:38> el<8:40>
n<in> u<151> t<StringConst> p<152> l<8:41> el<8:43>
n<> u<152> t<Primary_literal> p<153> c<151> l<8:41> el<8:43>
n<> u<153> t<Primary> p<154> c<152> l<8:41> el<8:43>
n<> u<154> t<Expression> p<157> c<153> s<156> l<8:41> el<8:43>
n<> u<155> t<OpenParens> p<157> s<154> l<8:40> el<8:41>
n<> u<156> t<CloseParens> p<157> l<8:43> el<8:44>
n<> u<157> t<Named_port_connection> p<166> c<150> s<165> l<8:37> el<8:44>
n<out> u<158> t<StringConst> p<165> s<163> l<8:47> el<8:50>
n<out> u<159> t<StringConst> p<160> l<8:51> el<8:54>
n<> u<160> t<Primary_literal> p<161> c<159> l<8:51> el<8:54>
n<> u<161> t<Primary> p<162> c<160> l<8:51> el<8:54>
n<> u<162> t<Expression> p<165> c<161> s<164> l<8:51> el<8:54>
n<> u<163> t<OpenParens> p<165> s<162> l<8:50> el<8:51>
n<> u<164> t<CloseParens> p<165> l<8:54> el<8:55>
n<> u<165> t<Named_port_connection> p<166> c<158> l<8:46> el<8:55>
n<> u<166> t<List_of_port_connections> p<167> c<157> l<8:37> el<8:55>
n<> u<167> t<Hierarchical_instance> p<168> c<149> l<8:33> el<8:56>
n<> u<168> t<Module_instantiation> p<169> c<128> l<8:4> el<8:57>
n<> u<169> t<Module_or_generate_item> p<170> c<168> l<8:4> el<8:57>
n<> u<170> t<Non_port_module_item> p<171> c<169> l<8:4> el<8:57>
n<> u<171> t<Module_declaration> p<172> c<127> l<7:1> el<9:10>
n<> u<172> t<Description> p<173> c<171> l<7:1> el<9:10>
n<> u<173> t<Source_text> p<174> c<84> l<1:1> el<9:10>
n<> u<174> t<Top_level_rule> l<1:1> el<10:1>
[WRN:PA0205] dut.sv:1: No timescale set for "other".

[WRN:PA0205] dut.sv:7: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:7: Compile module "work@dut".

[INF:CP0303] dut.sv:1: Compile module "work@other".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:7: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/DollarBits/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/DollarBits/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/DollarBits/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut) dut.sv:7:1: , endln:9:10, parent:work@dut
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.in), line:7:30, endln:7:32, parent:work@dut
    |vpiName:in
    |vpiFullName:work@dut.in
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.out), line:7:52, endln:7:55, parent:work@dut
    |vpiName:out
    |vpiFullName:work@dut.out
    |vpiNetType:36
  |vpiPort:
  \_port: (in), line:7:30, endln:7:32, parent:work@dut
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.in), line:7:30, endln:7:32, parent:work@dut
  |vpiPort:
  \_port: (out), line:7:52, endln:7:55, parent:work@dut
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.out), line:7:52, endln:7:55, parent:work@dut
|uhdmallModules:
\_module: work@other (work@other) dut.sv:1:1: , endln:5:10, parent:work@dut
  |vpiFullName:work@other
  |vpiParameter:
  \_parameter: (work@other.Width), line:2:19, endln:2:24, parent:work@other
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:15, endln:2:18, parent:work@other.Width
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:Width
    |vpiFullName:work@other.Width
  |vpiParamAssign:
  \_param_assign: , line:2:19, endln:2:28, parent:work@other
    |vpiRhs:
    \_constant: , line:2:27, endln:2:28
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18, parent:work@other.Width
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@other.Width), line:2:19, endln:2:24, parent:work@other
  |vpiDefName:work@other
  |vpiNet:
  \_logic_net: (work@other.in), line:3:27, endln:3:29, parent:work@other
    |vpiName:in
    |vpiFullName:work@other.in
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@other.out), line:3:55, endln:3:58, parent:work@other
    |vpiName:out
    |vpiFullName:work@other.out
    |vpiNetType:36
  |vpiPort:
  \_port: (in), line:3:27, endln:3:29, parent:work@other
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@other.in), line:3:27, endln:3:29, parent:work@other
  |vpiPort:
  \_port: (out), line:3:55, endln:3:58, parent:work@other
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@other.out), line:3:55, endln:3:58, parent:work@other
  |vpiContAssign:
  \_cont_assign: , line:4:11, endln:4:19, parent:work@other
    |vpiRhs:
    \_ref_obj: (work@other.in), line:4:17, endln:4:19
      |vpiName:in
      |vpiFullName:work@other.in
      |vpiActual:
      \_logic_net: (work@dut.oth.in), line:3:27, endln:3:29, parent:work@dut.oth
        |vpiTypespec:
        \_logic_typespec: , line:3:10, endln:3:15
          |vpiRange:
          \_range: , line:3:16, endln:3:25
            |vpiLeftRange:
            \_constant: , line:3:16, endln:3:21
              |vpiDecompile:7
              |vpiSize:64
              |INT:7
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:3:24, endln:3:25
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:in
        |vpiFullName:work@dut.oth.in
        |vpiNetType:36
    |vpiLhs:
    \_ref_obj: (work@other.out), line:4:11, endln:4:14
      |vpiName:out
      |vpiFullName:work@other.out
      |vpiActual:
      \_logic_net: (work@dut.oth.out), line:3:55, endln:3:58, parent:work@dut.oth
        |vpiTypespec:
        \_logic_typespec: , line:3:38, endln:3:43
          |vpiRange:
          \_range: , line:3:44, endln:3:53
            |vpiLeftRange:
            \_constant: , line:3:44, endln:3:49
              |vpiDecompile:7
              |vpiSize:64
              |INT:7
              |vpiConstType:7
            |vpiRightRange:
            \_constant: , line:3:52, endln:3:53
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:out
        |vpiFullName:work@dut.oth.out
        |vpiNetType:36
|uhdmtopModules:
\_module: work@dut (work@dut) dut.sv:7:1: , endln:9:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@dut.in), line:7:30, endln:7:32, parent:work@dut
    |vpiTypespec:
    \_logic_typespec: , line:7:19, endln:7:24
      |vpiRange:
      \_range: , line:7:25, endln:7:28
        |vpiLeftRange:
        \_constant: , line:7:25, endln:7:26
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:27, endln:7:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:in
    |vpiFullName:work@dut.in
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@dut.out), line:7:52, endln:7:55, parent:work@dut
    |vpiTypespec:
    \_logic_typespec: , line:7:41, endln:7:46
      |vpiRange:
      \_range: , line:7:47, endln:7:50
        |vpiLeftRange:
        \_constant: , line:7:47, endln:7:48
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:49, endln:7:50
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:out
    |vpiFullName:work@dut.out
    |vpiNetType:36
  |vpiTopModule:1
  |vpiPort:
  \_port: (in), line:7:30, endln:7:32, parent:work@dut
    |vpiName:in
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.in), line:7:30, endln:7:32, parent:in
      |vpiName:in
      |vpiFullName:work@dut.in
      |vpiActual:
      \_logic_net: (work@dut.in), line:7:30, endln:7:32, parent:work@dut
    |vpiTypedef:
    \_logic_typespec: , line:7:19, endln:7:24
      |vpiRange:
      \_range: , line:7:25, endln:7:28, parent:in
        |vpiLeftRange:
        \_constant: , line:7:25, endln:7:26
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:27, endln:7:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:7:1: , endln:9:10
  |vpiPort:
  \_port: (out), line:7:52, endln:7:55, parent:work@dut
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.out), line:7:52, endln:7:55, parent:out
      |vpiName:out
      |vpiFullName:work@dut.out
      |vpiActual:
      \_logic_net: (work@dut.out), line:7:52, endln:7:55, parent:work@dut
    |vpiTypedef:
    \_logic_typespec: , line:7:41, endln:7:46
      |vpiRange:
      \_range: , line:7:47, endln:7:50, parent:out
        |vpiLeftRange:
        \_constant: , line:7:47, endln:7:48
          |vpiDecompile:7
          |vpiSize:64
          |UINT:7
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:7:49, endln:7:50
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:7:1: , endln:9:10
  |vpiModule:
  \_module: work@other (work@dut.oth) dut.sv:8:4: , endln:8:57, parent:work@dut
    |vpiName:oth
    |vpiFullName:work@dut.oth
    |vpiParameter:
    \_parameter: (work@dut.oth.Width), line:2:19, endln:2:24, parent:work@dut.oth
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:15, endln:2:18, parent:work@dut.oth.Width
        |vpiSigned:1
      |vpiSigned:1
      |vpiName:Width
      |vpiFullName:work@dut.oth.Width
    |vpiParamAssign:
    \_param_assign: , line:2:19, endln:2:28, parent:work@dut.oth
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:2:27, endln:2:28
        |vpiDecompile:8
        |vpiSize:32
        |UINT:8
        |vpiTypespec:
        \_int_typespec: , line:2:15, endln:2:18, parent:work@other.Width
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@dut.oth.Width), line:2:19, endln:2:24, parent:work@dut.oth
    |vpiDefName:work@other
    |vpiDefFile:dut.sv
    |vpiDefLineNo:1
    |vpiNet:
    \_logic_net: (work@dut.oth.in), line:3:27, endln:3:29, parent:work@dut.oth
    |vpiNet:
    \_logic_net: (work@dut.oth.out), line:3:55, endln:3:58, parent:work@dut.oth
    |vpiInstance:
    \_module: work@dut (work@dut) dut.sv:7:1: , endln:9:10
    |vpiPort:
    \_port: (in), line:3:27, endln:3:29, parent:work@dut.oth
      |vpiName:in
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@dut.in), line:8:41, endln:8:43, parent:in
        |vpiName:in
        |vpiFullName:work@dut.in
        |vpiActual:
        \_logic_net: (work@dut.oth.in), line:3:27, endln:3:29, parent:work@dut.oth
      |vpiLowConn:
      \_ref_obj: (work@dut.oth.in), line:8:38, endln:8:40, parent:in
        |vpiName:in
        |vpiFullName:work@dut.oth.in
        |vpiActual:
        \_logic_net: (work@dut.oth.in), line:3:27, endln:3:29, parent:work@dut.oth
      |vpiTypedef:
      \_logic_typespec: , line:3:10, endln:3:15
        |vpiRange:
        \_range: , line:3:16, endln:3:25, parent:in
          |vpiLeftRange:
          \_constant: , line:3:16, endln:3:21
            |vpiDecompile:7
            |vpiSize:64
            |INT:7
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:3:24, endln:3:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@other (work@dut.oth) dut.sv:8:4: , endln:8:57, parent:work@dut
    |vpiPort:
    \_port: (out), line:3:55, endln:3:58, parent:work@dut.oth
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (work@dut.out), line:8:51, endln:8:54, parent:out
        |vpiName:out
        |vpiFullName:work@dut.out
        |vpiActual:
        \_logic_net: (work@dut.oth.out), line:3:55, endln:3:58, parent:work@dut.oth
      |vpiLowConn:
      \_ref_obj: (work@dut.oth.out), line:8:47, endln:8:50, parent:out
        |vpiName:out
        |vpiFullName:work@dut.oth.out
        |vpiActual:
        \_logic_net: (work@dut.oth.out), line:3:55, endln:3:58, parent:work@dut.oth
      |vpiTypedef:
      \_logic_typespec: , line:3:38, endln:3:43
        |vpiRange:
        \_range: , line:3:44, endln:3:53, parent:out
          |vpiLeftRange:
          \_constant: , line:3:44, endln:3:49
            |vpiDecompile:7
            |vpiSize:64
            |INT:7
            |vpiConstType:7
          |vpiRightRange:
          \_constant: , line:3:52, endln:3:53
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiInstance:
      \_module: work@other (work@dut.oth) dut.sv:8:4: , endln:8:57, parent:work@dut
    |vpiContAssign:
    \_cont_assign: , line:4:11, endln:4:19, parent:work@dut.oth
      |vpiRhs:
      \_ref_obj: (work@dut.oth.in), line:4:17, endln:4:19
        |vpiName:in
        |vpiFullName:work@dut.oth.in
        |vpiActual:
        \_logic_net: (work@dut.oth.in), line:3:27, endln:3:29, parent:work@dut.oth
      |vpiLhs:
      \_ref_obj: (work@dut.oth.out), line:4:11, endln:4:14
        |vpiName:out
        |vpiFullName:work@dut.oth.out
        |vpiActual:
        \_logic_net: (work@dut.oth.out), line:3:55, endln:3:58, parent:work@dut.oth
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/DollarBits/dut.sv | ${SURELOG_DIR}/build/regression/DollarBits/roundtrip/dut_000.sv | 5 | 9 | 

