<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Apr  8 09:16:35 2024" VIVADOVERSION="2023.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="encoder_sample" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="btn_0" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_divider_0" PORT="rst"/>
        <CONNECTION INSTANCE="encoder_sampling_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_divider_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ja_0" SIGIS="undef" SIGNAME="External_Ports_ja_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_sampling_0" PORT="enc_a"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="ja_1" SIGIS="undef" SIGNAME="External_Ports_ja_1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="encoder_sampling_0" PORT="enc_b"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="3" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
      <CONNECTIONS>
        <CONNECTION INSTANCE="xlslice_0" PORT="Dout"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/clock_divider_0" HWVERSION="1.0" INSTANCE="clock_divider_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clock_divider" VLNV="xilinx.com:module_ref:clock_divider:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="n_bits" VALUE="7"/>
        <PARAMETER NAME="Component_Name" VALUE="encoder_sample_clock_divider_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="125000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="clk_div" SIGIS="undef" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_sampling_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/encoder_sampling_0" HWVERSION="1.0" INSTANCE="encoder_sampling_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="encoder_sampling" VLNV="xilinx.com:module_ref:encoder_sampling:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="encoder_sample_encoder_sampling_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_divider_0_clk_div">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_divider_0" PORT="clk_div"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enc_a" SIGIS="undef" SIGNAME="External_Ports_ja_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ja_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="enc_b" SIGIS="undef" SIGNAME="External_Ports_ja_1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ja_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="8" NAME="pulse_cnt" RIGHT="0" SIGIS="undef" SIGNAME="encoder_sampling_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlslice_0" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_btn_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="btn_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/xlslice_0" HWVERSION="1.0" INSTANCE="xlslice_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_FROM" VALUE="8"/>
        <PARAMETER NAME="DIN_TO" VALUE="5"/>
        <PARAMETER NAME="DIN_WIDTH" VALUE="9"/>
        <PARAMETER NAME="Component_Name" VALUE="encoder_sample_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="8" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="encoder_sampling_0_pulse_cnt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="encoder_sampling_0" PORT="pulse_cnt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="xlslice_0_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
