// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module convDSPOpt_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        vec_V_V_dout,
        vec_V_V_empty_n,
        vec_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_pp0_stage0 = 5'd8;
parameter    ap_ST_fsm_state14 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] vec_V_V_dout;
input   vec_V_V_empty_n;
output   vec_V_V_read;
output  [63:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg vec_V_V_read;
reg out_V_V_write;
reg reps_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] conv_2_inc_new_V_0_address0;
reg    conv_2_inc_new_V_0_ce0;
wire   [10:0] conv_2_inc_new_V_0_q0;
wire   [2:0] conv_2_inc_new_V_0_address1;
reg    conv_2_inc_new_V_0_ce1;
wire   [10:0] conv_2_inc_new_V_0_q1;
wire   [2:0] conv_2_bias_new_V_0_address0;
reg    conv_2_bias_new_V_0_ce0;
wire   [20:0] conv_2_bias_new_V_0_q0;
wire   [2:0] conv_2_bias_new_V_0_address1;
reg    conv_2_bias_new_V_0_ce1;
wire   [20:0] conv_2_bias_new_V_0_q1;
wire   [2:0] conv_2_inc_new_V_1_address0;
reg    conv_2_inc_new_V_1_ce0;
wire   [10:0] conv_2_inc_new_V_1_q0;
wire   [2:0] conv_2_inc_new_V_1_address1;
reg    conv_2_inc_new_V_1_ce1;
wire   [10:0] conv_2_inc_new_V_1_q1;
wire   [2:0] conv_2_bias_new_V_1_address0;
reg    conv_2_bias_new_V_1_ce0;
wire   [19:0] conv_2_bias_new_V_1_q0;
wire   [2:0] conv_2_bias_new_V_1_address1;
reg    conv_2_bias_new_V_1_ce1;
wire   [19:0] conv_2_bias_new_V_1_q1;
wire   [2:0] conv_2_inc_new_V_2_address0;
reg    conv_2_inc_new_V_2_ce0;
wire   [10:0] conv_2_inc_new_V_2_q0;
wire   [2:0] conv_2_inc_new_V_2_address1;
reg    conv_2_inc_new_V_2_ce1;
wire   [10:0] conv_2_inc_new_V_2_q1;
wire   [2:0] conv_2_bias_new_V_2_address0;
reg    conv_2_bias_new_V_2_ce0;
wire   [20:0] conv_2_bias_new_V_2_q0;
wire   [2:0] conv_2_bias_new_V_2_address1;
reg    conv_2_bias_new_V_2_ce1;
wire   [20:0] conv_2_bias_new_V_2_q1;
wire   [2:0] conv_2_inc_new_V_3_address0;
reg    conv_2_inc_new_V_3_ce0;
wire   [10:0] conv_2_inc_new_V_3_q0;
wire   [2:0] conv_2_inc_new_V_3_address1;
reg    conv_2_inc_new_V_3_ce1;
wire   [10:0] conv_2_inc_new_V_3_q1;
wire   [2:0] conv_2_bias_new_V_3_address0;
reg    conv_2_bias_new_V_3_ce0;
wire   [20:0] conv_2_bias_new_V_3_q0;
wire   [2:0] conv_2_bias_new_V_3_address1;
reg    conv_2_bias_new_V_3_ce1;
wire   [20:0] conv_2_bias_new_V_3_q1;
wire   [2:0] conv_2_inc_new_V_4_address0;
reg    conv_2_inc_new_V_4_ce0;
wire   [10:0] conv_2_inc_new_V_4_q0;
wire   [2:0] conv_2_inc_new_V_4_address1;
reg    conv_2_inc_new_V_4_ce1;
wire   [10:0] conv_2_inc_new_V_4_q1;
wire   [2:0] conv_2_bias_new_V_4_address0;
reg    conv_2_bias_new_V_4_ce0;
wire   [19:0] conv_2_bias_new_V_4_q0;
wire   [2:0] conv_2_bias_new_V_4_address1;
reg    conv_2_bias_new_V_4_ce1;
wire   [19:0] conv_2_bias_new_V_4_q1;
wire   [2:0] conv_2_inc_new_V_5_address0;
reg    conv_2_inc_new_V_5_ce0;
wire   [10:0] conv_2_inc_new_V_5_q0;
wire   [2:0] conv_2_inc_new_V_5_address1;
reg    conv_2_inc_new_V_5_ce1;
wire   [10:0] conv_2_inc_new_V_5_q1;
wire   [2:0] conv_2_bias_new_V_5_address0;
reg    conv_2_bias_new_V_5_ce0;
wire   [20:0] conv_2_bias_new_V_5_q0;
wire   [2:0] conv_2_bias_new_V_5_address1;
reg    conv_2_bias_new_V_5_ce1;
wire   [20:0] conv_2_bias_new_V_5_q1;
wire   [2:0] conv_2_inc_new_V_6_address0;
reg    conv_2_inc_new_V_6_ce0;
wire   [11:0] conv_2_inc_new_V_6_q0;
wire   [2:0] conv_2_inc_new_V_6_address1;
reg    conv_2_inc_new_V_6_ce1;
wire   [11:0] conv_2_inc_new_V_6_q1;
wire   [2:0] conv_2_bias_new_V_6_address0;
reg    conv_2_bias_new_V_6_ce0;
wire   [20:0] conv_2_bias_new_V_6_q0;
wire   [2:0] conv_2_bias_new_V_6_address1;
reg    conv_2_bias_new_V_6_ce1;
wire   [20:0] conv_2_bias_new_V_6_q1;
wire   [2:0] conv_2_inc_new_V_7_address0;
reg    conv_2_inc_new_V_7_ce0;
wire   [9:0] conv_2_inc_new_V_7_q0;
wire   [2:0] conv_2_inc_new_V_7_address1;
reg    conv_2_inc_new_V_7_ce1;
wire   [9:0] conv_2_inc_new_V_7_q1;
wire   [2:0] conv_2_bias_new_V_7_address0;
reg    conv_2_bias_new_V_7_ce0;
wire   [19:0] conv_2_bias_new_V_7_q0;
wire   [2:0] conv_2_bias_new_V_7_address1;
reg    conv_2_bias_new_V_7_ce1;
wire   [19:0] conv_2_bias_new_V_7_q1;
wire   [6:0] conv_2_w_new_V_0_2_address0;
reg    conv_2_w_new_V_0_2_ce0;
wire   [31:0] conv_2_w_new_V_0_2_q0;
wire   [6:0] conv_2_w_new_V_0_1_address0;
reg    conv_2_w_new_V_0_1_ce0;
wire   [31:0] conv_2_w_new_V_0_1_q0;
wire   [6:0] conv_2_w_new_V_0_0_address0;
reg    conv_2_w_new_V_0_0_ce0;
wire   [31:0] conv_2_w_new_V_0_0_q0;
wire   [6:0] conv_2_w_new_V_1_2_address0;
reg    conv_2_w_new_V_1_2_ce0;
wire   [31:0] conv_2_w_new_V_1_2_q0;
wire   [6:0] conv_2_w_new_V_1_1_address0;
reg    conv_2_w_new_V_1_1_ce0;
wire   [31:0] conv_2_w_new_V_1_1_q0;
wire   [6:0] conv_2_w_new_V_1_0_address0;
reg    conv_2_w_new_V_1_0_ce0;
wire   [31:0] conv_2_w_new_V_1_0_q0;
wire   [6:0] conv_2_w_new_V_2_2_address0;
reg    conv_2_w_new_V_2_2_ce0;
wire   [31:0] conv_2_w_new_V_2_2_q0;
wire   [6:0] conv_2_w_new_V_2_1_address0;
reg    conv_2_w_new_V_2_1_ce0;
wire   [31:0] conv_2_w_new_V_2_1_q0;
wire   [6:0] conv_2_w_new_V_2_0_address0;
reg    conv_2_w_new_V_2_0_ce0;
wire   [31:0] conv_2_w_new_V_2_0_q0;
wire   [6:0] conv_2_w_new_V_3_2_address0;
reg    conv_2_w_new_V_3_2_ce0;
wire   [31:0] conv_2_w_new_V_3_2_q0;
wire   [6:0] conv_2_w_new_V_3_1_address0;
reg    conv_2_w_new_V_3_1_ce0;
wire   [31:0] conv_2_w_new_V_3_1_q0;
wire   [6:0] conv_2_w_new_V_3_0_address0;
reg    conv_2_w_new_V_3_0_ce0;
wire   [31:0] conv_2_w_new_V_3_0_q0;
wire   [6:0] conv_2_w_new_V_4_2_address0;
reg    conv_2_w_new_V_4_2_ce0;
wire   [31:0] conv_2_w_new_V_4_2_q0;
wire   [6:0] conv_2_w_new_V_4_1_address0;
reg    conv_2_w_new_V_4_1_ce0;
wire   [31:0] conv_2_w_new_V_4_1_q0;
wire   [6:0] conv_2_w_new_V_4_0_address0;
reg    conv_2_w_new_V_4_0_ce0;
wire   [31:0] conv_2_w_new_V_4_0_q0;
wire   [6:0] conv_2_w_new_V_5_2_address0;
reg    conv_2_w_new_V_5_2_ce0;
wire   [31:0] conv_2_w_new_V_5_2_q0;
wire   [6:0] conv_2_w_new_V_5_1_address0;
reg    conv_2_w_new_V_5_1_ce0;
wire   [31:0] conv_2_w_new_V_5_1_q0;
wire   [6:0] conv_2_w_new_V_5_0_address0;
reg    conv_2_w_new_V_5_0_ce0;
wire   [31:0] conv_2_w_new_V_5_0_q0;
wire   [6:0] conv_2_w_new_V_6_2_address0;
reg    conv_2_w_new_V_6_2_ce0;
wire   [31:0] conv_2_w_new_V_6_2_q0;
wire   [6:0] conv_2_w_new_V_6_1_address0;
reg    conv_2_w_new_V_6_1_ce0;
wire   [31:0] conv_2_w_new_V_6_1_q0;
wire   [6:0] conv_2_w_new_V_6_0_address0;
reg    conv_2_w_new_V_6_0_ce0;
wire   [31:0] conv_2_w_new_V_6_0_q0;
wire   [6:0] conv_2_w_new_V_7_2_address0;
reg    conv_2_w_new_V_7_2_ce0;
wire   [31:0] conv_2_w_new_V_7_2_q0;
wire   [6:0] conv_2_w_new_V_7_1_address0;
reg    conv_2_w_new_V_7_1_ce0;
wire   [31:0] conv_2_w_new_V_7_1_q0;
wire   [6:0] conv_2_w_new_V_7_0_address0;
reg    conv_2_w_new_V_7_0_ce0;
wire   [31:0] conv_2_w_new_V_7_0_q0;
reg    vec_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln392_reg_4012;
reg   [0:0] icmp_ln392_reg_4012_pp0_iter1_reg;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] o_out_reg_4287;
reg   [0:0] o_out_reg_4287_pp0_iter8_reg;
reg    reps_blk_n;
reg   [43:0] indvar_flatten311_reg_1127;
reg   [12:0] indvar_flatten93_reg_1138;
reg   [3:0] peIdx_0_i_reg_1149;
reg   [9:0] indvar_flatten_reg_1160;
reg   [3:0] infoldIdx_0_i_reg_1171;
reg   [6:0] w_0_i_reg_1182;
wire   [31:0] add_ln392_fu_1557_p2;
reg   [31:0] add_ln392_reg_3911;
reg    ap_block_state1;
wire    ap_CS_fsm_state2;
wire   [43:0] grp_fu_1566_p2;
reg   [43:0] bound130_reg_3921;
wire    ap_CS_fsm_state3;
wire   [2:0] trunc_ln404_fu_1572_p1;
reg   [2:0] trunc_ln404_reg_3926;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
reg    ap_block_state6_pp0_stage0_iter2;
wire    ap_block_state7_pp0_stage0_iter3;
wire    ap_block_state8_pp0_stage0_iter4;
wire    ap_block_state9_pp0_stage0_iter5;
wire    ap_block_state10_pp0_stage0_iter6;
wire    ap_block_state11_pp0_stage0_iter7;
wire    ap_block_state12_pp0_stage0_iter8;
reg    ap_block_state13_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln392_fu_1596_p2;
reg   [0:0] icmp_ln392_reg_4012_pp0_iter2_reg;
reg   [0:0] icmp_ln392_reg_4012_pp0_iter3_reg;
reg   [0:0] icmp_ln392_reg_4012_pp0_iter4_reg;
reg   [0:0] icmp_ln392_reg_4012_pp0_iter5_reg;
wire   [43:0] add_ln392_3_fu_1601_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln393_fu_1607_p2;
reg   [0:0] icmp_ln393_reg_4021;
reg   [0:0] icmp_ln393_reg_4021_pp0_iter1_reg;
wire   [0:0] xor_ln393_fu_1621_p2;
reg   [0:0] xor_ln393_reg_4042;
wire   [0:0] and_ln393_10_fu_1645_p2;
reg   [0:0] and_ln393_10_reg_4047;
reg   [0:0] and_ln393_10_reg_4047_pp0_iter1_reg;
wire   [3:0] peIdx_fu_1651_p2;
reg   [3:0] peIdx_reg_4068;
wire   [0:0] or_ln393_fu_1657_p2;
reg   [0:0] or_ln393_reg_4073;
wire   [2:0] trunc_ln404_3_fu_1663_p1;
reg   [2:0] trunc_ln404_3_reg_4078;
wire   [0:0] or_ln393_3_fu_1673_p2;
reg   [0:0] or_ln393_3_reg_4084;
wire   [0:0] and_ln393_12_fu_1679_p2;
reg   [0:0] and_ln393_12_reg_4089;
wire   [3:0] select_ln393_82_fu_1685_p3;
wire   [3:0] select_ln399_fu_1705_p3;
reg   [3:0] select_ln399_reg_4100;
reg   [3:0] select_ln399_reg_4100_pp0_iter1_reg;
reg   [3:0] select_ln399_reg_4100_pp0_iter2_reg;
reg   [3:0] select_ln399_reg_4100_pp0_iter3_reg;
reg   [3:0] select_ln399_reg_4100_pp0_iter4_reg;
reg   [3:0] select_ln399_reg_4100_pp0_iter5_reg;
wire   [3:0] infoldIdx_fu_1713_p2;
wire   [9:0] select_ln394_3_fu_1725_p3;
wire   [12:0] select_ln393_83_fu_1739_p3;
reg   [10:0] conv_2_inc_new_V_0_l_reg_4122;
reg    ap_enable_reg_pp0_iter1;
reg   [20:0] conv_2_bias_new_V_0_1_reg_4127;
reg   [10:0] conv_2_inc_new_V_1_l_reg_4132;
reg   [19:0] conv_2_bias_new_V_1_1_reg_4137;
reg   [10:0] conv_2_inc_new_V_2_l_reg_4142;
reg   [20:0] conv_2_bias_new_V_2_1_reg_4147;
reg   [10:0] conv_2_inc_new_V_3_l_reg_4152;
reg   [20:0] conv_2_bias_new_V_3_1_reg_4157;
reg   [10:0] conv_2_inc_new_V_4_l_reg_4162;
reg   [19:0] conv_2_bias_new_V_4_1_reg_4167;
reg   [10:0] conv_2_inc_new_V_5_l_reg_4172;
reg   [20:0] conv_2_bias_new_V_5_1_reg_4177;
reg   [11:0] conv_2_inc_new_V_6_l_reg_4182;
reg   [20:0] conv_2_bias_new_V_6_1_reg_4187;
reg   [9:0] conv_2_inc_new_V_7_l_reg_4192;
reg   [19:0] conv_2_bias_new_V_7_1_reg_4197;
wire   [6:0] select_ln394_fu_1878_p3;
wire   [0:0] o_out_fu_1893_p2;
reg   [0:0] o_out_reg_4287_pp0_iter2_reg;
reg   [0:0] o_out_reg_4287_pp0_iter3_reg;
reg   [0:0] o_out_reg_4287_pp0_iter4_reg;
reg   [0:0] o_out_reg_4287_pp0_iter5_reg;
reg   [0:0] o_out_reg_4287_pp0_iter6_reg;
reg   [0:0] o_out_reg_4287_pp0_iter7_reg;
wire   [20:0] select_ln393_66_fu_2033_p3;
reg   [20:0] select_ln393_66_reg_4411;
reg   [20:0] select_ln393_66_reg_4411_pp0_iter3_reg;
reg   [20:0] select_ln393_66_reg_4411_pp0_iter4_reg;
reg   [20:0] select_ln393_66_reg_4411_pp0_iter5_reg;
reg   [20:0] select_ln393_66_reg_4411_pp0_iter6_reg;
wire   [10:0] select_ln393_67_fu_2040_p3;
reg   [10:0] select_ln393_67_reg_4417;
reg   [10:0] select_ln393_67_reg_4417_pp0_iter3_reg;
reg   [10:0] select_ln393_67_reg_4417_pp0_iter4_reg;
reg   [10:0] select_ln393_67_reg_4417_pp0_iter5_reg;
reg   [10:0] select_ln393_67_reg_4417_pp0_iter6_reg;
wire   [19:0] select_ln393_68_fu_2047_p3;
reg   [19:0] select_ln393_68_reg_4422;
reg   [19:0] select_ln393_68_reg_4422_pp0_iter3_reg;
reg   [19:0] select_ln393_68_reg_4422_pp0_iter4_reg;
reg   [19:0] select_ln393_68_reg_4422_pp0_iter5_reg;
reg   [19:0] select_ln393_68_reg_4422_pp0_iter6_reg;
wire   [10:0] select_ln393_69_fu_2054_p3;
reg   [10:0] select_ln393_69_reg_4427;
reg   [10:0] select_ln393_69_reg_4427_pp0_iter3_reg;
reg   [10:0] select_ln393_69_reg_4427_pp0_iter4_reg;
reg   [10:0] select_ln393_69_reg_4427_pp0_iter5_reg;
reg   [10:0] select_ln393_69_reg_4427_pp0_iter6_reg;
wire   [20:0] select_ln393_70_fu_2061_p3;
reg   [20:0] select_ln393_70_reg_4432;
reg   [20:0] select_ln393_70_reg_4432_pp0_iter3_reg;
reg   [20:0] select_ln393_70_reg_4432_pp0_iter4_reg;
reg   [20:0] select_ln393_70_reg_4432_pp0_iter5_reg;
reg   [20:0] select_ln393_70_reg_4432_pp0_iter6_reg;
wire   [10:0] select_ln393_71_fu_2068_p3;
reg   [10:0] select_ln393_71_reg_4438;
reg   [10:0] select_ln393_71_reg_4438_pp0_iter3_reg;
reg   [10:0] select_ln393_71_reg_4438_pp0_iter4_reg;
reg   [10:0] select_ln393_71_reg_4438_pp0_iter5_reg;
reg   [10:0] select_ln393_71_reg_4438_pp0_iter6_reg;
wire   [20:0] select_ln393_72_fu_2075_p3;
reg   [20:0] select_ln393_72_reg_4443;
reg   [20:0] select_ln393_72_reg_4443_pp0_iter3_reg;
reg   [20:0] select_ln393_72_reg_4443_pp0_iter4_reg;
reg   [20:0] select_ln393_72_reg_4443_pp0_iter5_reg;
reg   [20:0] select_ln393_72_reg_4443_pp0_iter6_reg;
wire   [10:0] select_ln393_73_fu_2082_p3;
reg   [10:0] select_ln393_73_reg_4449;
reg   [10:0] select_ln393_73_reg_4449_pp0_iter3_reg;
reg   [10:0] select_ln393_73_reg_4449_pp0_iter4_reg;
reg   [10:0] select_ln393_73_reg_4449_pp0_iter5_reg;
reg   [10:0] select_ln393_73_reg_4449_pp0_iter6_reg;
wire   [19:0] select_ln393_74_fu_2089_p3;
reg   [19:0] select_ln393_74_reg_4454;
reg   [19:0] select_ln393_74_reg_4454_pp0_iter3_reg;
reg   [19:0] select_ln393_74_reg_4454_pp0_iter4_reg;
reg   [19:0] select_ln393_74_reg_4454_pp0_iter5_reg;
reg   [19:0] select_ln393_74_reg_4454_pp0_iter6_reg;
wire   [10:0] select_ln393_75_fu_2096_p3;
reg   [10:0] select_ln393_75_reg_4459;
reg   [10:0] select_ln393_75_reg_4459_pp0_iter3_reg;
reg   [10:0] select_ln393_75_reg_4459_pp0_iter4_reg;
reg   [10:0] select_ln393_75_reg_4459_pp0_iter5_reg;
reg   [10:0] select_ln393_75_reg_4459_pp0_iter6_reg;
wire   [20:0] select_ln393_76_fu_2103_p3;
reg   [20:0] select_ln393_76_reg_4464;
reg   [20:0] select_ln393_76_reg_4464_pp0_iter3_reg;
reg   [20:0] select_ln393_76_reg_4464_pp0_iter4_reg;
reg   [20:0] select_ln393_76_reg_4464_pp0_iter5_reg;
reg   [20:0] select_ln393_76_reg_4464_pp0_iter6_reg;
wire   [10:0] select_ln393_77_fu_2110_p3;
reg   [10:0] select_ln393_77_reg_4470;
reg   [10:0] select_ln393_77_reg_4470_pp0_iter3_reg;
reg   [10:0] select_ln393_77_reg_4470_pp0_iter4_reg;
reg   [10:0] select_ln393_77_reg_4470_pp0_iter5_reg;
reg   [10:0] select_ln393_77_reg_4470_pp0_iter6_reg;
wire   [11:0] select_ln393_78_fu_2117_p3;
reg   [11:0] select_ln393_78_reg_4475;
reg   [11:0] select_ln393_78_reg_4475_pp0_iter3_reg;
reg   [11:0] select_ln393_78_reg_4475_pp0_iter4_reg;
reg   [11:0] select_ln393_78_reg_4475_pp0_iter5_reg;
reg   [11:0] select_ln393_78_reg_4475_pp0_iter6_reg;
wire   [20:0] select_ln393_79_fu_2124_p3;
reg   [20:0] select_ln393_79_reg_4481;
reg   [20:0] select_ln393_79_reg_4481_pp0_iter3_reg;
reg   [20:0] select_ln393_79_reg_4481_pp0_iter4_reg;
reg   [20:0] select_ln393_79_reg_4481_pp0_iter5_reg;
reg   [20:0] select_ln393_79_reg_4481_pp0_iter6_reg;
wire   [19:0] select_ln393_80_fu_2131_p3;
reg   [19:0] select_ln393_80_reg_4487;
reg   [19:0] select_ln393_80_reg_4487_pp0_iter3_reg;
reg   [19:0] select_ln393_80_reg_4487_pp0_iter4_reg;
reg   [19:0] select_ln393_80_reg_4487_pp0_iter5_reg;
reg   [19:0] select_ln393_80_reg_4487_pp0_iter6_reg;
wire   [9:0] select_ln393_81_fu_2138_p3;
reg   [9:0] select_ln393_81_reg_4492;
reg   [9:0] select_ln393_81_reg_4492_pp0_iter3_reg;
reg   [9:0] select_ln393_81_reg_4492_pp0_iter4_reg;
reg   [9:0] select_ln393_81_reg_4492_pp0_iter5_reg;
reg   [9:0] select_ln393_81_reg_4492_pp0_iter6_reg;
wire   [3:0] trunc_ln647_fu_2145_p1;
reg   [3:0] trunc_ln647_reg_4497;
reg   [3:0] p_Result_74_i_i_reg_4502;
reg   [3:0] p_Result_1_i_i_reg_4507;
reg   [3:0] p_Result_74_1_i_i_reg_4512;
reg   [3:0] p_Result_2_i_i_reg_4517;
reg   [3:0] p_Result_74_2_i_i_reg_4522;
reg   [3:0] p_Result_3_i_i_reg_4527;
reg   [3:0] p_Result_74_3_i_i_reg_4532;
reg   [3:0] p_Result_4_i_i_reg_4537;
reg   [3:0] p_Result_74_4_i_i_reg_4542;
reg   [3:0] p_Result_5_i_i_reg_4547;
reg   [3:0] p_Result_74_5_i_i_reg_4552;
reg   [3:0] p_Result_6_i_i_reg_4557;
reg   [3:0] p_Result_74_6_i_i_reg_4562;
reg   [3:0] p_Result_7_i_i_reg_4567;
reg   [3:0] p_Result_74_7_i_i_reg_4572;
reg   [25:0] wpacks_0_0_V_reg_4577;
reg   [25:0] wpacks_0_1_V_reg_4582;
reg   [25:0] wpacks_0_2_V_reg_4587;
reg   [25:0] wpacks_0_3_V_reg_4592;
reg   [25:0] wpacks_0_4_V_reg_4597;
reg   [25:0] wpacks_0_5_V_reg_4602;
reg   [25:0] wpacks_0_6_V_reg_4607;
reg   [25:0] wpacks_0_7_V_reg_4612;
reg   [25:0] wpacks_1_0_V_reg_4617;
reg   [25:0] wpacks_1_1_V_reg_4622;
reg   [25:0] wpacks_1_2_V_reg_4627;
reg   [25:0] wpacks_1_3_V_reg_4632;
reg   [25:0] wpacks_1_4_V_reg_4637;
reg   [25:0] wpacks_1_5_V_reg_4642;
reg   [25:0] wpacks_1_6_V_reg_4647;
reg   [25:0] wpacks_1_7_V_reg_4652;
reg   [25:0] wpacks_2_0_V_reg_4657;
reg   [25:0] wpacks_2_1_V_reg_4662;
reg   [25:0] wpacks_2_2_V_reg_4667;
reg   [25:0] wpacks_2_3_V_reg_4672;
reg   [25:0] wpacks_2_4_V_reg_4677;
reg   [25:0] wpacks_2_5_V_reg_4682;
reg   [25:0] wpacks_2_6_V_reg_4687;
reg   [25:0] wpacks_2_7_V_reg_4692;
reg   [25:0] wpacks_3_0_V_reg_4697;
reg   [25:0] wpacks_3_1_V_reg_4702;
reg   [25:0] wpacks_3_2_V_reg_4707;
reg   [25:0] wpacks_3_3_V_reg_4712;
reg   [25:0] wpacks_3_4_V_reg_4717;
reg   [25:0] wpacks_3_5_V_reg_4722;
reg   [25:0] wpacks_3_6_V_reg_4727;
reg   [25:0] wpacks_3_7_V_reg_4732;
reg   [25:0] wpacks_4_0_V_reg_4737;
reg   [25:0] wpacks_4_1_V_reg_4742;
reg   [25:0] wpacks_4_2_V_reg_4747;
reg   [25:0] wpacks_4_3_V_reg_4752;
reg   [25:0] wpacks_4_4_V_reg_4757;
reg   [25:0] wpacks_4_5_V_reg_4762;
reg   [25:0] wpacks_4_6_V_reg_4767;
reg   [25:0] wpacks_4_7_V_reg_4772;
reg   [25:0] wpacks_5_0_V_reg_4777;
reg   [25:0] wpacks_5_1_V_reg_4782;
reg   [25:0] wpacks_5_2_V_reg_4787;
reg   [25:0] wpacks_5_3_V_reg_4792;
reg   [25:0] wpacks_5_4_V_reg_4797;
reg   [25:0] wpacks_5_5_V_reg_4802;
reg   [25:0] wpacks_5_6_V_reg_4807;
reg   [25:0] wpacks_5_7_V_reg_4812;
reg   [25:0] wpacks_6_0_V_reg_4817;
reg   [25:0] wpacks_6_1_V_reg_4822;
reg   [25:0] wpacks_6_2_V_reg_4827;
reg   [25:0] wpacks_6_3_V_reg_4832;
reg   [25:0] wpacks_6_4_V_reg_4837;
reg   [25:0] wpacks_6_5_V_reg_4842;
reg   [25:0] wpacks_6_6_V_reg_4847;
reg   [25:0] wpacks_6_7_V_reg_4852;
reg   [25:0] wpacks_7_0_V_reg_4857;
reg   [25:0] wpacks_7_1_V_reg_4862;
reg   [25:0] wpacks_7_2_V_reg_4867;
reg   [25:0] wpacks_7_3_V_reg_4872;
reg   [25:0] wpacks_7_4_V_reg_4877;
reg   [25:0] wpacks_7_5_V_reg_4882;
reg   [25:0] wpacks_7_6_V_reg_4887;
reg   [25:0] wpacks_7_7_V_reg_4892;
wire   [14:0] ipack_0_V_fu_2555_p4;
wire   [14:0] ipack_1_V_fu_2571_p4;
wire   [14:0] ipack_2_V_fu_2587_p4;
wire   [14:0] ipack_3_V_fu_2603_p4;
wire   [14:0] ipack_4_V_fu_2619_p4;
wire   [14:0] ipack_5_V_fu_2635_p4;
wire   [14:0] ipack_6_V_fu_2651_p4;
wire   [14:0] ipack_7_V_fu_2667_p4;
wire   [16:0] add_ln398_fu_2836_p2;
reg   [16:0] add_ln398_reg_4993;
wire   [16:0] outPartialArr0_0_V_fu_2866_p2;
reg   [16:0] outPartialArr0_0_V_reg_4998;
wire   [16:0] add_ln398_2_fu_2924_p2;
reg   [16:0] add_ln398_2_reg_5003;
wire   [16:0] outPartialArr0_1_V_fu_2954_p2;
reg   [16:0] outPartialArr0_1_V_reg_5008;
wire   [16:0] add_ln398_3_fu_3012_p2;
reg   [16:0] add_ln398_3_reg_5013;
wire   [16:0] outPartialArr0_2_V_fu_3042_p2;
reg   [16:0] outPartialArr0_2_V_reg_5018;
wire   [16:0] add_ln398_4_fu_3100_p2;
reg   [16:0] add_ln398_4_reg_5023;
wire   [16:0] outPartialArr0_3_V_fu_3130_p2;
reg   [16:0] outPartialArr0_3_V_reg_5028;
wire   [16:0] add_ln398_5_fu_3188_p2;
reg   [16:0] add_ln398_5_reg_5033;
wire   [16:0] outPartialArr0_4_V_fu_3218_p2;
reg   [16:0] outPartialArr0_4_V_reg_5038;
wire   [16:0] add_ln398_6_fu_3276_p2;
reg   [16:0] add_ln398_6_reg_5043;
wire   [16:0] outPartialArr0_5_V_fu_3306_p2;
reg   [16:0] outPartialArr0_5_V_reg_5048;
wire   [16:0] add_ln398_7_fu_3364_p2;
reg   [16:0] add_ln398_7_reg_5053;
wire   [16:0] outPartialArr0_6_V_fu_3394_p2;
reg   [16:0] outPartialArr0_6_V_reg_5058;
wire   [16:0] add_ln398_8_fu_3452_p2;
reg   [16:0] add_ln398_8_reg_5063;
wire   [16:0] outPartialArr0_7_V_fu_3482_p2;
reg   [16:0] outPartialArr0_7_V_reg_5068;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1433_ap_return;
reg   [3:0] p_024_i_reg_5073;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1440_ap_return;
reg   [3:0] p_020_i_reg_5078;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1447_ap_return;
reg   [3:0] p_024_1_i_reg_5083;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1454_ap_return;
reg   [3:0] p_020_1_i_reg_5088;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1461_ap_return;
reg   [3:0] p_024_2_i_reg_5093;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1468_ap_return;
reg   [3:0] p_020_2_i_reg_5098;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1475_ap_return;
reg   [3:0] p_024_3_i_reg_5103;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1482_ap_return;
reg   [3:0] p_020_3_i_reg_5108;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1489_ap_return;
reg   [3:0] p_024_4_i_reg_5113;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1496_ap_return;
reg   [3:0] p_020_4_i_reg_5118;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1503_ap_return;
reg   [3:0] p_024_5_i_reg_5123;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1510_ap_return;
reg   [3:0] p_020_5_i_reg_5128;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1517_ap_return;
reg   [3:0] p_024_6_i_reg_5133;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1524_ap_return;
reg   [3:0] p_020_6_i_reg_5138;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1531_ap_return;
reg   [3:0] p_024_7_i_reg_5143;
wire   [3:0] grp_bn_qurelu_fixed_1_fu_1538_ap_return;
reg   [3:0] p_020_7_i_reg_5148;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state5;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
wire   [15:0] grp_simd_MAC_fu_1193_ap_return_0;
wire   [15:0] grp_simd_MAC_fu_1193_ap_return_1;
wire   [15:0] grp_simd_MAC_fu_1193_ap_return_2;
wire   [15:0] grp_simd_MAC_fu_1193_ap_return_3;
reg    grp_simd_MAC_fu_1193_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call293;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call293;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call293;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call293;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call293;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call293;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call293;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call293;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call293;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call293;
reg    ap_block_pp0_stage0_11001_ignoreCallOp419;
wire   [15:0] grp_simd_MAC_fu_1213_ap_return_0;
wire   [15:0] grp_simd_MAC_fu_1213_ap_return_1;
wire   [15:0] grp_simd_MAC_fu_1213_ap_return_2;
wire   [15:0] grp_simd_MAC_fu_1213_ap_return_3;
reg    grp_simd_MAC_fu_1213_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call310;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call310;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call310;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call310;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call310;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call310;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call310;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call310;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call310;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call310;
reg    ap_block_pp0_stage0_11001_ignoreCallOp420;
wire   [15:0] grp_simd_MAC_fu_1233_ap_return_0;
wire   [15:0] grp_simd_MAC_fu_1233_ap_return_1;
wire   [15:0] grp_simd_MAC_fu_1233_ap_return_2;
wire   [15:0] grp_simd_MAC_fu_1233_ap_return_3;
reg    grp_simd_MAC_fu_1233_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call327;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call327;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call327;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call327;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call327;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call327;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call327;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call327;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call327;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call327;
reg    ap_block_pp0_stage0_11001_ignoreCallOp421;
wire   [15:0] grp_simd_MAC_fu_1253_ap_return_0;
wire   [15:0] grp_simd_MAC_fu_1253_ap_return_1;
wire   [15:0] grp_simd_MAC_fu_1253_ap_return_2;
wire   [15:0] grp_simd_MAC_fu_1253_ap_return_3;
reg    grp_simd_MAC_fu_1253_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call344;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call344;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call344;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call344;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call344;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call344;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call344;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call344;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call344;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call344;
reg    ap_block_pp0_stage0_11001_ignoreCallOp422;
wire   [15:0] grp_simd_MAC_fu_1273_ap_return_0;
wire   [15:0] grp_simd_MAC_fu_1273_ap_return_1;
wire   [15:0] grp_simd_MAC_fu_1273_ap_return_2;
wire   [15:0] grp_simd_MAC_fu_1273_ap_return_3;
reg    grp_simd_MAC_fu_1273_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call361;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call361;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call361;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call361;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call361;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call361;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call361;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call361;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call361;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call361;
reg    ap_block_pp0_stage0_11001_ignoreCallOp423;
wire   [15:0] grp_simd_MAC_fu_1293_ap_return_0;
wire   [15:0] grp_simd_MAC_fu_1293_ap_return_1;
wire   [15:0] grp_simd_MAC_fu_1293_ap_return_2;
wire   [15:0] grp_simd_MAC_fu_1293_ap_return_3;
reg    grp_simd_MAC_fu_1293_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call378;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call378;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call378;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call378;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call378;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call378;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call378;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call378;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call378;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call378;
reg    ap_block_pp0_stage0_11001_ignoreCallOp424;
wire   [15:0] grp_simd_MAC_fu_1313_ap_return_0;
wire   [15:0] grp_simd_MAC_fu_1313_ap_return_1;
wire   [15:0] grp_simd_MAC_fu_1313_ap_return_2;
wire   [15:0] grp_simd_MAC_fu_1313_ap_return_3;
reg    grp_simd_MAC_fu_1313_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call395;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call395;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call395;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call395;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call395;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call395;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call395;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call395;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call395;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call395;
reg    ap_block_pp0_stage0_11001_ignoreCallOp425;
wire   [15:0] grp_simd_MAC_fu_1333_ap_return_0;
wire   [15:0] grp_simd_MAC_fu_1333_ap_return_1;
wire   [15:0] grp_simd_MAC_fu_1333_ap_return_2;
wire   [15:0] grp_simd_MAC_fu_1333_ap_return_3;
reg    grp_simd_MAC_fu_1333_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call412;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call412;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call412;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call412;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call412;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call412;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call412;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call412;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call412;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call412;
reg    ap_block_pp0_stage0_11001_ignoreCallOp426;
wire    call_ret33_i_pack_weight_data_fu_1353_ap_ready;
wire   [25:0] call_ret33_i_pack_weight_data_fu_1353_ap_return_0;
wire   [25:0] call_ret33_i_pack_weight_data_fu_1353_ap_return_1;
wire   [25:0] call_ret33_i_pack_weight_data_fu_1353_ap_return_2;
wire   [25:0] call_ret33_i_pack_weight_data_fu_1353_ap_return_3;
wire   [25:0] call_ret33_i_pack_weight_data_fu_1353_ap_return_4;
wire   [25:0] call_ret33_i_pack_weight_data_fu_1353_ap_return_5;
wire   [25:0] call_ret33_i_pack_weight_data_fu_1353_ap_return_6;
wire   [25:0] call_ret33_i_pack_weight_data_fu_1353_ap_return_7;
wire    call_ret34_i_pack_weight_data_fu_1363_ap_ready;
wire   [25:0] call_ret34_i_pack_weight_data_fu_1363_ap_return_0;
wire   [25:0] call_ret34_i_pack_weight_data_fu_1363_ap_return_1;
wire   [25:0] call_ret34_i_pack_weight_data_fu_1363_ap_return_2;
wire   [25:0] call_ret34_i_pack_weight_data_fu_1363_ap_return_3;
wire   [25:0] call_ret34_i_pack_weight_data_fu_1363_ap_return_4;
wire   [25:0] call_ret34_i_pack_weight_data_fu_1363_ap_return_5;
wire   [25:0] call_ret34_i_pack_weight_data_fu_1363_ap_return_6;
wire   [25:0] call_ret34_i_pack_weight_data_fu_1363_ap_return_7;
wire    call_ret35_i_pack_weight_data_fu_1373_ap_ready;
wire   [25:0] call_ret35_i_pack_weight_data_fu_1373_ap_return_0;
wire   [25:0] call_ret35_i_pack_weight_data_fu_1373_ap_return_1;
wire   [25:0] call_ret35_i_pack_weight_data_fu_1373_ap_return_2;
wire   [25:0] call_ret35_i_pack_weight_data_fu_1373_ap_return_3;
wire   [25:0] call_ret35_i_pack_weight_data_fu_1373_ap_return_4;
wire   [25:0] call_ret35_i_pack_weight_data_fu_1373_ap_return_5;
wire   [25:0] call_ret35_i_pack_weight_data_fu_1373_ap_return_6;
wire   [25:0] call_ret35_i_pack_weight_data_fu_1373_ap_return_7;
wire    call_ret36_i_pack_weight_data_fu_1383_ap_ready;
wire   [25:0] call_ret36_i_pack_weight_data_fu_1383_ap_return_0;
wire   [25:0] call_ret36_i_pack_weight_data_fu_1383_ap_return_1;
wire   [25:0] call_ret36_i_pack_weight_data_fu_1383_ap_return_2;
wire   [25:0] call_ret36_i_pack_weight_data_fu_1383_ap_return_3;
wire   [25:0] call_ret36_i_pack_weight_data_fu_1383_ap_return_4;
wire   [25:0] call_ret36_i_pack_weight_data_fu_1383_ap_return_5;
wire   [25:0] call_ret36_i_pack_weight_data_fu_1383_ap_return_6;
wire   [25:0] call_ret36_i_pack_weight_data_fu_1383_ap_return_7;
wire    call_ret37_i_pack_weight_data_fu_1393_ap_ready;
wire   [25:0] call_ret37_i_pack_weight_data_fu_1393_ap_return_0;
wire   [25:0] call_ret37_i_pack_weight_data_fu_1393_ap_return_1;
wire   [25:0] call_ret37_i_pack_weight_data_fu_1393_ap_return_2;
wire   [25:0] call_ret37_i_pack_weight_data_fu_1393_ap_return_3;
wire   [25:0] call_ret37_i_pack_weight_data_fu_1393_ap_return_4;
wire   [25:0] call_ret37_i_pack_weight_data_fu_1393_ap_return_5;
wire   [25:0] call_ret37_i_pack_weight_data_fu_1393_ap_return_6;
wire   [25:0] call_ret37_i_pack_weight_data_fu_1393_ap_return_7;
wire    call_ret38_i_pack_weight_data_fu_1403_ap_ready;
wire   [25:0] call_ret38_i_pack_weight_data_fu_1403_ap_return_0;
wire   [25:0] call_ret38_i_pack_weight_data_fu_1403_ap_return_1;
wire   [25:0] call_ret38_i_pack_weight_data_fu_1403_ap_return_2;
wire   [25:0] call_ret38_i_pack_weight_data_fu_1403_ap_return_3;
wire   [25:0] call_ret38_i_pack_weight_data_fu_1403_ap_return_4;
wire   [25:0] call_ret38_i_pack_weight_data_fu_1403_ap_return_5;
wire   [25:0] call_ret38_i_pack_weight_data_fu_1403_ap_return_6;
wire   [25:0] call_ret38_i_pack_weight_data_fu_1403_ap_return_7;
wire    call_ret39_i_pack_weight_data_fu_1413_ap_ready;
wire   [25:0] call_ret39_i_pack_weight_data_fu_1413_ap_return_0;
wire   [25:0] call_ret39_i_pack_weight_data_fu_1413_ap_return_1;
wire   [25:0] call_ret39_i_pack_weight_data_fu_1413_ap_return_2;
wire   [25:0] call_ret39_i_pack_weight_data_fu_1413_ap_return_3;
wire   [25:0] call_ret39_i_pack_weight_data_fu_1413_ap_return_4;
wire   [25:0] call_ret39_i_pack_weight_data_fu_1413_ap_return_5;
wire   [25:0] call_ret39_i_pack_weight_data_fu_1413_ap_return_6;
wire   [25:0] call_ret39_i_pack_weight_data_fu_1413_ap_return_7;
wire    call_ret40_i_pack_weight_data_fu_1423_ap_ready;
wire   [25:0] call_ret40_i_pack_weight_data_fu_1423_ap_return_0;
wire   [25:0] call_ret40_i_pack_weight_data_fu_1423_ap_return_1;
wire   [25:0] call_ret40_i_pack_weight_data_fu_1423_ap_return_2;
wire   [25:0] call_ret40_i_pack_weight_data_fu_1423_ap_return_3;
wire   [25:0] call_ret40_i_pack_weight_data_fu_1423_ap_return_4;
wire   [25:0] call_ret40_i_pack_weight_data_fu_1423_ap_return_5;
wire   [25:0] call_ret40_i_pack_weight_data_fu_1423_ap_return_6;
wire   [25:0] call_ret40_i_pack_weight_data_fu_1423_ap_return_7;
reg    grp_bn_qurelu_fixed_1_fu_1433_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call0;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call0;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp655;
reg    grp_bn_qurelu_fixed_1_fu_1440_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call1;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call1;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call1;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call1;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call1;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call1;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call1;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call1;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call1;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp656;
reg    grp_bn_qurelu_fixed_1_fu_1447_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call2;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call2;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call2;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call2;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call2;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call2;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call2;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call2;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call2;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call2;
reg    ap_block_pp0_stage0_11001_ignoreCallOp657;
reg    grp_bn_qurelu_fixed_1_fu_1454_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call3;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call3;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call3;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call3;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call3;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call3;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call3;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call3;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call3;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call3;
reg    ap_block_pp0_stage0_11001_ignoreCallOp658;
reg    grp_bn_qurelu_fixed_1_fu_1461_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call4;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call4;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call4;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call4;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call4;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call4;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call4;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call4;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call4;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call4;
reg    ap_block_pp0_stage0_11001_ignoreCallOp659;
reg    grp_bn_qurelu_fixed_1_fu_1468_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call5;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call5;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call5;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call5;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call5;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call5;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call5;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call5;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call5;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp660;
reg    grp_bn_qurelu_fixed_1_fu_1475_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call6;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call6;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call6;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call6;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call6;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call6;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call6;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call6;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call6;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call6;
reg    ap_block_pp0_stage0_11001_ignoreCallOp661;
reg    grp_bn_qurelu_fixed_1_fu_1482_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call7;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call7;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call7;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call7;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call7;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call7;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call7;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call7;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call7;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call7;
reg    ap_block_pp0_stage0_11001_ignoreCallOp662;
reg    grp_bn_qurelu_fixed_1_fu_1489_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call8;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call8;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call8;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call8;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call8;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call8;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call8;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call8;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call8;
reg    ap_block_pp0_stage0_11001_ignoreCallOp663;
reg    grp_bn_qurelu_fixed_1_fu_1496_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call9;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call9;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call9;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call9;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call9;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call9;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call9;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call9;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call9;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call9;
reg    ap_block_pp0_stage0_11001_ignoreCallOp664;
reg    grp_bn_qurelu_fixed_1_fu_1503_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call10;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call10;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call10;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call10;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call10;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call10;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call10;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call10;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call10;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call10;
reg    ap_block_pp0_stage0_11001_ignoreCallOp665;
reg    grp_bn_qurelu_fixed_1_fu_1510_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call11;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call11;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call11;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call11;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call11;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call11;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call11;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call11;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call11;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call11;
reg    ap_block_pp0_stage0_11001_ignoreCallOp666;
reg    grp_bn_qurelu_fixed_1_fu_1517_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call12;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call12;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call12;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call12;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call12;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call12;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call12;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call12;
reg    ap_block_pp0_stage0_11001_ignoreCallOp667;
reg    grp_bn_qurelu_fixed_1_fu_1524_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call13;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call13;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call13;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call13;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call13;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call13;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call13;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call13;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call13;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call13;
reg    ap_block_pp0_stage0_11001_ignoreCallOp668;
reg    grp_bn_qurelu_fixed_1_fu_1531_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call14;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call14;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call14;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call14;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call14;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call14;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call14;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call14;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call14;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call14;
reg    ap_block_pp0_stage0_11001_ignoreCallOp669;
reg    grp_bn_qurelu_fixed_1_fu_1538_ap_ce;
wire    ap_block_state4_pp0_stage0_iter0_ignore_call15;
wire    ap_block_state5_pp0_stage0_iter1_ignore_call15;
reg    ap_block_state6_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state7_pp0_stage0_iter3_ignore_call15;
wire    ap_block_state8_pp0_stage0_iter4_ignore_call15;
wire    ap_block_state9_pp0_stage0_iter5_ignore_call15;
wire    ap_block_state10_pp0_stage0_iter6_ignore_call15;
wire    ap_block_state11_pp0_stage0_iter7_ignore_call15;
wire    ap_block_state12_pp0_stage0_iter8_ignore_call15;
reg    ap_block_state13_pp0_stage0_iter9_ignore_call15;
reg    ap_block_pp0_stage0_11001_ignoreCallOp670;
wire   [11:0] zext_ln393_fu_3648_p1;
wire   [11:0] zext_ln393_6_fu_3658_p1;
wire   [20:0] sext_ln393_fu_3653_p1;
wire   [11:0] zext_ln393_7_fu_3663_p1;
wire   [11:0] zext_ln393_8_fu_3668_p1;
wire   [11:0] zext_ln393_9_fu_3678_p1;
wire   [20:0] sext_ln393_11_fu_3673_p1;
wire   [11:0] zext_ln393_10_fu_3683_p1;
wire   [11:0] zext_ln393_11_fu_3693_p1;
wire   [20:0] sext_ln393_12_fu_3688_p1;
wire   [63:0] zext_ln458_fu_1576_p1;
wire   [63:0] zext_ln458_3_fu_1835_p1;
wire   [63:0] zext_ln404_10_fu_1909_p1;
reg   [16:0] firPartialRes0_V_0_3_fu_268;
wire   [16:0] select_ln398_24_fu_2850_p3;
reg   [16:0] firPartialRes0_V_1_3_fu_272;
wire   [16:0] select_ln398_28_fu_2938_p3;
reg   [16:0] firPartialRes0_V_2_3_fu_276;
wire   [16:0] select_ln398_32_fu_3026_p3;
reg   [16:0] firPartialRes0_V_3_3_fu_280;
wire   [16:0] select_ln398_36_fu_3114_p3;
reg   [16:0] firPartialRes0_V_4_3_fu_284;
wire   [16:0] select_ln398_40_fu_3202_p3;
reg   [16:0] firPartialRes0_V_5_3_fu_288;
wire   [16:0] select_ln398_44_fu_3290_p3;
reg   [16:0] firPartialRes0_V_6_3_fu_292;
wire   [16:0] select_ln398_48_fu_3378_p3;
reg   [16:0] firPartialRes0_V_7_3_fu_296;
wire   [16:0] select_ln398_52_fu_3466_p3;
reg   [16:0] firPartialRes1_0_V_3_fu_300;
wire   [16:0] firPartialRes1_0_V_fu_2858_p3;
reg   [16:0] firPartialRes1_1_V_3_fu_304;
wire   [16:0] firPartialRes1_1_V_fu_2946_p3;
reg   [16:0] firPartialRes1_2_V_2_fu_308;
wire   [16:0] firPartialRes1_2_V_fu_3034_p3;
reg   [16:0] firPartialRes1_3_V_2_fu_312;
wire   [16:0] firPartialRes1_3_V_fu_3122_p3;
reg   [16:0] firPartialRes1_4_V_1_fu_316;
wire   [16:0] firPartialRes1_4_V_fu_3210_p3;
reg   [16:0] firPartialRes1_5_V_1_fu_320;
wire   [16:0] firPartialRes1_5_V_fu_3298_p3;
reg   [16:0] firPartialRes1_6_V_1_fu_324;
wire   [16:0] firPartialRes1_6_V_fu_3386_p3;
reg   [16:0] firPartialRes1_7_V_1_fu_328;
wire   [16:0] firPartialRes1_7_V_fu_3474_p3;
reg   [16:0] outPartialArr0_0_V_3_fu_332;
reg   [16:0] outPartialArr0_1_V_3_fu_336;
reg   [16:0] outPartialArr0_2_V_2_fu_340;
reg   [16:0] outPartialArr0_3_V_2_fu_344;
reg   [16:0] outPartialArr0_4_V_1_fu_348;
reg   [16:0] outPartialArr0_5_V_1_fu_352;
reg   [16:0] outPartialArr0_6_V_1_fu_356;
reg   [16:0] outPartialArr0_7_V_1_fu_360;
reg   [16:0] outPartialArr1_V_0_3_fu_364;
reg   [16:0] outPartialArr1_V_1_3_fu_368;
reg   [16:0] outPartialArr1_V_2_3_fu_372;
reg   [16:0] outPartialArr1_V_3_3_fu_376;
reg   [16:0] outPartialArr1_V_4_3_fu_380;
reg   [16:0] outPartialArr1_V_5_3_fu_384;
reg   [16:0] outPartialArr1_V_6_3_fu_388;
reg   [16:0] outPartialArr1_V_7_3_fu_392;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] shl_ln392_fu_1545_p2;
wire   [31:0] shl_ln392_3_fu_1551_p2;
wire   [12:0] grp_fu_1566_p0;
wire   [31:0] grp_fu_1566_p1;
wire   [0:0] icmp_ln395_fu_1627_p2;
wire   [0:0] icmp_ln394_fu_1639_p2;
wire   [3:0] select_ln393_fu_1613_p3;
wire   [0:0] xor_ln393_3_fu_1667_p2;
wire   [0:0] and_ln393_9_fu_1633_p2;
wire   [0:0] or_ln399_fu_1693_p2;
wire   [0:0] or_ln399_3_fu_1699_p2;
wire   [9:0] add_ln394_3_fu_1719_p2;
wire   [12:0] add_ln393_3_fu_1733_p2;
wire   [6:0] shl_ln7_fu_1747_p3;
wire   [4:0] shl_ln404_6_fu_1758_p3;
wire   [7:0] zext_ln404_fu_1754_p1;
wire   [7:0] zext_ln404_7_fu_1765_p1;
wire   [7:0] sub_ln404_fu_1769_p2;
wire   [0:0] icmp_ln399_fu_1782_p2;
wire   [6:0] shl_ln404_mid1_fu_1800_p3;
wire   [4:0] shl_ln404_6_mid1_fu_1811_p3;
wire   [7:0] zext_ln404_8_fu_1807_p1;
wire   [7:0] zext_ln404_9_fu_1818_p1;
wire   [7:0] sub_ln404_3_fu_1822_p2;
wire   [7:0] select_ln393_47_fu_1775_p3;
wire   [0:0] and_ln393_fu_1788_p2;
wire   [6:0] select_ln393_64_fu_1793_p3;
wire   [6:0] w_fu_1859_p2;
wire   [0:0] icmp_ln399_5_fu_1865_p2;
wire   [0:0] and_ln393_11_fu_1854_p2;
wire   [0:0] icmp_ln399_6_fu_1888_p2;
wire   [0:0] select_ln399_3_fu_1871_p3;
wire   [7:0] select_ln393_65_fu_1828_p3;
wire   [7:0] zext_ln395_fu_1885_p1;
wire   [7:0] add_ln404_fu_1899_p2;
wire  signed [31:0] sext_ln404_fu_1905_p1;
wire   [20:0] select_ln393_48_fu_1937_p3;
wire   [10:0] select_ln393_49_fu_1943_p3;
wire   [19:0] select_ln393_50_fu_1949_p3;
wire   [10:0] select_ln393_51_fu_1955_p3;
wire   [20:0] select_ln393_52_fu_1961_p3;
wire   [10:0] select_ln393_53_fu_1967_p3;
wire   [20:0] select_ln393_54_fu_1973_p3;
wire   [10:0] select_ln393_55_fu_1979_p3;
wire   [19:0] select_ln393_56_fu_1985_p3;
wire   [10:0] select_ln393_57_fu_1991_p3;
wire   [20:0] select_ln393_58_fu_1997_p3;
wire   [10:0] select_ln393_59_fu_2003_p3;
wire   [11:0] select_ln393_60_fu_2009_p3;
wire   [20:0] select_ln393_61_fu_2015_p3;
wire   [19:0] select_ln393_62_fu_2021_p3;
wire   [9:0] select_ln393_63_fu_2027_p3;
wire  signed [16:0] firPartialRes0_0_V_fu_2808_p1;
wire  signed [16:0] sext_ln68_109_fu_2812_p1;
wire   [0:0] o_clear_fu_2779_p2;
wire   [16:0] select_ln398_fu_2828_p3;
wire  signed [16:0] sext_ln68_107_fu_2804_p1;
wire   [16:0] firPartialRes0_0_V_3_fu_2816_p2;
wire   [16:0] add_ln700_fu_2822_p2;
wire   [16:0] select_ln398_23_fu_2842_p3;
wire  signed [16:0] sext_ln68_fu_2800_p1;
wire  signed [16:0] firPartialRes0_1_V_fu_2896_p1;
wire  signed [16:0] sext_ln68_113_fu_2900_p1;
wire   [16:0] select_ln398_26_fu_2916_p3;
wire  signed [16:0] sext_ln68_111_fu_2892_p1;
wire   [16:0] firPartialRes0_1_V_3_fu_2904_p2;
wire   [16:0] add_ln700_113_fu_2910_p2;
wire   [16:0] select_ln398_27_fu_2930_p3;
wire  signed [16:0] sext_ln68_110_fu_2888_p1;
wire  signed [16:0] firPartialRes0_2_V_fu_2984_p1;
wire  signed [16:0] sext_ln68_117_fu_2988_p1;
wire   [16:0] select_ln398_30_fu_3004_p3;
wire  signed [16:0] sext_ln68_115_fu_2980_p1;
wire   [16:0] firPartialRes0_2_V_2_fu_2992_p2;
wire   [16:0] add_ln700_115_fu_2998_p2;
wire   [16:0] select_ln398_31_fu_3018_p3;
wire  signed [16:0] sext_ln68_114_fu_2976_p1;
wire  signed [16:0] firPartialRes0_3_V_fu_3072_p1;
wire  signed [16:0] sext_ln68_121_fu_3076_p1;
wire   [16:0] select_ln398_34_fu_3092_p3;
wire  signed [16:0] sext_ln68_119_fu_3068_p1;
wire   [16:0] firPartialRes0_3_V_2_fu_3080_p2;
wire   [16:0] add_ln700_117_fu_3086_p2;
wire   [16:0] select_ln398_35_fu_3106_p3;
wire  signed [16:0] sext_ln68_118_fu_3064_p1;
wire  signed [16:0] firPartialRes0_4_V_fu_3160_p1;
wire  signed [16:0] sext_ln68_125_fu_3164_p1;
wire   [16:0] select_ln398_38_fu_3180_p3;
wire  signed [16:0] sext_ln68_123_fu_3156_p1;
wire   [16:0] firPartialRes0_4_V_1_fu_3168_p2;
wire   [16:0] add_ln700_119_fu_3174_p2;
wire   [16:0] select_ln398_39_fu_3194_p3;
wire  signed [16:0] sext_ln68_122_fu_3152_p1;
wire  signed [16:0] firPartialRes0_5_V_fu_3248_p1;
wire  signed [16:0] sext_ln68_129_fu_3252_p1;
wire   [16:0] select_ln398_42_fu_3268_p3;
wire  signed [16:0] sext_ln68_127_fu_3244_p1;
wire   [16:0] firPartialRes0_5_V_1_fu_3256_p2;
wire   [16:0] add_ln700_121_fu_3262_p2;
wire   [16:0] select_ln398_43_fu_3282_p3;
wire  signed [16:0] sext_ln68_126_fu_3240_p1;
wire  signed [16:0] firPartialRes0_6_V_fu_3336_p1;
wire  signed [16:0] sext_ln68_133_fu_3340_p1;
wire   [16:0] select_ln398_46_fu_3356_p3;
wire  signed [16:0] sext_ln68_131_fu_3332_p1;
wire   [16:0] firPartialRes0_6_V_1_fu_3344_p2;
wire   [16:0] add_ln700_123_fu_3350_p2;
wire   [16:0] select_ln398_47_fu_3370_p3;
wire  signed [16:0] sext_ln68_130_fu_3328_p1;
wire  signed [16:0] firPartialRes0_7_V_fu_3424_p1;
wire  signed [16:0] sext_ln68_137_fu_3428_p1;
wire   [16:0] select_ln398_50_fu_3444_p3;
wire  signed [16:0] sext_ln68_135_fu_3420_p1;
wire   [16:0] firPartialRes0_7_V_1_fu_3432_p2;
wire   [16:0] add_ln700_125_fu_3438_p2;
wire   [16:0] select_ln398_51_fu_3458_p3;
wire  signed [16:0] sext_ln68_134_fu_3416_p1;
wire    ap_CS_fsm_state14;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [43:0] grp_fu_1566_p10;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

convDSPOpt_4_convbRq #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_inc_new_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_inc_new_V_0_address0),
    .ce0(conv_2_inc_new_V_0_ce0),
    .q0(conv_2_inc_new_V_0_q0),
    .address1(conv_2_inc_new_V_0_address1),
    .ce1(conv_2_inc_new_V_0_ce1),
    .q1(conv_2_inc_new_V_0_q1)
);

convDSPOpt_4_convbSr #(
    .DataWidth( 21 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_bias_new_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_new_V_0_address0),
    .ce0(conv_2_bias_new_V_0_ce0),
    .q0(conv_2_bias_new_V_0_q0),
    .address1(conv_2_bias_new_V_0_address1),
    .ce1(conv_2_bias_new_V_0_ce1),
    .q1(conv_2_bias_new_V_0_q1)
);

convDSPOpt_4_convbTr #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_inc_new_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_inc_new_V_1_address0),
    .ce0(conv_2_inc_new_V_1_ce0),
    .q0(conv_2_inc_new_V_1_q0),
    .address1(conv_2_inc_new_V_1_address1),
    .ce1(conv_2_inc_new_V_1_ce1),
    .q1(conv_2_inc_new_V_1_q1)
);

convDSPOpt_4_convbUr #(
    .DataWidth( 20 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_bias_new_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_new_V_1_address0),
    .ce0(conv_2_bias_new_V_1_ce0),
    .q0(conv_2_bias_new_V_1_q0),
    .address1(conv_2_bias_new_V_1_address1),
    .ce1(conv_2_bias_new_V_1_ce1),
    .q1(conv_2_bias_new_V_1_q1)
);

convDSPOpt_4_convbVr #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_inc_new_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_inc_new_V_2_address0),
    .ce0(conv_2_inc_new_V_2_ce0),
    .q0(conv_2_inc_new_V_2_q0),
    .address1(conv_2_inc_new_V_2_address1),
    .ce1(conv_2_inc_new_V_2_ce1),
    .q1(conv_2_inc_new_V_2_q1)
);

convDSPOpt_4_convbWr #(
    .DataWidth( 21 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_bias_new_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_new_V_2_address0),
    .ce0(conv_2_bias_new_V_2_ce0),
    .q0(conv_2_bias_new_V_2_q0),
    .address1(conv_2_bias_new_V_2_address1),
    .ce1(conv_2_bias_new_V_2_ce1),
    .q1(conv_2_bias_new_V_2_q1)
);

convDSPOpt_4_convbXr #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_inc_new_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_inc_new_V_3_address0),
    .ce0(conv_2_inc_new_V_3_ce0),
    .q0(conv_2_inc_new_V_3_q0),
    .address1(conv_2_inc_new_V_3_address1),
    .ce1(conv_2_inc_new_V_3_ce1),
    .q1(conv_2_inc_new_V_3_q1)
);

convDSPOpt_4_convbYs #(
    .DataWidth( 21 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_bias_new_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_new_V_3_address0),
    .ce0(conv_2_bias_new_V_3_ce0),
    .q0(conv_2_bias_new_V_3_q0),
    .address1(conv_2_bias_new_V_3_address1),
    .ce1(conv_2_bias_new_V_3_ce1),
    .q1(conv_2_bias_new_V_3_q1)
);

convDSPOpt_4_convbZs #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_inc_new_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_inc_new_V_4_address0),
    .ce0(conv_2_inc_new_V_4_ce0),
    .q0(conv_2_inc_new_V_4_q0),
    .address1(conv_2_inc_new_V_4_address1),
    .ce1(conv_2_inc_new_V_4_ce1),
    .q1(conv_2_inc_new_V_4_q1)
);

convDSPOpt_4_convb0s #(
    .DataWidth( 20 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_bias_new_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_new_V_4_address0),
    .ce0(conv_2_bias_new_V_4_ce0),
    .q0(conv_2_bias_new_V_4_q0),
    .address1(conv_2_bias_new_V_4_address1),
    .ce1(conv_2_bias_new_V_4_ce1),
    .q1(conv_2_bias_new_V_4_q1)
);

convDSPOpt_4_convb1s #(
    .DataWidth( 11 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_inc_new_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_inc_new_V_5_address0),
    .ce0(conv_2_inc_new_V_5_ce0),
    .q0(conv_2_inc_new_V_5_q0),
    .address1(conv_2_inc_new_V_5_address1),
    .ce1(conv_2_inc_new_V_5_ce1),
    .q1(conv_2_inc_new_V_5_q1)
);

convDSPOpt_4_convb2s #(
    .DataWidth( 21 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_bias_new_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_new_V_5_address0),
    .ce0(conv_2_bias_new_V_5_ce0),
    .q0(conv_2_bias_new_V_5_q0),
    .address1(conv_2_bias_new_V_5_address1),
    .ce1(conv_2_bias_new_V_5_ce1),
    .q1(conv_2_bias_new_V_5_q1)
);

convDSPOpt_4_convb3s #(
    .DataWidth( 12 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_inc_new_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_inc_new_V_6_address0),
    .ce0(conv_2_inc_new_V_6_ce0),
    .q0(conv_2_inc_new_V_6_q0),
    .address1(conv_2_inc_new_V_6_address1),
    .ce1(conv_2_inc_new_V_6_ce1),
    .q1(conv_2_inc_new_V_6_q1)
);

convDSPOpt_4_convb4t #(
    .DataWidth( 21 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_bias_new_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_new_V_6_address0),
    .ce0(conv_2_bias_new_V_6_ce0),
    .q0(conv_2_bias_new_V_6_q0),
    .address1(conv_2_bias_new_V_6_address1),
    .ce1(conv_2_bias_new_V_6_ce1),
    .q1(conv_2_bias_new_V_6_q1)
);

convDSPOpt_4_convb5t #(
    .DataWidth( 10 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_inc_new_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_inc_new_V_7_address0),
    .ce0(conv_2_inc_new_V_7_ce0),
    .q0(conv_2_inc_new_V_7_q0),
    .address1(conv_2_inc_new_V_7_address1),
    .ce1(conv_2_inc_new_V_7_ce1),
    .q1(conv_2_inc_new_V_7_q1)
);

convDSPOpt_4_convb6t #(
    .DataWidth( 20 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
conv_2_bias_new_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_bias_new_V_7_address0),
    .ce0(conv_2_bias_new_V_7_ce0),
    .q0(conv_2_bias_new_V_7_q0),
    .address1(conv_2_bias_new_V_7_address1),
    .ce1(conv_2_bias_new_V_7_ce1),
    .q1(conv_2_bias_new_V_7_q1)
);

convDSPOpt_4_convb7t #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_0_2_address0),
    .ce0(conv_2_w_new_V_0_2_ce0),
    .q0(conv_2_w_new_V_0_2_q0)
);

convDSPOpt_4_convb8t #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_0_1_address0),
    .ce0(conv_2_w_new_V_0_1_ce0),
    .q0(conv_2_w_new_V_0_1_q0)
);

convDSPOpt_4_convb9t #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_0_0_address0),
    .ce0(conv_2_w_new_V_0_0_ce0),
    .q0(conv_2_w_new_V_0_0_q0)
);

convDSPOpt_4_convcau #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_1_2_address0),
    .ce0(conv_2_w_new_V_1_2_ce0),
    .q0(conv_2_w_new_V_1_2_q0)
);

convDSPOpt_4_convcbu #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_1_1_address0),
    .ce0(conv_2_w_new_V_1_1_ce0),
    .q0(conv_2_w_new_V_1_1_q0)
);

convDSPOpt_4_convccu #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_1_0_address0),
    .ce0(conv_2_w_new_V_1_0_ce0),
    .q0(conv_2_w_new_V_1_0_q0)
);

convDSPOpt_4_convcdu #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_2_2_address0),
    .ce0(conv_2_w_new_V_2_2_ce0),
    .q0(conv_2_w_new_V_2_2_q0)
);

convDSPOpt_4_convceu #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_2_1_address0),
    .ce0(conv_2_w_new_V_2_1_ce0),
    .q0(conv_2_w_new_V_2_1_q0)
);

convDSPOpt_4_convcfu #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_2_0_address0),
    .ce0(conv_2_w_new_V_2_0_ce0),
    .q0(conv_2_w_new_V_2_0_q0)
);

convDSPOpt_4_convcgu #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_3_2_address0),
    .ce0(conv_2_w_new_V_3_2_ce0),
    .q0(conv_2_w_new_V_3_2_q0)
);

convDSPOpt_4_convchv #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_3_1_address0),
    .ce0(conv_2_w_new_V_3_1_ce0),
    .q0(conv_2_w_new_V_3_1_q0)
);

convDSPOpt_4_convciv #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_3_0_address0),
    .ce0(conv_2_w_new_V_3_0_ce0),
    .q0(conv_2_w_new_V_3_0_q0)
);

convDSPOpt_4_convcjv #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_4_2_address0),
    .ce0(conv_2_w_new_V_4_2_ce0),
    .q0(conv_2_w_new_V_4_2_q0)
);

convDSPOpt_4_convckv #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_4_1_address0),
    .ce0(conv_2_w_new_V_4_1_ce0),
    .q0(conv_2_w_new_V_4_1_q0)
);

convDSPOpt_4_convclv #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_4_0_address0),
    .ce0(conv_2_w_new_V_4_0_ce0),
    .q0(conv_2_w_new_V_4_0_q0)
);

convDSPOpt_4_convcmv #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_5_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_5_2_address0),
    .ce0(conv_2_w_new_V_5_2_ce0),
    .q0(conv_2_w_new_V_5_2_q0)
);

convDSPOpt_4_convcnw #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_5_1_address0),
    .ce0(conv_2_w_new_V_5_1_ce0),
    .q0(conv_2_w_new_V_5_1_q0)
);

convDSPOpt_4_convcow #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_5_0_address0),
    .ce0(conv_2_w_new_V_5_0_ce0),
    .q0(conv_2_w_new_V_5_0_q0)
);

convDSPOpt_4_convcpw #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_6_2_address0),
    .ce0(conv_2_w_new_V_6_2_ce0),
    .q0(conv_2_w_new_V_6_2_q0)
);

convDSPOpt_4_convcqw #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_6_1_address0),
    .ce0(conv_2_w_new_V_6_1_ce0),
    .q0(conv_2_w_new_V_6_1_q0)
);

convDSPOpt_4_convcrw #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_6_0_address0),
    .ce0(conv_2_w_new_V_6_0_ce0),
    .q0(conv_2_w_new_V_6_0_q0)
);

convDSPOpt_4_convcsw #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_7_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_7_2_address0),
    .ce0(conv_2_w_new_V_7_2_ce0),
    .q0(conv_2_w_new_V_7_2_q0)
);

convDSPOpt_4_convctx #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_7_1_address0),
    .ce0(conv_2_w_new_V_7_1_ce0),
    .q0(conv_2_w_new_V_7_1_q0)
);

convDSPOpt_4_convcux #(
    .DataWidth( 32 ),
    .AddressRange( 96 ),
    .AddressWidth( 7 ))
conv_2_w_new_V_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_2_w_new_V_7_0_address0),
    .ce0(conv_2_w_new_V_7_0_ce0),
    .q0(conv_2_w_new_V_7_0_q0)
);

simd_MAC grp_simd_MAC_fu_1193(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_0_0_V_reg_4577),
    .wpack_1_V_read(wpacks_0_1_V_reg_4582),
    .wpack_2_V_read(wpacks_0_2_V_reg_4587),
    .wpack_3_V_read(wpacks_0_3_V_reg_4592),
    .wpack_4_V_read(wpacks_0_4_V_reg_4597),
    .wpack_5_V_read(wpacks_0_5_V_reg_4602),
    .wpack_6_V_read(wpacks_0_6_V_reg_4607),
    .wpack_7_V_read(wpacks_0_7_V_reg_4612),
    .ipack_0_V_read(ipack_0_V_fu_2555_p4),
    .ipack_1_V_read(ipack_1_V_fu_2571_p4),
    .ipack_2_V_read(ipack_2_V_fu_2587_p4),
    .ipack_3_V_read(ipack_3_V_fu_2603_p4),
    .ipack_4_V_read(ipack_4_V_fu_2619_p4),
    .ipack_5_V_read(ipack_5_V_fu_2635_p4),
    .ipack_6_V_read(ipack_6_V_fu_2651_p4),
    .ipack_7_V_read(ipack_7_V_fu_2667_p4),
    .ap_return_0(grp_simd_MAC_fu_1193_ap_return_0),
    .ap_return_1(grp_simd_MAC_fu_1193_ap_return_1),
    .ap_return_2(grp_simd_MAC_fu_1193_ap_return_2),
    .ap_return_3(grp_simd_MAC_fu_1193_ap_return_3),
    .ap_ce(grp_simd_MAC_fu_1193_ap_ce)
);

simd_MAC grp_simd_MAC_fu_1213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_1_0_V_reg_4617),
    .wpack_1_V_read(wpacks_1_1_V_reg_4622),
    .wpack_2_V_read(wpacks_1_2_V_reg_4627),
    .wpack_3_V_read(wpacks_1_3_V_reg_4632),
    .wpack_4_V_read(wpacks_1_4_V_reg_4637),
    .wpack_5_V_read(wpacks_1_5_V_reg_4642),
    .wpack_6_V_read(wpacks_1_6_V_reg_4647),
    .wpack_7_V_read(wpacks_1_7_V_reg_4652),
    .ipack_0_V_read(ipack_0_V_fu_2555_p4),
    .ipack_1_V_read(ipack_1_V_fu_2571_p4),
    .ipack_2_V_read(ipack_2_V_fu_2587_p4),
    .ipack_3_V_read(ipack_3_V_fu_2603_p4),
    .ipack_4_V_read(ipack_4_V_fu_2619_p4),
    .ipack_5_V_read(ipack_5_V_fu_2635_p4),
    .ipack_6_V_read(ipack_6_V_fu_2651_p4),
    .ipack_7_V_read(ipack_7_V_fu_2667_p4),
    .ap_return_0(grp_simd_MAC_fu_1213_ap_return_0),
    .ap_return_1(grp_simd_MAC_fu_1213_ap_return_1),
    .ap_return_2(grp_simd_MAC_fu_1213_ap_return_2),
    .ap_return_3(grp_simd_MAC_fu_1213_ap_return_3),
    .ap_ce(grp_simd_MAC_fu_1213_ap_ce)
);

simd_MAC grp_simd_MAC_fu_1233(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_2_0_V_reg_4657),
    .wpack_1_V_read(wpacks_2_1_V_reg_4662),
    .wpack_2_V_read(wpacks_2_2_V_reg_4667),
    .wpack_3_V_read(wpacks_2_3_V_reg_4672),
    .wpack_4_V_read(wpacks_2_4_V_reg_4677),
    .wpack_5_V_read(wpacks_2_5_V_reg_4682),
    .wpack_6_V_read(wpacks_2_6_V_reg_4687),
    .wpack_7_V_read(wpacks_2_7_V_reg_4692),
    .ipack_0_V_read(ipack_0_V_fu_2555_p4),
    .ipack_1_V_read(ipack_1_V_fu_2571_p4),
    .ipack_2_V_read(ipack_2_V_fu_2587_p4),
    .ipack_3_V_read(ipack_3_V_fu_2603_p4),
    .ipack_4_V_read(ipack_4_V_fu_2619_p4),
    .ipack_5_V_read(ipack_5_V_fu_2635_p4),
    .ipack_6_V_read(ipack_6_V_fu_2651_p4),
    .ipack_7_V_read(ipack_7_V_fu_2667_p4),
    .ap_return_0(grp_simd_MAC_fu_1233_ap_return_0),
    .ap_return_1(grp_simd_MAC_fu_1233_ap_return_1),
    .ap_return_2(grp_simd_MAC_fu_1233_ap_return_2),
    .ap_return_3(grp_simd_MAC_fu_1233_ap_return_3),
    .ap_ce(grp_simd_MAC_fu_1233_ap_ce)
);

simd_MAC grp_simd_MAC_fu_1253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_3_0_V_reg_4697),
    .wpack_1_V_read(wpacks_3_1_V_reg_4702),
    .wpack_2_V_read(wpacks_3_2_V_reg_4707),
    .wpack_3_V_read(wpacks_3_3_V_reg_4712),
    .wpack_4_V_read(wpacks_3_4_V_reg_4717),
    .wpack_5_V_read(wpacks_3_5_V_reg_4722),
    .wpack_6_V_read(wpacks_3_6_V_reg_4727),
    .wpack_7_V_read(wpacks_3_7_V_reg_4732),
    .ipack_0_V_read(ipack_0_V_fu_2555_p4),
    .ipack_1_V_read(ipack_1_V_fu_2571_p4),
    .ipack_2_V_read(ipack_2_V_fu_2587_p4),
    .ipack_3_V_read(ipack_3_V_fu_2603_p4),
    .ipack_4_V_read(ipack_4_V_fu_2619_p4),
    .ipack_5_V_read(ipack_5_V_fu_2635_p4),
    .ipack_6_V_read(ipack_6_V_fu_2651_p4),
    .ipack_7_V_read(ipack_7_V_fu_2667_p4),
    .ap_return_0(grp_simd_MAC_fu_1253_ap_return_0),
    .ap_return_1(grp_simd_MAC_fu_1253_ap_return_1),
    .ap_return_2(grp_simd_MAC_fu_1253_ap_return_2),
    .ap_return_3(grp_simd_MAC_fu_1253_ap_return_3),
    .ap_ce(grp_simd_MAC_fu_1253_ap_ce)
);

simd_MAC grp_simd_MAC_fu_1273(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_4_0_V_reg_4737),
    .wpack_1_V_read(wpacks_4_1_V_reg_4742),
    .wpack_2_V_read(wpacks_4_2_V_reg_4747),
    .wpack_3_V_read(wpacks_4_3_V_reg_4752),
    .wpack_4_V_read(wpacks_4_4_V_reg_4757),
    .wpack_5_V_read(wpacks_4_5_V_reg_4762),
    .wpack_6_V_read(wpacks_4_6_V_reg_4767),
    .wpack_7_V_read(wpacks_4_7_V_reg_4772),
    .ipack_0_V_read(ipack_0_V_fu_2555_p4),
    .ipack_1_V_read(ipack_1_V_fu_2571_p4),
    .ipack_2_V_read(ipack_2_V_fu_2587_p4),
    .ipack_3_V_read(ipack_3_V_fu_2603_p4),
    .ipack_4_V_read(ipack_4_V_fu_2619_p4),
    .ipack_5_V_read(ipack_5_V_fu_2635_p4),
    .ipack_6_V_read(ipack_6_V_fu_2651_p4),
    .ipack_7_V_read(ipack_7_V_fu_2667_p4),
    .ap_return_0(grp_simd_MAC_fu_1273_ap_return_0),
    .ap_return_1(grp_simd_MAC_fu_1273_ap_return_1),
    .ap_return_2(grp_simd_MAC_fu_1273_ap_return_2),
    .ap_return_3(grp_simd_MAC_fu_1273_ap_return_3),
    .ap_ce(grp_simd_MAC_fu_1273_ap_ce)
);

simd_MAC grp_simd_MAC_fu_1293(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_5_0_V_reg_4777),
    .wpack_1_V_read(wpacks_5_1_V_reg_4782),
    .wpack_2_V_read(wpacks_5_2_V_reg_4787),
    .wpack_3_V_read(wpacks_5_3_V_reg_4792),
    .wpack_4_V_read(wpacks_5_4_V_reg_4797),
    .wpack_5_V_read(wpacks_5_5_V_reg_4802),
    .wpack_6_V_read(wpacks_5_6_V_reg_4807),
    .wpack_7_V_read(wpacks_5_7_V_reg_4812),
    .ipack_0_V_read(ipack_0_V_fu_2555_p4),
    .ipack_1_V_read(ipack_1_V_fu_2571_p4),
    .ipack_2_V_read(ipack_2_V_fu_2587_p4),
    .ipack_3_V_read(ipack_3_V_fu_2603_p4),
    .ipack_4_V_read(ipack_4_V_fu_2619_p4),
    .ipack_5_V_read(ipack_5_V_fu_2635_p4),
    .ipack_6_V_read(ipack_6_V_fu_2651_p4),
    .ipack_7_V_read(ipack_7_V_fu_2667_p4),
    .ap_return_0(grp_simd_MAC_fu_1293_ap_return_0),
    .ap_return_1(grp_simd_MAC_fu_1293_ap_return_1),
    .ap_return_2(grp_simd_MAC_fu_1293_ap_return_2),
    .ap_return_3(grp_simd_MAC_fu_1293_ap_return_3),
    .ap_ce(grp_simd_MAC_fu_1293_ap_ce)
);

simd_MAC grp_simd_MAC_fu_1313(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_6_0_V_reg_4817),
    .wpack_1_V_read(wpacks_6_1_V_reg_4822),
    .wpack_2_V_read(wpacks_6_2_V_reg_4827),
    .wpack_3_V_read(wpacks_6_3_V_reg_4832),
    .wpack_4_V_read(wpacks_6_4_V_reg_4837),
    .wpack_5_V_read(wpacks_6_5_V_reg_4842),
    .wpack_6_V_read(wpacks_6_6_V_reg_4847),
    .wpack_7_V_read(wpacks_6_7_V_reg_4852),
    .ipack_0_V_read(ipack_0_V_fu_2555_p4),
    .ipack_1_V_read(ipack_1_V_fu_2571_p4),
    .ipack_2_V_read(ipack_2_V_fu_2587_p4),
    .ipack_3_V_read(ipack_3_V_fu_2603_p4),
    .ipack_4_V_read(ipack_4_V_fu_2619_p4),
    .ipack_5_V_read(ipack_5_V_fu_2635_p4),
    .ipack_6_V_read(ipack_6_V_fu_2651_p4),
    .ipack_7_V_read(ipack_7_V_fu_2667_p4),
    .ap_return_0(grp_simd_MAC_fu_1313_ap_return_0),
    .ap_return_1(grp_simd_MAC_fu_1313_ap_return_1),
    .ap_return_2(grp_simd_MAC_fu_1313_ap_return_2),
    .ap_return_3(grp_simd_MAC_fu_1313_ap_return_3),
    .ap_ce(grp_simd_MAC_fu_1313_ap_ce)
);

simd_MAC grp_simd_MAC_fu_1333(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_7_0_V_reg_4857),
    .wpack_1_V_read(wpacks_7_1_V_reg_4862),
    .wpack_2_V_read(wpacks_7_2_V_reg_4867),
    .wpack_3_V_read(wpacks_7_3_V_reg_4872),
    .wpack_4_V_read(wpacks_7_4_V_reg_4877),
    .wpack_5_V_read(wpacks_7_5_V_reg_4882),
    .wpack_6_V_read(wpacks_7_6_V_reg_4887),
    .wpack_7_V_read(wpacks_7_7_V_reg_4892),
    .ipack_0_V_read(ipack_0_V_fu_2555_p4),
    .ipack_1_V_read(ipack_1_V_fu_2571_p4),
    .ipack_2_V_read(ipack_2_V_fu_2587_p4),
    .ipack_3_V_read(ipack_3_V_fu_2603_p4),
    .ipack_4_V_read(ipack_4_V_fu_2619_p4),
    .ipack_5_V_read(ipack_5_V_fu_2635_p4),
    .ipack_6_V_read(ipack_6_V_fu_2651_p4),
    .ipack_7_V_read(ipack_7_V_fu_2667_p4),
    .ap_return_0(grp_simd_MAC_fu_1333_ap_return_0),
    .ap_return_1(grp_simd_MAC_fu_1333_ap_return_1),
    .ap_return_2(grp_simd_MAC_fu_1333_ap_return_2),
    .ap_return_3(grp_simd_MAC_fu_1333_ap_return_3),
    .ap_ce(grp_simd_MAC_fu_1333_ap_ce)
);

pack_weight_data call_ret33_i_pack_weight_data_fu_1353(
    .ap_ready(call_ret33_i_pack_weight_data_fu_1353_ap_ready),
    .w2_V(conv_2_w_new_V_0_2_q0),
    .w1_V(conv_2_w_new_V_0_1_q0),
    .w0_V(conv_2_w_new_V_0_0_q0),
    .ap_return_0(call_ret33_i_pack_weight_data_fu_1353_ap_return_0),
    .ap_return_1(call_ret33_i_pack_weight_data_fu_1353_ap_return_1),
    .ap_return_2(call_ret33_i_pack_weight_data_fu_1353_ap_return_2),
    .ap_return_3(call_ret33_i_pack_weight_data_fu_1353_ap_return_3),
    .ap_return_4(call_ret33_i_pack_weight_data_fu_1353_ap_return_4),
    .ap_return_5(call_ret33_i_pack_weight_data_fu_1353_ap_return_5),
    .ap_return_6(call_ret33_i_pack_weight_data_fu_1353_ap_return_6),
    .ap_return_7(call_ret33_i_pack_weight_data_fu_1353_ap_return_7)
);

pack_weight_data call_ret34_i_pack_weight_data_fu_1363(
    .ap_ready(call_ret34_i_pack_weight_data_fu_1363_ap_ready),
    .w2_V(conv_2_w_new_V_1_2_q0),
    .w1_V(conv_2_w_new_V_1_1_q0),
    .w0_V(conv_2_w_new_V_1_0_q0),
    .ap_return_0(call_ret34_i_pack_weight_data_fu_1363_ap_return_0),
    .ap_return_1(call_ret34_i_pack_weight_data_fu_1363_ap_return_1),
    .ap_return_2(call_ret34_i_pack_weight_data_fu_1363_ap_return_2),
    .ap_return_3(call_ret34_i_pack_weight_data_fu_1363_ap_return_3),
    .ap_return_4(call_ret34_i_pack_weight_data_fu_1363_ap_return_4),
    .ap_return_5(call_ret34_i_pack_weight_data_fu_1363_ap_return_5),
    .ap_return_6(call_ret34_i_pack_weight_data_fu_1363_ap_return_6),
    .ap_return_7(call_ret34_i_pack_weight_data_fu_1363_ap_return_7)
);

pack_weight_data call_ret35_i_pack_weight_data_fu_1373(
    .ap_ready(call_ret35_i_pack_weight_data_fu_1373_ap_ready),
    .w2_V(conv_2_w_new_V_2_2_q0),
    .w1_V(conv_2_w_new_V_2_1_q0),
    .w0_V(conv_2_w_new_V_2_0_q0),
    .ap_return_0(call_ret35_i_pack_weight_data_fu_1373_ap_return_0),
    .ap_return_1(call_ret35_i_pack_weight_data_fu_1373_ap_return_1),
    .ap_return_2(call_ret35_i_pack_weight_data_fu_1373_ap_return_2),
    .ap_return_3(call_ret35_i_pack_weight_data_fu_1373_ap_return_3),
    .ap_return_4(call_ret35_i_pack_weight_data_fu_1373_ap_return_4),
    .ap_return_5(call_ret35_i_pack_weight_data_fu_1373_ap_return_5),
    .ap_return_6(call_ret35_i_pack_weight_data_fu_1373_ap_return_6),
    .ap_return_7(call_ret35_i_pack_weight_data_fu_1373_ap_return_7)
);

pack_weight_data call_ret36_i_pack_weight_data_fu_1383(
    .ap_ready(call_ret36_i_pack_weight_data_fu_1383_ap_ready),
    .w2_V(conv_2_w_new_V_3_2_q0),
    .w1_V(conv_2_w_new_V_3_1_q0),
    .w0_V(conv_2_w_new_V_3_0_q0),
    .ap_return_0(call_ret36_i_pack_weight_data_fu_1383_ap_return_0),
    .ap_return_1(call_ret36_i_pack_weight_data_fu_1383_ap_return_1),
    .ap_return_2(call_ret36_i_pack_weight_data_fu_1383_ap_return_2),
    .ap_return_3(call_ret36_i_pack_weight_data_fu_1383_ap_return_3),
    .ap_return_4(call_ret36_i_pack_weight_data_fu_1383_ap_return_4),
    .ap_return_5(call_ret36_i_pack_weight_data_fu_1383_ap_return_5),
    .ap_return_6(call_ret36_i_pack_weight_data_fu_1383_ap_return_6),
    .ap_return_7(call_ret36_i_pack_weight_data_fu_1383_ap_return_7)
);

pack_weight_data call_ret37_i_pack_weight_data_fu_1393(
    .ap_ready(call_ret37_i_pack_weight_data_fu_1393_ap_ready),
    .w2_V(conv_2_w_new_V_4_2_q0),
    .w1_V(conv_2_w_new_V_4_1_q0),
    .w0_V(conv_2_w_new_V_4_0_q0),
    .ap_return_0(call_ret37_i_pack_weight_data_fu_1393_ap_return_0),
    .ap_return_1(call_ret37_i_pack_weight_data_fu_1393_ap_return_1),
    .ap_return_2(call_ret37_i_pack_weight_data_fu_1393_ap_return_2),
    .ap_return_3(call_ret37_i_pack_weight_data_fu_1393_ap_return_3),
    .ap_return_4(call_ret37_i_pack_weight_data_fu_1393_ap_return_4),
    .ap_return_5(call_ret37_i_pack_weight_data_fu_1393_ap_return_5),
    .ap_return_6(call_ret37_i_pack_weight_data_fu_1393_ap_return_6),
    .ap_return_7(call_ret37_i_pack_weight_data_fu_1393_ap_return_7)
);

pack_weight_data call_ret38_i_pack_weight_data_fu_1403(
    .ap_ready(call_ret38_i_pack_weight_data_fu_1403_ap_ready),
    .w2_V(conv_2_w_new_V_5_2_q0),
    .w1_V(conv_2_w_new_V_5_1_q0),
    .w0_V(conv_2_w_new_V_5_0_q0),
    .ap_return_0(call_ret38_i_pack_weight_data_fu_1403_ap_return_0),
    .ap_return_1(call_ret38_i_pack_weight_data_fu_1403_ap_return_1),
    .ap_return_2(call_ret38_i_pack_weight_data_fu_1403_ap_return_2),
    .ap_return_3(call_ret38_i_pack_weight_data_fu_1403_ap_return_3),
    .ap_return_4(call_ret38_i_pack_weight_data_fu_1403_ap_return_4),
    .ap_return_5(call_ret38_i_pack_weight_data_fu_1403_ap_return_5),
    .ap_return_6(call_ret38_i_pack_weight_data_fu_1403_ap_return_6),
    .ap_return_7(call_ret38_i_pack_weight_data_fu_1403_ap_return_7)
);

pack_weight_data call_ret39_i_pack_weight_data_fu_1413(
    .ap_ready(call_ret39_i_pack_weight_data_fu_1413_ap_ready),
    .w2_V(conv_2_w_new_V_6_2_q0),
    .w1_V(conv_2_w_new_V_6_1_q0),
    .w0_V(conv_2_w_new_V_6_0_q0),
    .ap_return_0(call_ret39_i_pack_weight_data_fu_1413_ap_return_0),
    .ap_return_1(call_ret39_i_pack_weight_data_fu_1413_ap_return_1),
    .ap_return_2(call_ret39_i_pack_weight_data_fu_1413_ap_return_2),
    .ap_return_3(call_ret39_i_pack_weight_data_fu_1413_ap_return_3),
    .ap_return_4(call_ret39_i_pack_weight_data_fu_1413_ap_return_4),
    .ap_return_5(call_ret39_i_pack_weight_data_fu_1413_ap_return_5),
    .ap_return_6(call_ret39_i_pack_weight_data_fu_1413_ap_return_6),
    .ap_return_7(call_ret39_i_pack_weight_data_fu_1413_ap_return_7)
);

pack_weight_data call_ret40_i_pack_weight_data_fu_1423(
    .ap_ready(call_ret40_i_pack_weight_data_fu_1423_ap_ready),
    .w2_V(conv_2_w_new_V_7_2_q0),
    .w1_V(conv_2_w_new_V_7_1_q0),
    .w0_V(conv_2_w_new_V_7_0_q0),
    .ap_return_0(call_ret40_i_pack_weight_data_fu_1423_ap_return_0),
    .ap_return_1(call_ret40_i_pack_weight_data_fu_1423_ap_return_1),
    .ap_return_2(call_ret40_i_pack_weight_data_fu_1423_ap_return_2),
    .ap_return_3(call_ret40_i_pack_weight_data_fu_1423_ap_return_3),
    .ap_return_4(call_ret40_i_pack_weight_data_fu_1423_ap_return_4),
    .ap_return_5(call_ret40_i_pack_weight_data_fu_1423_ap_return_5),
    .ap_return_6(call_ret40_i_pack_weight_data_fu_1423_ap_return_6),
    .ap_return_7(call_ret40_i_pack_weight_data_fu_1423_ap_return_7)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1433(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(outPartialArr0_0_V_reg_4998),
    .inc_V(zext_ln393_fu_3648_p1),
    .bias_V(select_ln393_66_reg_4411_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1433_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1433_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1440(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln398_reg_4993),
    .inc_V(zext_ln393_fu_3648_p1),
    .bias_V(select_ln393_66_reg_4411_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1440_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1440_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1447(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(outPartialArr0_1_V_reg_5008),
    .inc_V(zext_ln393_6_fu_3658_p1),
    .bias_V(sext_ln393_fu_3653_p1),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1447_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1447_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1454(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln398_2_reg_5003),
    .inc_V(zext_ln393_6_fu_3658_p1),
    .bias_V(sext_ln393_fu_3653_p1),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1454_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1454_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1461(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(outPartialArr0_2_V_reg_5018),
    .inc_V(zext_ln393_7_fu_3663_p1),
    .bias_V(select_ln393_70_reg_4432_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1461_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1461_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1468(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln398_3_reg_5013),
    .inc_V(zext_ln393_7_fu_3663_p1),
    .bias_V(select_ln393_70_reg_4432_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1468_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1468_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1475(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(outPartialArr0_3_V_reg_5028),
    .inc_V(zext_ln393_8_fu_3668_p1),
    .bias_V(select_ln393_72_reg_4443_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1475_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1475_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1482(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln398_4_reg_5023),
    .inc_V(zext_ln393_8_fu_3668_p1),
    .bias_V(select_ln393_72_reg_4443_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1482_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1482_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1489(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(outPartialArr0_4_V_reg_5038),
    .inc_V(zext_ln393_9_fu_3678_p1),
    .bias_V(sext_ln393_11_fu_3673_p1),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1489_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1489_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln398_5_reg_5033),
    .inc_V(zext_ln393_9_fu_3678_p1),
    .bias_V(sext_ln393_11_fu_3673_p1),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1496_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1496_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1503(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(outPartialArr0_5_V_reg_5048),
    .inc_V(zext_ln393_10_fu_3683_p1),
    .bias_V(select_ln393_76_reg_4464_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1503_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1503_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1510(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln398_6_reg_5043),
    .inc_V(zext_ln393_10_fu_3683_p1),
    .bias_V(select_ln393_76_reg_4464_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1510_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1510_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1517(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(outPartialArr0_6_V_reg_5058),
    .inc_V(select_ln393_78_reg_4475_pp0_iter6_reg),
    .bias_V(select_ln393_79_reg_4481_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1517_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1517_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1524(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln398_7_reg_5053),
    .inc_V(select_ln393_78_reg_4475_pp0_iter6_reg),
    .bias_V(select_ln393_79_reg_4481_pp0_iter6_reg),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1524_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1524_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1531(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(outPartialArr0_7_V_reg_5068),
    .inc_V(zext_ln393_11_fu_3693_p1),
    .bias_V(sext_ln393_12_fu_3688_p1),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1531_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1531_ap_ce)
);

bn_qurelu_fixed_1 grp_bn_qurelu_fixed_1_fu_1538(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(add_ln398_8_reg_5063),
    .inc_V(zext_ln393_11_fu_3693_p1),
    .bias_V(sext_ln393_12_fu_3688_p1),
    .ap_return(grp_bn_qurelu_fixed_1_fu_1538_ap_return),
    .ap_ce(grp_bn_qurelu_fixed_1_fu_1538_ap_ce)
);

ultra_net_mul_13ncvx #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 44 ))
ultra_net_mul_13ncvx_U386(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1566_p0),
    .din1(grp_fu_1566_p1),
    .ce(1'b1),
    .dout(grp_fu_1566_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((icmp_ln392_fu_1596_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state5)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_1596_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten311_reg_1127 <= add_ln392_3_fu_1601_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten311_reg_1127 <= 44'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_1596_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten93_reg_1138 <= select_ln393_83_fu_1739_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten93_reg_1138 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_1596_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_1160 <= select_ln394_3_fu_1725_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        indvar_flatten_reg_1160 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_1596_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        infoldIdx_0_i_reg_1171 <= infoldIdx_fu_1713_p2;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        infoldIdx_0_i_reg_1171 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_1596_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        peIdx_0_i_reg_1149 <= select_ln393_82_fu_1685_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        peIdx_0_i_reg_1149 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_4012 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_0_i_reg_1182 <= select_ln394_fu_1878_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        w_0_i_reg_1182 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((reps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln392_reg_3911[31 : 3] <= add_ln392_fu_1557_p2[31 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_4012_pp0_iter5_reg == 1'd0))) begin
        add_ln398_2_reg_5003 <= add_ln398_2_fu_2924_p2;
        add_ln398_3_reg_5013 <= add_ln398_3_fu_3012_p2;
        add_ln398_4_reg_5023 <= add_ln398_4_fu_3100_p2;
        add_ln398_5_reg_5033 <= add_ln398_5_fu_3188_p2;
        add_ln398_6_reg_5043 <= add_ln398_6_fu_3276_p2;
        add_ln398_7_reg_5053 <= add_ln398_7_fu_3364_p2;
        add_ln398_8_reg_5063 <= add_ln398_8_fu_3452_p2;
        add_ln398_reg_4993 <= add_ln398_fu_2836_p2;
        outPartialArr0_0_V_reg_4998 <= outPartialArr0_0_V_fu_2866_p2;
        outPartialArr0_1_V_reg_5008 <= outPartialArr0_1_V_fu_2954_p2;
        outPartialArr0_2_V_reg_5018 <= outPartialArr0_2_V_fu_3042_p2;
        outPartialArr0_3_V_reg_5028 <= outPartialArr0_3_V_fu_3130_p2;
        outPartialArr0_4_V_reg_5038 <= outPartialArr0_4_V_fu_3218_p2;
        outPartialArr0_5_V_reg_5048 <= outPartialArr0_5_V_fu_3306_p2;
        outPartialArr0_6_V_reg_5058 <= outPartialArr0_6_V_fu_3394_p2;
        outPartialArr0_7_V_reg_5068 <= outPartialArr0_7_V_fu_3482_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_1596_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln393_10_reg_4047 <= and_ln393_10_fu_1645_p2;
        and_ln393_12_reg_4089 <= and_ln393_12_fu_1679_p2;
        icmp_ln393_reg_4021 <= icmp_ln393_fu_1607_p2;
        or_ln393_3_reg_4084 <= or_ln393_3_fu_1673_p2;
        or_ln393_reg_4073 <= or_ln393_fu_1657_p2;
        peIdx_reg_4068 <= peIdx_fu_1651_p2;
        select_ln399_reg_4100 <= select_ln399_fu_1705_p3;
        trunc_ln404_3_reg_4078 <= trunc_ln404_3_fu_1663_p1;
        xor_ln393_reg_4042 <= xor_ln393_fu_1621_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln393_10_reg_4047_pp0_iter1_reg <= and_ln393_10_reg_4047;
        icmp_ln392_reg_4012 <= icmp_ln392_fu_1596_p2;
        icmp_ln392_reg_4012_pp0_iter1_reg <= icmp_ln392_reg_4012;
        icmp_ln393_reg_4021_pp0_iter1_reg <= icmp_ln393_reg_4021;
        select_ln399_reg_4100_pp0_iter1_reg <= select_ln399_reg_4100;
        trunc_ln404_reg_3926 <= trunc_ln404_fu_1572_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bound130_reg_3921 <= grp_fu_1566_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_0_1_reg_4127 <= conv_2_bias_new_V_0_q0;
        conv_2_bias_new_V_1_1_reg_4137 <= conv_2_bias_new_V_1_q0;
        conv_2_bias_new_V_2_1_reg_4147 <= conv_2_bias_new_V_2_q0;
        conv_2_bias_new_V_3_1_reg_4157 <= conv_2_bias_new_V_3_q0;
        conv_2_bias_new_V_4_1_reg_4167 <= conv_2_bias_new_V_4_q0;
        conv_2_bias_new_V_5_1_reg_4177 <= conv_2_bias_new_V_5_q0;
        conv_2_bias_new_V_6_1_reg_4187 <= conv_2_bias_new_V_6_q0;
        conv_2_bias_new_V_7_1_reg_4197 <= conv_2_bias_new_V_7_q0;
        conv_2_inc_new_V_0_l_reg_4122 <= conv_2_inc_new_V_0_q0;
        conv_2_inc_new_V_1_l_reg_4132 <= conv_2_inc_new_V_1_q0;
        conv_2_inc_new_V_2_l_reg_4142 <= conv_2_inc_new_V_2_q0;
        conv_2_inc_new_V_3_l_reg_4152 <= conv_2_inc_new_V_3_q0;
        conv_2_inc_new_V_4_l_reg_4162 <= conv_2_inc_new_V_4_q0;
        conv_2_inc_new_V_5_l_reg_4172 <= conv_2_inc_new_V_5_q0;
        conv_2_inc_new_V_6_l_reg_4182 <= conv_2_inc_new_V_6_q0;
        conv_2_inc_new_V_7_l_reg_4192 <= conv_2_inc_new_V_7_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_4012_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        firPartialRes0_V_0_3_fu_268 <= select_ln398_24_fu_2850_p3;
        firPartialRes0_V_1_3_fu_272 <= select_ln398_28_fu_2938_p3;
        firPartialRes0_V_2_3_fu_276 <= select_ln398_32_fu_3026_p3;
        firPartialRes0_V_3_3_fu_280 <= select_ln398_36_fu_3114_p3;
        firPartialRes0_V_4_3_fu_284 <= select_ln398_40_fu_3202_p3;
        firPartialRes0_V_5_3_fu_288 <= select_ln398_44_fu_3290_p3;
        firPartialRes0_V_6_3_fu_292 <= select_ln398_48_fu_3378_p3;
        firPartialRes0_V_7_3_fu_296 <= select_ln398_52_fu_3466_p3;
        firPartialRes1_0_V_3_fu_300 <= firPartialRes1_0_V_fu_2858_p3;
        firPartialRes1_1_V_3_fu_304 <= firPartialRes1_1_V_fu_2946_p3;
        firPartialRes1_2_V_2_fu_308 <= firPartialRes1_2_V_fu_3034_p3;
        firPartialRes1_3_V_2_fu_312 <= firPartialRes1_3_V_fu_3122_p3;
        firPartialRes1_4_V_1_fu_316 <= firPartialRes1_4_V_fu_3210_p3;
        firPartialRes1_5_V_1_fu_320 <= firPartialRes1_5_V_fu_3298_p3;
        firPartialRes1_6_V_1_fu_324 <= firPartialRes1_6_V_fu_3386_p3;
        firPartialRes1_7_V_1_fu_328 <= firPartialRes1_7_V_fu_3474_p3;
        outPartialArr0_0_V_3_fu_332 <= outPartialArr0_0_V_fu_2866_p2;
        outPartialArr0_1_V_3_fu_336 <= outPartialArr0_1_V_fu_2954_p2;
        outPartialArr0_2_V_2_fu_340 <= outPartialArr0_2_V_fu_3042_p2;
        outPartialArr0_3_V_2_fu_344 <= outPartialArr0_3_V_fu_3130_p2;
        outPartialArr0_4_V_1_fu_348 <= outPartialArr0_4_V_fu_3218_p2;
        outPartialArr0_5_V_1_fu_352 <= outPartialArr0_5_V_fu_3306_p2;
        outPartialArr0_6_V_1_fu_356 <= outPartialArr0_6_V_fu_3394_p2;
        outPartialArr0_7_V_1_fu_360 <= outPartialArr0_7_V_fu_3482_p2;
        outPartialArr1_V_0_3_fu_364 <= add_ln398_fu_2836_p2;
        outPartialArr1_V_1_3_fu_368 <= add_ln398_2_fu_2924_p2;
        outPartialArr1_V_2_3_fu_372 <= add_ln398_3_fu_3012_p2;
        outPartialArr1_V_3_3_fu_376 <= add_ln398_4_fu_3100_p2;
        outPartialArr1_V_4_3_fu_380 <= add_ln398_5_fu_3188_p2;
        outPartialArr1_V_5_3_fu_384 <= add_ln398_6_fu_3276_p2;
        outPartialArr1_V_6_3_fu_388 <= add_ln398_7_fu_3364_p2;
        outPartialArr1_V_7_3_fu_392 <= add_ln398_8_fu_3452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln392_reg_4012_pp0_iter2_reg <= icmp_ln392_reg_4012_pp0_iter1_reg;
        icmp_ln392_reg_4012_pp0_iter3_reg <= icmp_ln392_reg_4012_pp0_iter2_reg;
        icmp_ln392_reg_4012_pp0_iter4_reg <= icmp_ln392_reg_4012_pp0_iter3_reg;
        icmp_ln392_reg_4012_pp0_iter5_reg <= icmp_ln392_reg_4012_pp0_iter4_reg;
        o_out_reg_4287_pp0_iter2_reg <= o_out_reg_4287;
        o_out_reg_4287_pp0_iter3_reg <= o_out_reg_4287_pp0_iter2_reg;
        o_out_reg_4287_pp0_iter4_reg <= o_out_reg_4287_pp0_iter3_reg;
        o_out_reg_4287_pp0_iter5_reg <= o_out_reg_4287_pp0_iter4_reg;
        o_out_reg_4287_pp0_iter6_reg <= o_out_reg_4287_pp0_iter5_reg;
        o_out_reg_4287_pp0_iter7_reg <= o_out_reg_4287_pp0_iter6_reg;
        o_out_reg_4287_pp0_iter8_reg <= o_out_reg_4287_pp0_iter7_reg;
        select_ln393_66_reg_4411_pp0_iter3_reg <= select_ln393_66_reg_4411;
        select_ln393_66_reg_4411_pp0_iter4_reg <= select_ln393_66_reg_4411_pp0_iter3_reg;
        select_ln393_66_reg_4411_pp0_iter5_reg <= select_ln393_66_reg_4411_pp0_iter4_reg;
        select_ln393_66_reg_4411_pp0_iter6_reg <= select_ln393_66_reg_4411_pp0_iter5_reg;
        select_ln393_67_reg_4417_pp0_iter3_reg <= select_ln393_67_reg_4417;
        select_ln393_67_reg_4417_pp0_iter4_reg <= select_ln393_67_reg_4417_pp0_iter3_reg;
        select_ln393_67_reg_4417_pp0_iter5_reg <= select_ln393_67_reg_4417_pp0_iter4_reg;
        select_ln393_67_reg_4417_pp0_iter6_reg <= select_ln393_67_reg_4417_pp0_iter5_reg;
        select_ln393_68_reg_4422_pp0_iter3_reg <= select_ln393_68_reg_4422;
        select_ln393_68_reg_4422_pp0_iter4_reg <= select_ln393_68_reg_4422_pp0_iter3_reg;
        select_ln393_68_reg_4422_pp0_iter5_reg <= select_ln393_68_reg_4422_pp0_iter4_reg;
        select_ln393_68_reg_4422_pp0_iter6_reg <= select_ln393_68_reg_4422_pp0_iter5_reg;
        select_ln393_69_reg_4427_pp0_iter3_reg <= select_ln393_69_reg_4427;
        select_ln393_69_reg_4427_pp0_iter4_reg <= select_ln393_69_reg_4427_pp0_iter3_reg;
        select_ln393_69_reg_4427_pp0_iter5_reg <= select_ln393_69_reg_4427_pp0_iter4_reg;
        select_ln393_69_reg_4427_pp0_iter6_reg <= select_ln393_69_reg_4427_pp0_iter5_reg;
        select_ln393_70_reg_4432_pp0_iter3_reg <= select_ln393_70_reg_4432;
        select_ln393_70_reg_4432_pp0_iter4_reg <= select_ln393_70_reg_4432_pp0_iter3_reg;
        select_ln393_70_reg_4432_pp0_iter5_reg <= select_ln393_70_reg_4432_pp0_iter4_reg;
        select_ln393_70_reg_4432_pp0_iter6_reg <= select_ln393_70_reg_4432_pp0_iter5_reg;
        select_ln393_71_reg_4438_pp0_iter3_reg <= select_ln393_71_reg_4438;
        select_ln393_71_reg_4438_pp0_iter4_reg <= select_ln393_71_reg_4438_pp0_iter3_reg;
        select_ln393_71_reg_4438_pp0_iter5_reg <= select_ln393_71_reg_4438_pp0_iter4_reg;
        select_ln393_71_reg_4438_pp0_iter6_reg <= select_ln393_71_reg_4438_pp0_iter5_reg;
        select_ln393_72_reg_4443_pp0_iter3_reg <= select_ln393_72_reg_4443;
        select_ln393_72_reg_4443_pp0_iter4_reg <= select_ln393_72_reg_4443_pp0_iter3_reg;
        select_ln393_72_reg_4443_pp0_iter5_reg <= select_ln393_72_reg_4443_pp0_iter4_reg;
        select_ln393_72_reg_4443_pp0_iter6_reg <= select_ln393_72_reg_4443_pp0_iter5_reg;
        select_ln393_73_reg_4449_pp0_iter3_reg <= select_ln393_73_reg_4449;
        select_ln393_73_reg_4449_pp0_iter4_reg <= select_ln393_73_reg_4449_pp0_iter3_reg;
        select_ln393_73_reg_4449_pp0_iter5_reg <= select_ln393_73_reg_4449_pp0_iter4_reg;
        select_ln393_73_reg_4449_pp0_iter6_reg <= select_ln393_73_reg_4449_pp0_iter5_reg;
        select_ln393_74_reg_4454_pp0_iter3_reg <= select_ln393_74_reg_4454;
        select_ln393_74_reg_4454_pp0_iter4_reg <= select_ln393_74_reg_4454_pp0_iter3_reg;
        select_ln393_74_reg_4454_pp0_iter5_reg <= select_ln393_74_reg_4454_pp0_iter4_reg;
        select_ln393_74_reg_4454_pp0_iter6_reg <= select_ln393_74_reg_4454_pp0_iter5_reg;
        select_ln393_75_reg_4459_pp0_iter3_reg <= select_ln393_75_reg_4459;
        select_ln393_75_reg_4459_pp0_iter4_reg <= select_ln393_75_reg_4459_pp0_iter3_reg;
        select_ln393_75_reg_4459_pp0_iter5_reg <= select_ln393_75_reg_4459_pp0_iter4_reg;
        select_ln393_75_reg_4459_pp0_iter6_reg <= select_ln393_75_reg_4459_pp0_iter5_reg;
        select_ln393_76_reg_4464_pp0_iter3_reg <= select_ln393_76_reg_4464;
        select_ln393_76_reg_4464_pp0_iter4_reg <= select_ln393_76_reg_4464_pp0_iter3_reg;
        select_ln393_76_reg_4464_pp0_iter5_reg <= select_ln393_76_reg_4464_pp0_iter4_reg;
        select_ln393_76_reg_4464_pp0_iter6_reg <= select_ln393_76_reg_4464_pp0_iter5_reg;
        select_ln393_77_reg_4470_pp0_iter3_reg <= select_ln393_77_reg_4470;
        select_ln393_77_reg_4470_pp0_iter4_reg <= select_ln393_77_reg_4470_pp0_iter3_reg;
        select_ln393_77_reg_4470_pp0_iter5_reg <= select_ln393_77_reg_4470_pp0_iter4_reg;
        select_ln393_77_reg_4470_pp0_iter6_reg <= select_ln393_77_reg_4470_pp0_iter5_reg;
        select_ln393_78_reg_4475_pp0_iter3_reg <= select_ln393_78_reg_4475;
        select_ln393_78_reg_4475_pp0_iter4_reg <= select_ln393_78_reg_4475_pp0_iter3_reg;
        select_ln393_78_reg_4475_pp0_iter5_reg <= select_ln393_78_reg_4475_pp0_iter4_reg;
        select_ln393_78_reg_4475_pp0_iter6_reg <= select_ln393_78_reg_4475_pp0_iter5_reg;
        select_ln393_79_reg_4481_pp0_iter3_reg <= select_ln393_79_reg_4481;
        select_ln393_79_reg_4481_pp0_iter4_reg <= select_ln393_79_reg_4481_pp0_iter3_reg;
        select_ln393_79_reg_4481_pp0_iter5_reg <= select_ln393_79_reg_4481_pp0_iter4_reg;
        select_ln393_79_reg_4481_pp0_iter6_reg <= select_ln393_79_reg_4481_pp0_iter5_reg;
        select_ln393_80_reg_4487_pp0_iter3_reg <= select_ln393_80_reg_4487;
        select_ln393_80_reg_4487_pp0_iter4_reg <= select_ln393_80_reg_4487_pp0_iter3_reg;
        select_ln393_80_reg_4487_pp0_iter5_reg <= select_ln393_80_reg_4487_pp0_iter4_reg;
        select_ln393_80_reg_4487_pp0_iter6_reg <= select_ln393_80_reg_4487_pp0_iter5_reg;
        select_ln393_81_reg_4492_pp0_iter3_reg <= select_ln393_81_reg_4492;
        select_ln393_81_reg_4492_pp0_iter4_reg <= select_ln393_81_reg_4492_pp0_iter3_reg;
        select_ln393_81_reg_4492_pp0_iter5_reg <= select_ln393_81_reg_4492_pp0_iter4_reg;
        select_ln393_81_reg_4492_pp0_iter6_reg <= select_ln393_81_reg_4492_pp0_iter5_reg;
        select_ln399_reg_4100_pp0_iter2_reg <= select_ln399_reg_4100_pp0_iter1_reg;
        select_ln399_reg_4100_pp0_iter3_reg <= select_ln399_reg_4100_pp0_iter2_reg;
        select_ln399_reg_4100_pp0_iter4_reg <= select_ln399_reg_4100_pp0_iter3_reg;
        select_ln399_reg_4100_pp0_iter5_reg <= select_ln399_reg_4100_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_4012 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_out_reg_4287 <= o_out_fu_1893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_4287_pp0_iter7_reg == 1'd1))) begin
        p_020_1_i_reg_5088 <= grp_bn_qurelu_fixed_1_fu_1454_ap_return;
        p_020_2_i_reg_5098 <= grp_bn_qurelu_fixed_1_fu_1468_ap_return;
        p_020_3_i_reg_5108 <= grp_bn_qurelu_fixed_1_fu_1482_ap_return;
        p_020_4_i_reg_5118 <= grp_bn_qurelu_fixed_1_fu_1496_ap_return;
        p_020_5_i_reg_5128 <= grp_bn_qurelu_fixed_1_fu_1510_ap_return;
        p_020_6_i_reg_5138 <= grp_bn_qurelu_fixed_1_fu_1524_ap_return;
        p_020_7_i_reg_5148 <= grp_bn_qurelu_fixed_1_fu_1538_ap_return;
        p_020_i_reg_5078 <= grp_bn_qurelu_fixed_1_fu_1440_ap_return;
        p_024_1_i_reg_5083 <= grp_bn_qurelu_fixed_1_fu_1447_ap_return;
        p_024_2_i_reg_5093 <= grp_bn_qurelu_fixed_1_fu_1461_ap_return;
        p_024_3_i_reg_5103 <= grp_bn_qurelu_fixed_1_fu_1475_ap_return;
        p_024_4_i_reg_5113 <= grp_bn_qurelu_fixed_1_fu_1489_ap_return;
        p_024_5_i_reg_5123 <= grp_bn_qurelu_fixed_1_fu_1503_ap_return;
        p_024_6_i_reg_5133 <= grp_bn_qurelu_fixed_1_fu_1517_ap_return;
        p_024_7_i_reg_5143 <= grp_bn_qurelu_fixed_1_fu_1531_ap_return;
        p_024_i_reg_5073 <= grp_bn_qurelu_fixed_1_fu_1433_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0))) begin
        p_Result_1_i_i_reg_4507 <= {{vec_V_V_dout[7:4]}};
        p_Result_2_i_i_reg_4517 <= {{vec_V_V_dout[11:8]}};
        p_Result_3_i_i_reg_4527 <= {{vec_V_V_dout[15:12]}};
        p_Result_4_i_i_reg_4537 <= {{vec_V_V_dout[19:16]}};
        p_Result_5_i_i_reg_4547 <= {{vec_V_V_dout[23:20]}};
        p_Result_6_i_i_reg_4557 <= {{vec_V_V_dout[27:24]}};
        p_Result_74_1_i_i_reg_4512 <= {{vec_V_V_dout[39:36]}};
        p_Result_74_2_i_i_reg_4522 <= {{vec_V_V_dout[43:40]}};
        p_Result_74_3_i_i_reg_4532 <= {{vec_V_V_dout[47:44]}};
        p_Result_74_4_i_i_reg_4542 <= {{vec_V_V_dout[51:48]}};
        p_Result_74_5_i_i_reg_4552 <= {{vec_V_V_dout[55:52]}};
        p_Result_74_6_i_i_reg_4562 <= {{vec_V_V_dout[59:56]}};
        p_Result_74_7_i_i_reg_4572 <= {{vec_V_V_dout[63:60]}};
        p_Result_74_i_i_reg_4502 <= {{vec_V_V_dout[35:32]}};
        p_Result_7_i_i_reg_4567 <= {{vec_V_V_dout[31:28]}};
        select_ln393_66_reg_4411 <= select_ln393_66_fu_2033_p3;
        select_ln393_67_reg_4417 <= select_ln393_67_fu_2040_p3;
        select_ln393_68_reg_4422 <= select_ln393_68_fu_2047_p3;
        select_ln393_69_reg_4427 <= select_ln393_69_fu_2054_p3;
        select_ln393_70_reg_4432 <= select_ln393_70_fu_2061_p3;
        select_ln393_71_reg_4438 <= select_ln393_71_fu_2068_p3;
        select_ln393_72_reg_4443 <= select_ln393_72_fu_2075_p3;
        select_ln393_73_reg_4449 <= select_ln393_73_fu_2082_p3;
        select_ln393_74_reg_4454 <= select_ln393_74_fu_2089_p3;
        select_ln393_75_reg_4459 <= select_ln393_75_fu_2096_p3;
        select_ln393_76_reg_4464 <= select_ln393_76_fu_2103_p3;
        select_ln393_77_reg_4470 <= select_ln393_77_fu_2110_p3;
        select_ln393_78_reg_4475 <= select_ln393_78_fu_2117_p3;
        select_ln393_79_reg_4481 <= select_ln393_79_fu_2124_p3;
        select_ln393_80_reg_4487 <= select_ln393_80_fu_2131_p3;
        select_ln393_81_reg_4492 <= select_ln393_81_fu_2138_p3;
        trunc_ln647_reg_4497 <= trunc_ln647_fu_2145_p1;
        wpacks_0_0_V_reg_4577 <= call_ret33_i_pack_weight_data_fu_1353_ap_return_0;
        wpacks_0_1_V_reg_4582 <= call_ret33_i_pack_weight_data_fu_1353_ap_return_1;
        wpacks_0_2_V_reg_4587 <= call_ret33_i_pack_weight_data_fu_1353_ap_return_2;
        wpacks_0_3_V_reg_4592 <= call_ret33_i_pack_weight_data_fu_1353_ap_return_3;
        wpacks_0_4_V_reg_4597 <= call_ret33_i_pack_weight_data_fu_1353_ap_return_4;
        wpacks_0_5_V_reg_4602 <= call_ret33_i_pack_weight_data_fu_1353_ap_return_5;
        wpacks_0_6_V_reg_4607 <= call_ret33_i_pack_weight_data_fu_1353_ap_return_6;
        wpacks_0_7_V_reg_4612 <= call_ret33_i_pack_weight_data_fu_1353_ap_return_7;
        wpacks_1_0_V_reg_4617 <= call_ret34_i_pack_weight_data_fu_1363_ap_return_0;
        wpacks_1_1_V_reg_4622 <= call_ret34_i_pack_weight_data_fu_1363_ap_return_1;
        wpacks_1_2_V_reg_4627 <= call_ret34_i_pack_weight_data_fu_1363_ap_return_2;
        wpacks_1_3_V_reg_4632 <= call_ret34_i_pack_weight_data_fu_1363_ap_return_3;
        wpacks_1_4_V_reg_4637 <= call_ret34_i_pack_weight_data_fu_1363_ap_return_4;
        wpacks_1_5_V_reg_4642 <= call_ret34_i_pack_weight_data_fu_1363_ap_return_5;
        wpacks_1_6_V_reg_4647 <= call_ret34_i_pack_weight_data_fu_1363_ap_return_6;
        wpacks_1_7_V_reg_4652 <= call_ret34_i_pack_weight_data_fu_1363_ap_return_7;
        wpacks_2_0_V_reg_4657 <= call_ret35_i_pack_weight_data_fu_1373_ap_return_0;
        wpacks_2_1_V_reg_4662 <= call_ret35_i_pack_weight_data_fu_1373_ap_return_1;
        wpacks_2_2_V_reg_4667 <= call_ret35_i_pack_weight_data_fu_1373_ap_return_2;
        wpacks_2_3_V_reg_4672 <= call_ret35_i_pack_weight_data_fu_1373_ap_return_3;
        wpacks_2_4_V_reg_4677 <= call_ret35_i_pack_weight_data_fu_1373_ap_return_4;
        wpacks_2_5_V_reg_4682 <= call_ret35_i_pack_weight_data_fu_1373_ap_return_5;
        wpacks_2_6_V_reg_4687 <= call_ret35_i_pack_weight_data_fu_1373_ap_return_6;
        wpacks_2_7_V_reg_4692 <= call_ret35_i_pack_weight_data_fu_1373_ap_return_7;
        wpacks_3_0_V_reg_4697 <= call_ret36_i_pack_weight_data_fu_1383_ap_return_0;
        wpacks_3_1_V_reg_4702 <= call_ret36_i_pack_weight_data_fu_1383_ap_return_1;
        wpacks_3_2_V_reg_4707 <= call_ret36_i_pack_weight_data_fu_1383_ap_return_2;
        wpacks_3_3_V_reg_4712 <= call_ret36_i_pack_weight_data_fu_1383_ap_return_3;
        wpacks_3_4_V_reg_4717 <= call_ret36_i_pack_weight_data_fu_1383_ap_return_4;
        wpacks_3_5_V_reg_4722 <= call_ret36_i_pack_weight_data_fu_1383_ap_return_5;
        wpacks_3_6_V_reg_4727 <= call_ret36_i_pack_weight_data_fu_1383_ap_return_6;
        wpacks_3_7_V_reg_4732 <= call_ret36_i_pack_weight_data_fu_1383_ap_return_7;
        wpacks_4_0_V_reg_4737 <= call_ret37_i_pack_weight_data_fu_1393_ap_return_0;
        wpacks_4_1_V_reg_4742 <= call_ret37_i_pack_weight_data_fu_1393_ap_return_1;
        wpacks_4_2_V_reg_4747 <= call_ret37_i_pack_weight_data_fu_1393_ap_return_2;
        wpacks_4_3_V_reg_4752 <= call_ret37_i_pack_weight_data_fu_1393_ap_return_3;
        wpacks_4_4_V_reg_4757 <= call_ret37_i_pack_weight_data_fu_1393_ap_return_4;
        wpacks_4_5_V_reg_4762 <= call_ret37_i_pack_weight_data_fu_1393_ap_return_5;
        wpacks_4_6_V_reg_4767 <= call_ret37_i_pack_weight_data_fu_1393_ap_return_6;
        wpacks_4_7_V_reg_4772 <= call_ret37_i_pack_weight_data_fu_1393_ap_return_7;
        wpacks_5_0_V_reg_4777 <= call_ret38_i_pack_weight_data_fu_1403_ap_return_0;
        wpacks_5_1_V_reg_4782 <= call_ret38_i_pack_weight_data_fu_1403_ap_return_1;
        wpacks_5_2_V_reg_4787 <= call_ret38_i_pack_weight_data_fu_1403_ap_return_2;
        wpacks_5_3_V_reg_4792 <= call_ret38_i_pack_weight_data_fu_1403_ap_return_3;
        wpacks_5_4_V_reg_4797 <= call_ret38_i_pack_weight_data_fu_1403_ap_return_4;
        wpacks_5_5_V_reg_4802 <= call_ret38_i_pack_weight_data_fu_1403_ap_return_5;
        wpacks_5_6_V_reg_4807 <= call_ret38_i_pack_weight_data_fu_1403_ap_return_6;
        wpacks_5_7_V_reg_4812 <= call_ret38_i_pack_weight_data_fu_1403_ap_return_7;
        wpacks_6_0_V_reg_4817 <= call_ret39_i_pack_weight_data_fu_1413_ap_return_0;
        wpacks_6_1_V_reg_4822 <= call_ret39_i_pack_weight_data_fu_1413_ap_return_1;
        wpacks_6_2_V_reg_4827 <= call_ret39_i_pack_weight_data_fu_1413_ap_return_2;
        wpacks_6_3_V_reg_4832 <= call_ret39_i_pack_weight_data_fu_1413_ap_return_3;
        wpacks_6_4_V_reg_4837 <= call_ret39_i_pack_weight_data_fu_1413_ap_return_4;
        wpacks_6_5_V_reg_4842 <= call_ret39_i_pack_weight_data_fu_1413_ap_return_5;
        wpacks_6_6_V_reg_4847 <= call_ret39_i_pack_weight_data_fu_1413_ap_return_6;
        wpacks_6_7_V_reg_4852 <= call_ret39_i_pack_weight_data_fu_1413_ap_return_7;
        wpacks_7_0_V_reg_4857 <= call_ret40_i_pack_weight_data_fu_1423_ap_return_0;
        wpacks_7_1_V_reg_4862 <= call_ret40_i_pack_weight_data_fu_1423_ap_return_1;
        wpacks_7_2_V_reg_4867 <= call_ret40_i_pack_weight_data_fu_1423_ap_return_2;
        wpacks_7_3_V_reg_4872 <= call_ret40_i_pack_weight_data_fu_1423_ap_return_3;
        wpacks_7_4_V_reg_4877 <= call_ret40_i_pack_weight_data_fu_1423_ap_return_4;
        wpacks_7_5_V_reg_4882 <= call_ret40_i_pack_weight_data_fu_1423_ap_return_5;
        wpacks_7_6_V_reg_4887 <= call_ret40_i_pack_weight_data_fu_1423_ap_return_6;
        wpacks_7_7_V_reg_4892 <= call_ret40_i_pack_weight_data_fu_1423_ap_return_7;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_0_ce0 = 1'b1;
    end else begin
        conv_2_bias_new_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_0_ce1 = 1'b1;
    end else begin
        conv_2_bias_new_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_1_ce0 = 1'b1;
    end else begin
        conv_2_bias_new_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_1_ce1 = 1'b1;
    end else begin
        conv_2_bias_new_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_2_ce0 = 1'b1;
    end else begin
        conv_2_bias_new_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_2_ce1 = 1'b1;
    end else begin
        conv_2_bias_new_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_3_ce0 = 1'b1;
    end else begin
        conv_2_bias_new_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_3_ce1 = 1'b1;
    end else begin
        conv_2_bias_new_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_4_ce0 = 1'b1;
    end else begin
        conv_2_bias_new_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_4_ce1 = 1'b1;
    end else begin
        conv_2_bias_new_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_5_ce0 = 1'b1;
    end else begin
        conv_2_bias_new_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_5_ce1 = 1'b1;
    end else begin
        conv_2_bias_new_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_6_ce0 = 1'b1;
    end else begin
        conv_2_bias_new_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_6_ce1 = 1'b1;
    end else begin
        conv_2_bias_new_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_7_ce0 = 1'b1;
    end else begin
        conv_2_bias_new_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_bias_new_V_7_ce1 = 1'b1;
    end else begin
        conv_2_bias_new_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_0_ce0 = 1'b1;
    end else begin
        conv_2_inc_new_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_0_ce1 = 1'b1;
    end else begin
        conv_2_inc_new_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_1_ce0 = 1'b1;
    end else begin
        conv_2_inc_new_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_1_ce1 = 1'b1;
    end else begin
        conv_2_inc_new_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_2_ce0 = 1'b1;
    end else begin
        conv_2_inc_new_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_2_ce1 = 1'b1;
    end else begin
        conv_2_inc_new_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_3_ce0 = 1'b1;
    end else begin
        conv_2_inc_new_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_3_ce1 = 1'b1;
    end else begin
        conv_2_inc_new_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_4_ce0 = 1'b1;
    end else begin
        conv_2_inc_new_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_4_ce1 = 1'b1;
    end else begin
        conv_2_inc_new_V_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_5_ce0 = 1'b1;
    end else begin
        conv_2_inc_new_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_5_ce1 = 1'b1;
    end else begin
        conv_2_inc_new_V_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_6_ce0 = 1'b1;
    end else begin
        conv_2_inc_new_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_6_ce1 = 1'b1;
    end else begin
        conv_2_inc_new_V_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_7_ce0 = 1'b1;
    end else begin
        conv_2_inc_new_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_inc_new_V_7_ce1 = 1'b1;
    end else begin
        conv_2_inc_new_V_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_0_0_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_0_1_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_0_2_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_1_0_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_1_1_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_1_2_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_2_0_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_2_1_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_2_2_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_3_0_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_3_1_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_3_2_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_4_0_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_4_1_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_4_2_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_5_0_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_5_1_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_5_2_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_6_0_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_6_1_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_6_2_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_7_0_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_7_1_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_2_w_new_V_7_2_ce0 = 1'b1;
    end else begin
        conv_2_w_new_V_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp655))) begin
        grp_bn_qurelu_fixed_1_fu_1433_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1433_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp656))) begin
        grp_bn_qurelu_fixed_1_fu_1440_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1440_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp657))) begin
        grp_bn_qurelu_fixed_1_fu_1447_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1447_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp658))) begin
        grp_bn_qurelu_fixed_1_fu_1454_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1454_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp659))) begin
        grp_bn_qurelu_fixed_1_fu_1461_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1461_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp660))) begin
        grp_bn_qurelu_fixed_1_fu_1468_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1468_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp661))) begin
        grp_bn_qurelu_fixed_1_fu_1475_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1475_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp662))) begin
        grp_bn_qurelu_fixed_1_fu_1482_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1482_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp663))) begin
        grp_bn_qurelu_fixed_1_fu_1489_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1489_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp664))) begin
        grp_bn_qurelu_fixed_1_fu_1496_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1496_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp665))) begin
        grp_bn_qurelu_fixed_1_fu_1503_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1503_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp666))) begin
        grp_bn_qurelu_fixed_1_fu_1510_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1510_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp667))) begin
        grp_bn_qurelu_fixed_1_fu_1517_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1517_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp668))) begin
        grp_bn_qurelu_fixed_1_fu_1524_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1524_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp669) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bn_qurelu_fixed_1_fu_1531_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1531_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp670) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_bn_qurelu_fixed_1_fu_1538_ap_ce = 1'b1;
    end else begin
        grp_bn_qurelu_fixed_1_fu_1538_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp419))) begin
        grp_simd_MAC_fu_1193_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_fu_1193_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp420))) begin
        grp_simd_MAC_fu_1213_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_fu_1213_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp421))) begin
        grp_simd_MAC_fu_1233_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_fu_1233_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp422))) begin
        grp_simd_MAC_fu_1253_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_fu_1253_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp423))) begin
        grp_simd_MAC_fu_1273_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_fu_1273_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp424))) begin
        grp_simd_MAC_fu_1293_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_fu_1293_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp425))) begin
        grp_simd_MAC_fu_1313_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_fu_1313_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp426))) begin
        grp_simd_MAC_fu_1333_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_fu_1333_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_4287_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((reps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vec_V_V_blk_n = vec_V_V_empty_n;
    end else begin
        vec_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vec_V_V_read = 1'b1;
    end else begin
        vec_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((reps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln392_3_fu_1601_p2 = (44'd1 + indvar_flatten311_reg_1127);

assign add_ln392_fu_1557_p2 = (shl_ln392_fu_1545_p2 + shl_ln392_3_fu_1551_p2);

assign add_ln393_3_fu_1733_p2 = (indvar_flatten93_reg_1138 + 13'd1);

assign add_ln394_3_fu_1719_p2 = (indvar_flatten_reg_1160 + 10'd1);

assign add_ln398_2_fu_2924_p2 = ($signed(select_ln398_26_fu_2916_p3) + $signed(sext_ln68_111_fu_2892_p1));

assign add_ln398_3_fu_3012_p2 = ($signed(select_ln398_30_fu_3004_p3) + $signed(sext_ln68_115_fu_2980_p1));

assign add_ln398_4_fu_3100_p2 = ($signed(select_ln398_34_fu_3092_p3) + $signed(sext_ln68_119_fu_3068_p1));

assign add_ln398_5_fu_3188_p2 = ($signed(select_ln398_38_fu_3180_p3) + $signed(sext_ln68_123_fu_3156_p1));

assign add_ln398_6_fu_3276_p2 = ($signed(select_ln398_42_fu_3268_p3) + $signed(sext_ln68_127_fu_3244_p1));

assign add_ln398_7_fu_3364_p2 = ($signed(select_ln398_46_fu_3356_p3) + $signed(sext_ln68_131_fu_3332_p1));

assign add_ln398_8_fu_3452_p2 = ($signed(select_ln398_50_fu_3444_p3) + $signed(sext_ln68_135_fu_3420_p1));

assign add_ln398_fu_2836_p2 = ($signed(select_ln398_fu_2828_p3) + $signed(sext_ln68_107_fu_2804_p1));

assign add_ln404_fu_1899_p2 = (select_ln393_65_fu_1828_p3 + zext_ln395_fu_1885_p1);

assign add_ln700_113_fu_2910_p2 = ($signed(firPartialRes1_1_V_3_fu_304) + $signed(sext_ln68_113_fu_2900_p1));

assign add_ln700_115_fu_2998_p2 = ($signed(firPartialRes1_2_V_2_fu_308) + $signed(sext_ln68_117_fu_2988_p1));

assign add_ln700_117_fu_3086_p2 = ($signed(firPartialRes1_3_V_2_fu_312) + $signed(sext_ln68_121_fu_3076_p1));

assign add_ln700_119_fu_3174_p2 = ($signed(firPartialRes1_4_V_1_fu_316) + $signed(sext_ln68_125_fu_3164_p1));

assign add_ln700_121_fu_3262_p2 = ($signed(firPartialRes1_5_V_1_fu_320) + $signed(sext_ln68_129_fu_3252_p1));

assign add_ln700_123_fu_3350_p2 = ($signed(firPartialRes1_6_V_1_fu_324) + $signed(sext_ln68_133_fu_3340_p1));

assign add_ln700_125_fu_3438_p2 = ($signed(firPartialRes1_7_V_1_fu_328) + $signed(sext_ln68_137_fu_3428_p1));

assign add_ln700_fu_2822_p2 = ($signed(firPartialRes1_0_V_3_fu_300) + $signed(sext_ln68_109_fu_2812_p1));

assign and_ln393_10_fu_1645_p2 = (xor_ln393_fu_1621_p2 & icmp_ln394_fu_1639_p2);

assign and_ln393_11_fu_1854_p2 = (or_ln393_3_reg_4084 & and_ln393_fu_1788_p2);

assign and_ln393_12_fu_1679_p2 = (or_ln393_3_fu_1673_p2 & and_ln393_9_fu_1633_p2);

assign and_ln393_9_fu_1633_p2 = (xor_ln393_fu_1621_p2 & icmp_ln395_fu_1627_p2);

assign and_ln393_fu_1788_p2 = (xor_ln393_reg_4042 & icmp_ln399_fu_1782_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp419 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp420 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp421 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp422 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp423 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp424 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp425 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp426 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp655 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp656 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp657 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp658 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp659 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp660 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp661 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp662 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp663 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp664 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp665 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp666 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp667 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp668 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp669 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp670 = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((reps_empty_n == 1'b0) | (ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call327 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call344 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call361 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call378 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call395 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call412 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter6_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call327 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call344 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call361 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call378 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call395 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call412 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter7_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call327 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call344 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call361 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call378 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call395 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call412 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter8_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call0 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call1 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call10 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call11 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call12 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call13 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call14 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call15 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call2 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call293 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call3 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call310 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call327 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call344 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call361 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call378 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call395 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call4 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call412 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call5 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call6 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call7 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call8 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state13_pp0_stage0_iter9_ignore_call9 = ((o_out_reg_4287_pp0_iter8_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call327 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call344 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call361 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call378 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call395 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call412 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter0_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call327 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call344 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call361 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call378 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call395 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call412 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1_ignore_call9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call0 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call1 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call10 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call11 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call12 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call13 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call14 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call15 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call2 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call293 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call3 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call310 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call327 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call344 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call361 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call378 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call395 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call4 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call412 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call5 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call6 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call7 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call8 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state6_pp0_stage0_iter2_ignore_call9 = ((icmp_ln392_reg_4012_pp0_iter1_reg == 1'd0) & (vec_V_V_empty_n == 1'b0));
end

assign ap_block_state7_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call327 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call344 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call361 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call378 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call395 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call412 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter3_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call327 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call344 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call361 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call378 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call395 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call412 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter4_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call11 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call13 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call2 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call310 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call327 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call344 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call361 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call378 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call395 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call4 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call412 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter5_ignore_call9 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign conv_2_bias_new_V_0_address0 = zext_ln458_fu_1576_p1;

assign conv_2_bias_new_V_0_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_bias_new_V_1_address0 = zext_ln458_fu_1576_p1;

assign conv_2_bias_new_V_1_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_bias_new_V_2_address0 = zext_ln458_fu_1576_p1;

assign conv_2_bias_new_V_2_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_bias_new_V_3_address0 = zext_ln458_fu_1576_p1;

assign conv_2_bias_new_V_3_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_bias_new_V_4_address0 = zext_ln458_fu_1576_p1;

assign conv_2_bias_new_V_4_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_bias_new_V_5_address0 = zext_ln458_fu_1576_p1;

assign conv_2_bias_new_V_5_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_bias_new_V_6_address0 = zext_ln458_fu_1576_p1;

assign conv_2_bias_new_V_6_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_bias_new_V_7_address0 = zext_ln458_fu_1576_p1;

assign conv_2_bias_new_V_7_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_inc_new_V_0_address0 = zext_ln458_fu_1576_p1;

assign conv_2_inc_new_V_0_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_inc_new_V_1_address0 = zext_ln458_fu_1576_p1;

assign conv_2_inc_new_V_1_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_inc_new_V_2_address0 = zext_ln458_fu_1576_p1;

assign conv_2_inc_new_V_2_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_inc_new_V_3_address0 = zext_ln458_fu_1576_p1;

assign conv_2_inc_new_V_3_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_inc_new_V_4_address0 = zext_ln458_fu_1576_p1;

assign conv_2_inc_new_V_4_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_inc_new_V_5_address0 = zext_ln458_fu_1576_p1;

assign conv_2_inc_new_V_5_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_inc_new_V_6_address0 = zext_ln458_fu_1576_p1;

assign conv_2_inc_new_V_6_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_inc_new_V_7_address0 = zext_ln458_fu_1576_p1;

assign conv_2_inc_new_V_7_address1 = zext_ln458_3_fu_1835_p1;

assign conv_2_w_new_V_0_0_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_0_1_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_0_2_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_1_0_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_1_1_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_1_2_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_2_0_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_2_1_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_2_2_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_3_0_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_3_1_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_3_2_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_4_0_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_4_1_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_4_2_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_5_0_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_5_1_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_5_2_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_6_0_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_6_1_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_6_2_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_7_0_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_7_1_address0 = zext_ln404_10_fu_1909_p1;

assign conv_2_w_new_V_7_2_address0 = zext_ln404_10_fu_1909_p1;

assign firPartialRes0_0_V_3_fu_2816_p2 = ($signed(firPartialRes0_V_0_3_fu_268) + $signed(firPartialRes0_0_V_fu_2808_p1));

assign firPartialRes0_0_V_fu_2808_p1 = $signed(grp_simd_MAC_fu_1193_ap_return_2);

assign firPartialRes0_1_V_3_fu_2904_p2 = ($signed(firPartialRes0_V_1_3_fu_272) + $signed(firPartialRes0_1_V_fu_2896_p1));

assign firPartialRes0_1_V_fu_2896_p1 = $signed(grp_simd_MAC_fu_1213_ap_return_2);

assign firPartialRes0_2_V_2_fu_2992_p2 = ($signed(firPartialRes0_V_2_3_fu_276) + $signed(firPartialRes0_2_V_fu_2984_p1));

assign firPartialRes0_2_V_fu_2984_p1 = $signed(grp_simd_MAC_fu_1233_ap_return_2);

assign firPartialRes0_3_V_2_fu_3080_p2 = ($signed(firPartialRes0_V_3_3_fu_280) + $signed(firPartialRes0_3_V_fu_3072_p1));

assign firPartialRes0_3_V_fu_3072_p1 = $signed(grp_simd_MAC_fu_1253_ap_return_2);

assign firPartialRes0_4_V_1_fu_3168_p2 = ($signed(firPartialRes0_V_4_3_fu_284) + $signed(firPartialRes0_4_V_fu_3160_p1));

assign firPartialRes0_4_V_fu_3160_p1 = $signed(grp_simd_MAC_fu_1273_ap_return_2);

assign firPartialRes0_5_V_1_fu_3256_p2 = ($signed(firPartialRes0_V_5_3_fu_288) + $signed(firPartialRes0_5_V_fu_3248_p1));

assign firPartialRes0_5_V_fu_3248_p1 = $signed(grp_simd_MAC_fu_1293_ap_return_2);

assign firPartialRes0_6_V_1_fu_3344_p2 = ($signed(firPartialRes0_V_6_3_fu_292) + $signed(firPartialRes0_6_V_fu_3336_p1));

assign firPartialRes0_6_V_fu_3336_p1 = $signed(grp_simd_MAC_fu_1313_ap_return_2);

assign firPartialRes0_7_V_1_fu_3432_p2 = ($signed(firPartialRes0_V_7_3_fu_296) + $signed(firPartialRes0_7_V_fu_3424_p1));

assign firPartialRes0_7_V_fu_3424_p1 = $signed(grp_simd_MAC_fu_1333_ap_return_2);

assign firPartialRes1_0_V_fu_2858_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? sext_ln68_109_fu_2812_p1 : add_ln700_fu_2822_p2);

assign firPartialRes1_1_V_fu_2946_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? sext_ln68_113_fu_2900_p1 : add_ln700_113_fu_2910_p2);

assign firPartialRes1_2_V_fu_3034_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? sext_ln68_117_fu_2988_p1 : add_ln700_115_fu_2998_p2);

assign firPartialRes1_3_V_fu_3122_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? sext_ln68_121_fu_3076_p1 : add_ln700_117_fu_3086_p2);

assign firPartialRes1_4_V_fu_3210_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? sext_ln68_125_fu_3164_p1 : add_ln700_119_fu_3174_p2);

assign firPartialRes1_5_V_fu_3298_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? sext_ln68_129_fu_3252_p1 : add_ln700_121_fu_3262_p2);

assign firPartialRes1_6_V_fu_3386_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? sext_ln68_133_fu_3340_p1 : add_ln700_123_fu_3350_p2);

assign firPartialRes1_7_V_fu_3474_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? sext_ln68_137_fu_3428_p1 : add_ln700_125_fu_3438_p2);

assign grp_fu_1566_p0 = 44'd3936;

assign grp_fu_1566_p1 = grp_fu_1566_p10;

assign grp_fu_1566_p10 = add_ln392_reg_3911;

assign icmp_ln392_fu_1596_p2 = ((indvar_flatten311_reg_1127 == bound130_reg_3921) ? 1'b1 : 1'b0);

assign icmp_ln393_fu_1607_p2 = ((indvar_flatten93_reg_1138 == 13'd3936) ? 1'b1 : 1'b0);

assign icmp_ln394_fu_1639_p2 = ((indvar_flatten_reg_1160 == 10'd492) ? 1'b1 : 1'b0);

assign icmp_ln395_fu_1627_p2 = ((infoldIdx_0_i_reg_1171 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln399_5_fu_1865_p2 = ((w_fu_1859_p2 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln399_6_fu_1888_p2 = ((select_ln399_reg_4100 == 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln399_fu_1782_p2 = ((w_0_i_reg_1182 != 7'd0) ? 1'b1 : 1'b0);

assign infoldIdx_fu_1713_p2 = (select_ln399_fu_1705_p3 + 4'd1);

assign ipack_0_V_fu_2555_p4 = {{{p_Result_74_i_i_reg_4502}, {7'd0}}, {trunc_ln647_reg_4497}};

assign ipack_1_V_fu_2571_p4 = {{{p_Result_74_1_i_i_reg_4512}, {7'd0}}, {p_Result_1_i_i_reg_4507}};

assign ipack_2_V_fu_2587_p4 = {{{p_Result_74_2_i_i_reg_4522}, {7'd0}}, {p_Result_2_i_i_reg_4517}};

assign ipack_3_V_fu_2603_p4 = {{{p_Result_74_3_i_i_reg_4532}, {7'd0}}, {p_Result_3_i_i_reg_4527}};

assign ipack_4_V_fu_2619_p4 = {{{p_Result_74_4_i_i_reg_4542}, {7'd0}}, {p_Result_4_i_i_reg_4537}};

assign ipack_5_V_fu_2635_p4 = {{{p_Result_74_5_i_i_reg_4552}, {7'd0}}, {p_Result_5_i_i_reg_4547}};

assign ipack_6_V_fu_2651_p4 = {{{p_Result_74_6_i_i_reg_4562}, {7'd0}}, {p_Result_6_i_i_reg_4557}};

assign ipack_7_V_fu_2667_p4 = {{{p_Result_74_7_i_i_reg_4572}, {7'd0}}, {p_Result_7_i_i_reg_4567}};

assign o_clear_fu_2779_p2 = ((select_ln399_reg_4100_pp0_iter5_reg == 4'd0) ? 1'b1 : 1'b0);

assign o_out_fu_1893_p2 = (select_ln399_3_fu_1871_p3 & icmp_ln399_6_fu_1888_p2);

assign or_ln393_3_fu_1673_p2 = (xor_ln393_3_fu_1667_p2 | icmp_ln393_fu_1607_p2);

assign or_ln393_fu_1657_p2 = (icmp_ln393_fu_1607_p2 | and_ln393_10_fu_1645_p2);

assign or_ln399_3_fu_1699_p2 = (or_ln399_fu_1693_p2 | icmp_ln393_fu_1607_p2);

assign or_ln399_fu_1693_p2 = (and_ln393_12_fu_1679_p2 | and_ln393_10_fu_1645_p2);

assign outPartialArr0_0_V_fu_2866_p2 = ($signed(select_ln398_23_fu_2842_p3) + $signed(sext_ln68_fu_2800_p1));

assign outPartialArr0_1_V_fu_2954_p2 = ($signed(select_ln398_27_fu_2930_p3) + $signed(sext_ln68_110_fu_2888_p1));

assign outPartialArr0_2_V_fu_3042_p2 = ($signed(select_ln398_31_fu_3018_p3) + $signed(sext_ln68_114_fu_2976_p1));

assign outPartialArr0_3_V_fu_3130_p2 = ($signed(select_ln398_35_fu_3106_p3) + $signed(sext_ln68_118_fu_3064_p1));

assign outPartialArr0_4_V_fu_3218_p2 = ($signed(select_ln398_39_fu_3194_p3) + $signed(sext_ln68_122_fu_3152_p1));

assign outPartialArr0_5_V_fu_3306_p2 = ($signed(select_ln398_43_fu_3282_p3) + $signed(sext_ln68_126_fu_3240_p1));

assign outPartialArr0_6_V_fu_3394_p2 = ($signed(select_ln398_47_fu_3370_p3) + $signed(sext_ln68_130_fu_3328_p1));

assign outPartialArr0_7_V_fu_3482_p2 = ($signed(select_ln398_51_fu_3458_p3) + $signed(sext_ln68_134_fu_3416_p1));

assign out_V_V_din = {{{{{{{{{{{{{{{{p_020_7_i_reg_5148}, {p_020_6_i_reg_5138}}, {p_020_5_i_reg_5128}}, {p_020_4_i_reg_5118}}, {p_020_3_i_reg_5108}}, {p_020_2_i_reg_5098}}, {p_020_1_i_reg_5088}}, {p_020_i_reg_5078}}, {p_024_7_i_reg_5143}}, {p_024_6_i_reg_5133}}, {p_024_5_i_reg_5123}}, {p_024_4_i_reg_5113}}, {p_024_3_i_reg_5103}}, {p_024_2_i_reg_5093}}, {p_024_1_i_reg_5083}}, {p_024_i_reg_5073}};

assign peIdx_fu_1651_p2 = (4'd1 + select_ln393_fu_1613_p3);

assign select_ln393_47_fu_1775_p3 = ((icmp_ln393_reg_4021[0:0] === 1'b1) ? 8'd0 : sub_ln404_fu_1769_p2);

assign select_ln393_48_fu_1937_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 21'd2015606 : conv_2_bias_new_V_0_1_reg_4127);

assign select_ln393_49_fu_1943_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 11'd580 : conv_2_inc_new_V_0_l_reg_4122);

assign select_ln393_50_fu_1949_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 20'd846048 : conv_2_bias_new_V_1_1_reg_4137);

assign select_ln393_51_fu_1955_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 11'd717 : conv_2_inc_new_V_1_l_reg_4132);

assign select_ln393_52_fu_1961_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 21'd107873 : conv_2_bias_new_V_2_1_reg_4147);

assign select_ln393_53_fu_1967_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 11'd1937 : conv_2_inc_new_V_2_l_reg_4142);

assign select_ln393_54_fu_1973_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 21'd460169 : conv_2_bias_new_V_3_1_reg_4157);

assign select_ln393_55_fu_1979_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 11'd759 : conv_2_inc_new_V_3_l_reg_4152);

assign select_ln393_56_fu_1985_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 20'd80113 : conv_2_bias_new_V_4_1_reg_4167);

assign select_ln393_57_fu_1991_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 11'd1066 : conv_2_inc_new_V_4_l_reg_4162);

assign select_ln393_58_fu_1997_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 21'd1982370 : conv_2_bias_new_V_5_1_reg_4177);

assign select_ln393_59_fu_2003_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 11'd1056 : conv_2_inc_new_V_5_l_reg_4172);

assign select_ln393_60_fu_2009_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 12'd1032 : conv_2_inc_new_V_6_l_reg_4182);

assign select_ln393_61_fu_2015_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 21'd71335 : conv_2_bias_new_V_6_1_reg_4187);

assign select_ln393_62_fu_2021_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 20'd354139 : conv_2_bias_new_V_7_1_reg_4197);

assign select_ln393_63_fu_2027_p3 = ((icmp_ln393_reg_4021_pp0_iter1_reg[0:0] === 1'b1) ? 10'd710 : conv_2_inc_new_V_7_l_reg_4192);

assign select_ln393_64_fu_1793_p3 = ((or_ln393_reg_4073[0:0] === 1'b1) ? 7'd0 : w_0_i_reg_1182);

assign select_ln393_65_fu_1828_p3 = ((and_ln393_10_reg_4047[0:0] === 1'b1) ? sub_ln404_3_fu_1822_p2 : select_ln393_47_fu_1775_p3);

assign select_ln393_66_fu_2033_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_bias_new_V_0_q1 : select_ln393_48_fu_1937_p3);

assign select_ln393_67_fu_2040_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_inc_new_V_0_q1 : select_ln393_49_fu_1943_p3);

assign select_ln393_68_fu_2047_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_bias_new_V_1_q1 : select_ln393_50_fu_1949_p3);

assign select_ln393_69_fu_2054_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_inc_new_V_1_q1 : select_ln393_51_fu_1955_p3);

assign select_ln393_70_fu_2061_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_bias_new_V_2_q1 : select_ln393_52_fu_1961_p3);

assign select_ln393_71_fu_2068_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_inc_new_V_2_q1 : select_ln393_53_fu_1967_p3);

assign select_ln393_72_fu_2075_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_bias_new_V_3_q1 : select_ln393_54_fu_1973_p3);

assign select_ln393_73_fu_2082_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_inc_new_V_3_q1 : select_ln393_55_fu_1979_p3);

assign select_ln393_74_fu_2089_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_bias_new_V_4_q1 : select_ln393_56_fu_1985_p3);

assign select_ln393_75_fu_2096_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_inc_new_V_4_q1 : select_ln393_57_fu_1991_p3);

assign select_ln393_76_fu_2103_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_bias_new_V_5_q1 : select_ln393_58_fu_1997_p3);

assign select_ln393_77_fu_2110_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_inc_new_V_5_q1 : select_ln393_59_fu_2003_p3);

assign select_ln393_78_fu_2117_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_inc_new_V_6_q1 : select_ln393_60_fu_2009_p3);

assign select_ln393_79_fu_2124_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_bias_new_V_6_q1 : select_ln393_61_fu_2015_p3);

assign select_ln393_80_fu_2131_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_bias_new_V_7_q1 : select_ln393_62_fu_2021_p3);

assign select_ln393_81_fu_2138_p3 = ((and_ln393_10_reg_4047_pp0_iter1_reg[0:0] === 1'b1) ? conv_2_inc_new_V_7_q1 : select_ln393_63_fu_2027_p3);

assign select_ln393_82_fu_1685_p3 = ((and_ln393_10_fu_1645_p2[0:0] === 1'b1) ? peIdx_fu_1651_p2 : select_ln393_fu_1613_p3);

assign select_ln393_83_fu_1739_p3 = ((icmp_ln393_fu_1607_p2[0:0] === 1'b1) ? 13'd1 : add_ln393_3_fu_1733_p2);

assign select_ln393_fu_1613_p3 = ((icmp_ln393_fu_1607_p2[0:0] === 1'b1) ? 4'd0 : peIdx_0_i_reg_1149);

assign select_ln394_3_fu_1725_p3 = ((or_ln393_fu_1657_p2[0:0] === 1'b1) ? 10'd1 : add_ln394_3_fu_1719_p2);

assign select_ln394_fu_1878_p3 = ((and_ln393_12_reg_4089[0:0] === 1'b1) ? w_fu_1859_p2 : select_ln393_64_fu_1793_p3);

assign select_ln398_23_fu_2842_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_V_0_3_fu_268 : outPartialArr0_0_V_3_fu_332);

assign select_ln398_24_fu_2850_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_0_V_fu_2808_p1 : firPartialRes0_0_V_3_fu_2816_p2);

assign select_ln398_26_fu_2916_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes1_1_V_3_fu_304 : outPartialArr1_V_1_3_fu_368);

assign select_ln398_27_fu_2930_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_V_1_3_fu_272 : outPartialArr0_1_V_3_fu_336);

assign select_ln398_28_fu_2938_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_1_V_fu_2896_p1 : firPartialRes0_1_V_3_fu_2904_p2);

assign select_ln398_30_fu_3004_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes1_2_V_2_fu_308 : outPartialArr1_V_2_3_fu_372);

assign select_ln398_31_fu_3018_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_V_2_3_fu_276 : outPartialArr0_2_V_2_fu_340);

assign select_ln398_32_fu_3026_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_2_V_fu_2984_p1 : firPartialRes0_2_V_2_fu_2992_p2);

assign select_ln398_34_fu_3092_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes1_3_V_2_fu_312 : outPartialArr1_V_3_3_fu_376);

assign select_ln398_35_fu_3106_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_V_3_3_fu_280 : outPartialArr0_3_V_2_fu_344);

assign select_ln398_36_fu_3114_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_3_V_fu_3072_p1 : firPartialRes0_3_V_2_fu_3080_p2);

assign select_ln398_38_fu_3180_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes1_4_V_1_fu_316 : outPartialArr1_V_4_3_fu_380);

assign select_ln398_39_fu_3194_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_V_4_3_fu_284 : outPartialArr0_4_V_1_fu_348);

assign select_ln398_40_fu_3202_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_4_V_fu_3160_p1 : firPartialRes0_4_V_1_fu_3168_p2);

assign select_ln398_42_fu_3268_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes1_5_V_1_fu_320 : outPartialArr1_V_5_3_fu_384);

assign select_ln398_43_fu_3282_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_V_5_3_fu_288 : outPartialArr0_5_V_1_fu_352);

assign select_ln398_44_fu_3290_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_5_V_fu_3248_p1 : firPartialRes0_5_V_1_fu_3256_p2);

assign select_ln398_46_fu_3356_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes1_6_V_1_fu_324 : outPartialArr1_V_6_3_fu_388);

assign select_ln398_47_fu_3370_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_V_6_3_fu_292 : outPartialArr0_6_V_1_fu_356);

assign select_ln398_48_fu_3378_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_6_V_fu_3336_p1 : firPartialRes0_6_V_1_fu_3344_p2);

assign select_ln398_50_fu_3444_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes1_7_V_1_fu_328 : outPartialArr1_V_7_3_fu_392);

assign select_ln398_51_fu_3458_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_V_7_3_fu_296 : outPartialArr0_7_V_1_fu_360);

assign select_ln398_52_fu_3466_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes0_7_V_fu_3424_p1 : firPartialRes0_7_V_1_fu_3432_p2);

assign select_ln398_fu_2828_p3 = ((o_clear_fu_2779_p2[0:0] === 1'b1) ? firPartialRes1_0_V_3_fu_300 : outPartialArr1_V_0_3_fu_364);

assign select_ln399_3_fu_1871_p3 = ((and_ln393_12_reg_4089[0:0] === 1'b1) ? icmp_ln399_5_fu_1865_p2 : and_ln393_11_fu_1854_p2);

assign select_ln399_fu_1705_p3 = ((or_ln399_3_fu_1699_p2[0:0] === 1'b1) ? 4'd0 : infoldIdx_0_i_reg_1171);

assign sext_ln393_11_fu_3673_p1 = $signed(select_ln393_74_reg_4454_pp0_iter6_reg);

assign sext_ln393_12_fu_3688_p1 = $signed(select_ln393_80_reg_4487_pp0_iter6_reg);

assign sext_ln393_fu_3653_p1 = $signed(select_ln393_68_reg_4422_pp0_iter6_reg);

assign sext_ln404_fu_1905_p1 = $signed(add_ln404_fu_1899_p2);

assign sext_ln68_107_fu_2804_p1 = $signed(grp_simd_MAC_fu_1193_ap_return_1);

assign sext_ln68_109_fu_2812_p1 = $signed(grp_simd_MAC_fu_1193_ap_return_3);

assign sext_ln68_110_fu_2888_p1 = $signed(grp_simd_MAC_fu_1213_ap_return_0);

assign sext_ln68_111_fu_2892_p1 = $signed(grp_simd_MAC_fu_1213_ap_return_1);

assign sext_ln68_113_fu_2900_p1 = $signed(grp_simd_MAC_fu_1213_ap_return_3);

assign sext_ln68_114_fu_2976_p1 = $signed(grp_simd_MAC_fu_1233_ap_return_0);

assign sext_ln68_115_fu_2980_p1 = $signed(grp_simd_MAC_fu_1233_ap_return_1);

assign sext_ln68_117_fu_2988_p1 = $signed(grp_simd_MAC_fu_1233_ap_return_3);

assign sext_ln68_118_fu_3064_p1 = $signed(grp_simd_MAC_fu_1253_ap_return_0);

assign sext_ln68_119_fu_3068_p1 = $signed(grp_simd_MAC_fu_1253_ap_return_1);

assign sext_ln68_121_fu_3076_p1 = $signed(grp_simd_MAC_fu_1253_ap_return_3);

assign sext_ln68_122_fu_3152_p1 = $signed(grp_simd_MAC_fu_1273_ap_return_0);

assign sext_ln68_123_fu_3156_p1 = $signed(grp_simd_MAC_fu_1273_ap_return_1);

assign sext_ln68_125_fu_3164_p1 = $signed(grp_simd_MAC_fu_1273_ap_return_3);

assign sext_ln68_126_fu_3240_p1 = $signed(grp_simd_MAC_fu_1293_ap_return_0);

assign sext_ln68_127_fu_3244_p1 = $signed(grp_simd_MAC_fu_1293_ap_return_1);

assign sext_ln68_129_fu_3252_p1 = $signed(grp_simd_MAC_fu_1293_ap_return_3);

assign sext_ln68_130_fu_3328_p1 = $signed(grp_simd_MAC_fu_1313_ap_return_0);

assign sext_ln68_131_fu_3332_p1 = $signed(grp_simd_MAC_fu_1313_ap_return_1);

assign sext_ln68_133_fu_3340_p1 = $signed(grp_simd_MAC_fu_1313_ap_return_3);

assign sext_ln68_134_fu_3416_p1 = $signed(grp_simd_MAC_fu_1333_ap_return_0);

assign sext_ln68_135_fu_3420_p1 = $signed(grp_simd_MAC_fu_1333_ap_return_1);

assign sext_ln68_137_fu_3428_p1 = $signed(grp_simd_MAC_fu_1333_ap_return_3);

assign sext_ln68_fu_2800_p1 = $signed(grp_simd_MAC_fu_1193_ap_return_0);

assign shl_ln392_3_fu_1551_p2 = reps_dout << 32'd3;

assign shl_ln392_fu_1545_p2 = reps_dout << 32'd5;

assign shl_ln404_6_fu_1758_p3 = {{trunc_ln404_reg_3926}, {2'd0}};

assign shl_ln404_6_mid1_fu_1811_p3 = {{trunc_ln404_3_reg_4078}, {2'd0}};

assign shl_ln404_mid1_fu_1800_p3 = {{trunc_ln404_3_reg_4078}, {4'd0}};

assign shl_ln7_fu_1747_p3 = {{trunc_ln404_reg_3926}, {4'd0}};

assign sub_ln404_3_fu_1822_p2 = (zext_ln404_8_fu_1807_p1 - zext_ln404_9_fu_1818_p1);

assign sub_ln404_fu_1769_p2 = (zext_ln404_fu_1754_p1 - zext_ln404_7_fu_1765_p1);

assign trunc_ln404_3_fu_1663_p1 = peIdx_fu_1651_p2[2:0];

assign trunc_ln404_fu_1572_p1 = peIdx_0_i_reg_1149[2:0];

assign trunc_ln647_fu_2145_p1 = vec_V_V_dout[3:0];

assign w_fu_1859_p2 = (7'd2 + select_ln393_64_fu_1793_p3);

assign xor_ln393_3_fu_1667_p2 = (icmp_ln394_fu_1639_p2 ^ 1'd1);

assign xor_ln393_fu_1621_p2 = (icmp_ln393_fu_1607_p2 ^ 1'd1);

assign zext_ln393_10_fu_3683_p1 = select_ln393_77_reg_4470_pp0_iter6_reg;

assign zext_ln393_11_fu_3693_p1 = select_ln393_81_reg_4492_pp0_iter6_reg;

assign zext_ln393_6_fu_3658_p1 = select_ln393_69_reg_4427_pp0_iter6_reg;

assign zext_ln393_7_fu_3663_p1 = select_ln393_71_reg_4438_pp0_iter6_reg;

assign zext_ln393_8_fu_3668_p1 = select_ln393_73_reg_4449_pp0_iter6_reg;

assign zext_ln393_9_fu_3678_p1 = select_ln393_75_reg_4459_pp0_iter6_reg;

assign zext_ln393_fu_3648_p1 = select_ln393_67_reg_4417_pp0_iter6_reg;

assign zext_ln395_fu_1885_p1 = select_ln399_reg_4100;

assign zext_ln404_10_fu_1909_p1 = $unsigned(sext_ln404_fu_1905_p1);

assign zext_ln404_7_fu_1765_p1 = shl_ln404_6_fu_1758_p3;

assign zext_ln404_8_fu_1807_p1 = shl_ln404_mid1_fu_1800_p3;

assign zext_ln404_9_fu_1818_p1 = shl_ln404_6_mid1_fu_1811_p3;

assign zext_ln404_fu_1754_p1 = shl_ln7_fu_1747_p3;

assign zext_ln458_3_fu_1835_p1 = peIdx_reg_4068;

assign zext_ln458_fu_1576_p1 = peIdx_0_i_reg_1149;

always @ (posedge ap_clk) begin
    add_ln392_reg_3911[2:0] <= 3'b000;
end

endmodule //convDSPOpt_4
