// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accel_dense_128u_3136u_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        maxp2d_64_feature_map_stream127_dout,
        maxp2d_64_feature_map_stream127_num_data_valid,
        maxp2d_64_feature_map_stream127_fifo_cap,
        maxp2d_64_feature_map_stream127_empty_n,
        maxp2d_64_feature_map_stream127_read,
        weights_0_address0,
        weights_0_ce0,
        weights_0_q0,
        weights_0_address1,
        weights_0_ce1,
        weights_0_q1,
        weights_1_address0,
        weights_1_ce0,
        weights_1_q0,
        weights_1_address1,
        weights_1_ce1,
        weights_1_q1,
        weights_2_address0,
        weights_2_ce0,
        weights_2_q0,
        weights_2_address1,
        weights_2_ce1,
        weights_2_q1,
        weights_3_address0,
        weights_3_ce0,
        weights_3_q0,
        weights_3_address1,
        weights_3_ce1,
        weights_3_q1,
        weights_4_address0,
        weights_4_ce0,
        weights_4_q0,
        weights_4_address1,
        weights_4_ce1,
        weights_4_q1,
        weights_5_address0,
        weights_5_ce0,
        weights_5_q0,
        weights_5_address1,
        weights_5_ce1,
        weights_5_q1,
        weights_6_address0,
        weights_6_ce0,
        weights_6_q0,
        weights_6_address1,
        weights_6_ce1,
        weights_6_q1,
        weights_7_address0,
        weights_7_ce0,
        weights_7_q0,
        weights_7_address1,
        weights_7_ce1,
        weights_7_q1,
        biases_address0,
        biases_ce0,
        biases_q0,
        dense_feature_map_stream128_din,
        dense_feature_map_stream128_num_data_valid,
        dense_feature_map_stream128_fifo_cap,
        dense_feature_map_stream128_full_n,
        dense_feature_map_stream128_write,
        dense_activations_stream129_din,
        dense_activations_stream129_num_data_valid,
        dense_activations_stream129_fifo_cap,
        dense_activations_stream129_full_n,
        dense_activations_stream129_write,
        dense_f_map_out134_din,
        dense_f_map_out134_num_data_valid,
        dense_f_map_out134_fifo_cap,
        dense_f_map_out134_full_n,
        dense_f_map_out134_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] maxp2d_64_feature_map_stream127_dout;
input  [2:0] maxp2d_64_feature_map_stream127_num_data_valid;
input  [2:0] maxp2d_64_feature_map_stream127_fifo_cap;
input   maxp2d_64_feature_map_stream127_empty_n;
output   maxp2d_64_feature_map_stream127_read;
output  [15:0] weights_0_address0;
output   weights_0_ce0;
input  [31:0] weights_0_q0;
output  [15:0] weights_0_address1;
output   weights_0_ce1;
input  [31:0] weights_0_q1;
output  [15:0] weights_1_address0;
output   weights_1_ce0;
input  [31:0] weights_1_q0;
output  [15:0] weights_1_address1;
output   weights_1_ce1;
input  [31:0] weights_1_q1;
output  [15:0] weights_2_address0;
output   weights_2_ce0;
input  [31:0] weights_2_q0;
output  [15:0] weights_2_address1;
output   weights_2_ce1;
input  [31:0] weights_2_q1;
output  [15:0] weights_3_address0;
output   weights_3_ce0;
input  [31:0] weights_3_q0;
output  [15:0] weights_3_address1;
output   weights_3_ce1;
input  [31:0] weights_3_q1;
output  [15:0] weights_4_address0;
output   weights_4_ce0;
input  [31:0] weights_4_q0;
output  [15:0] weights_4_address1;
output   weights_4_ce1;
input  [31:0] weights_4_q1;
output  [15:0] weights_5_address0;
output   weights_5_ce0;
input  [31:0] weights_5_q0;
output  [15:0] weights_5_address1;
output   weights_5_ce1;
input  [31:0] weights_5_q1;
output  [15:0] weights_6_address0;
output   weights_6_ce0;
input  [31:0] weights_6_q0;
output  [15:0] weights_6_address1;
output   weights_6_ce1;
input  [31:0] weights_6_q1;
output  [15:0] weights_7_address0;
output   weights_7_ce0;
input  [31:0] weights_7_q0;
output  [15:0] weights_7_address1;
output   weights_7_ce1;
input  [31:0] weights_7_q1;
output  [6:0] biases_address0;
output   biases_ce0;
input  [31:0] biases_q0;
output  [31:0] dense_feature_map_stream128_din;
input  [2:0] dense_feature_map_stream128_num_data_valid;
input  [2:0] dense_feature_map_stream128_fifo_cap;
input   dense_feature_map_stream128_full_n;
output   dense_feature_map_stream128_write;
output  [0:0] dense_activations_stream129_din;
input  [7:0] dense_activations_stream129_num_data_valid;
input  [7:0] dense_activations_stream129_fifo_cap;
input   dense_activations_stream129_full_n;
output   dense_activations_stream129_write;
output  [31:0] dense_f_map_out134_din;
input  [7:0] dense_f_map_out134_num_data_valid;
input  [7:0] dense_f_map_out134_fifo_cap;
input   dense_f_map_out134_full_n;
output   dense_f_map_out134_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg maxp2d_64_feature_map_stream127_read;
reg dense_feature_map_stream128_write;
reg dense_activations_stream129_write;
reg dense_f_map_out134_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_done;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_idle;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_ready;
wire   [6:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_biases_address0;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_biases_ce0;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_127_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_127_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_126_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_126_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_125_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_125_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_124_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_124_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_123_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_123_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_122_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_122_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_121_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_121_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_120_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_120_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_119_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_119_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_118_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_118_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_117_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_117_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_116_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_116_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_115_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_115_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_114_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_114_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_113_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_113_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_112_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_112_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_111_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_111_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_110_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_110_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_109_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_109_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_108_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_108_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_107_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_107_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_106_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_106_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_105_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_105_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_104_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_104_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_103_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_103_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_102_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_102_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_101_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_101_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_100_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_100_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_99_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_99_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_98_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_98_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_97_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_97_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_96_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_96_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_95_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_95_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_94_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_94_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_93_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_93_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_92_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_92_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_91_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_91_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_90_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_90_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_89_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_89_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_88_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_88_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_87_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_87_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_86_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_86_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_85_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_85_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_84_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_84_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_83_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_83_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_82_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_82_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_81_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_81_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_80_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_80_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_79_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_79_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_78_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_78_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_77_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_77_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_76_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_76_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_75_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_75_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_74_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_74_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_73_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_73_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_72_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_72_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_71_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_71_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_70_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_70_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_69_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_69_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_68_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_68_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_67_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_67_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_66_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_66_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_65_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_65_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_64_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_64_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_63_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_63_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_62_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_62_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_61_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_61_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_60_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_60_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_59_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_59_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_58_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_58_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_57_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_57_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_56_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_56_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_55_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_55_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_54_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_54_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_53_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_53_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_52_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_52_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_51_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_51_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_50_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_50_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_49_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_49_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_48_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_48_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_47_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_47_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_46_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_46_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_45_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_45_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_44_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_44_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_43_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_43_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_42_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_42_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_41_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_41_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_40_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_40_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_39_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_39_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_38_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_38_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_37_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_37_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_36_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_36_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_35_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_35_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_34_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_34_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_33_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_33_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_32_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_32_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_31_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_31_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_30_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_30_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_29_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_29_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_28_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_28_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_27_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_27_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_26_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_26_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_25_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_25_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_24_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_24_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_23_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_23_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_22_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_22_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_21_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_21_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_20_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_20_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_19_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_19_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_18_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_18_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_17_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_17_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_16_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_16_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_15_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_15_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_14_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_14_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_13_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_13_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_12_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_12_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_11_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_11_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_10_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_10_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_9_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_9_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_8_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_8_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_7_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_7_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_6_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_6_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_5_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_5_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_4_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_4_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_3_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_3_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_2_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_2_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_1_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_1_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_out;
wire    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_out_ap_vld;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_done;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_idle;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_ready;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_maxp2d_64_feature_map_stream127_read;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_address0;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_ce0;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_address1;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_ce1;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_address0;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_ce0;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_address1;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_ce1;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_address0;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_ce0;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_address1;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_ce1;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_address0;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_ce0;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_address1;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_ce1;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_address0;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_ce0;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_address1;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_ce1;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_address0;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_ce0;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_address1;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_ce1;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_address0;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_ce0;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_address1;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_ce1;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_address0;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_ce0;
wire   [15:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_address1;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_ce1;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_127154_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_127154_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_126153_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_126153_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_125152_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_125152_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_124151_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_124151_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_123150_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_123150_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_122149_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_122149_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_121148_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_121148_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_120147_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_120147_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_119146_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_119146_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_118145_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_118145_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_117144_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_117144_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_116143_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_116143_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_115142_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_115142_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_114141_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_114141_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_113140_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_113140_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_112139_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_112139_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_111138_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_111138_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_110137_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_110137_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_109136_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_109136_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_108135_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_108135_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_107134_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_107134_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_106133_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_106133_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_105132_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_105132_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_104131_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_104131_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_103130_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_103130_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_102129_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_102129_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_101128_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_101128_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_100127_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_100127_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_99126_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_99126_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_98125_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_98125_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_97124_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_97124_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_96123_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_96123_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_95122_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_95122_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_94121_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_94121_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_93120_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_93120_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_92119_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_92119_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_91118_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_91118_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_90117_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_90117_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_89116_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_89116_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_88115_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_88115_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_87114_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_87114_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_86113_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_86113_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_85112_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_85112_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_84111_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_84111_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_83110_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_83110_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_82109_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_82109_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_81108_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_81108_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_80107_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_80107_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_79106_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_79106_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_78105_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_78105_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_77104_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_77104_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_76103_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_76103_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_75102_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_75102_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_74101_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_74101_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_73100_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_73100_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7299_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7299_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7198_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7198_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7097_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7097_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6996_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6996_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6895_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6895_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6794_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6794_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6693_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6693_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6592_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6592_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6491_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6491_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6390_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6390_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6289_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6289_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6188_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6188_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6087_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6087_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5986_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5986_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5885_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5885_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5784_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5784_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5683_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5683_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5582_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5582_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5481_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5481_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5380_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5380_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5279_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5279_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5178_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5178_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5077_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5077_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4976_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4976_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4875_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4875_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4774_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4774_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4673_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4673_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4572_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4572_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4471_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4471_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4370_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4370_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4269_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4269_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4168_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4168_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4067_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4067_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3966_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3966_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3865_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3865_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3764_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3764_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3663_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3663_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3562_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3562_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3461_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3461_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3360_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3360_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3259_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3259_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3158_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3158_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3057_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3057_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2956_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2956_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2855_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2855_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2754_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2754_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2653_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2653_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2552_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2552_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2451_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2451_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2350_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2350_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2249_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2249_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2148_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2148_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2047_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2047_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1946_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1946_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1845_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1845_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1744_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1744_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1643_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1643_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1542_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1542_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1441_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1441_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1340_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1340_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1239_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1239_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1138_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1138_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1037_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1037_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_936_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_936_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_835_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_835_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_734_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_734_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_633_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_633_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_532_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_532_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_431_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_431_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_330_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_330_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_229_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_229_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_128_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_128_out_ap_vld;
wire   [31:0] grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add177_out;
wire    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add177_out_ap_vld;
wire    grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start;
wire    grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_done;
wire    grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_idle;
wire    grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_ready;
wire   [31:0] grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_feature_map_stream128_din;
wire    grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_feature_map_stream128_write;
wire   [0:0] grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_activations_stream129_din;
wire    grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_activations_stream129_write;
wire   [31:0] grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_f_map_out134_din;
wire    grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_f_map_out134_write;
reg    grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start_reg;
reg    ap_block_state1_ignore_call260;
wire    ap_CS_fsm_state2;
reg    grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [6:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 7'd1;
#0 grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start_reg = 1'b0;
#0 grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start_reg = 1'b0;
#0 grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start_reg = 1'b0;
end

accel_dense_128u_3136u_Pipeline_init_sums grp_dense_128u_3136u_Pipeline_init_sums_fu_1070(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start),
    .ap_done(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_done),
    .ap_idle(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_idle),
    .ap_ready(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_ready),
    .biases_address0(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_biases_address0),
    .biases_ce0(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_biases_ce0),
    .biases_q0(biases_q0),
    .kernel_sum_127_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_127_out),
    .kernel_sum_127_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_127_out_ap_vld),
    .kernel_sum_126_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_126_out),
    .kernel_sum_126_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_126_out_ap_vld),
    .kernel_sum_125_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_125_out),
    .kernel_sum_125_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_125_out_ap_vld),
    .kernel_sum_124_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_124_out),
    .kernel_sum_124_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_124_out_ap_vld),
    .kernel_sum_123_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_123_out),
    .kernel_sum_123_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_123_out_ap_vld),
    .kernel_sum_122_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_122_out),
    .kernel_sum_122_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_122_out_ap_vld),
    .kernel_sum_121_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_121_out),
    .kernel_sum_121_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_121_out_ap_vld),
    .kernel_sum_120_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_120_out),
    .kernel_sum_120_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_120_out_ap_vld),
    .kernel_sum_119_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_119_out),
    .kernel_sum_119_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_119_out_ap_vld),
    .kernel_sum_118_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_118_out),
    .kernel_sum_118_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_118_out_ap_vld),
    .kernel_sum_117_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_117_out),
    .kernel_sum_117_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_117_out_ap_vld),
    .kernel_sum_116_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_116_out),
    .kernel_sum_116_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_116_out_ap_vld),
    .kernel_sum_115_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_115_out),
    .kernel_sum_115_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_115_out_ap_vld),
    .kernel_sum_114_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_114_out),
    .kernel_sum_114_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_114_out_ap_vld),
    .kernel_sum_113_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_113_out),
    .kernel_sum_113_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_113_out_ap_vld),
    .kernel_sum_112_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_112_out),
    .kernel_sum_112_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_112_out_ap_vld),
    .kernel_sum_111_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_111_out),
    .kernel_sum_111_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_111_out_ap_vld),
    .kernel_sum_110_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_110_out),
    .kernel_sum_110_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_110_out_ap_vld),
    .kernel_sum_109_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_109_out),
    .kernel_sum_109_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_109_out_ap_vld),
    .kernel_sum_108_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_108_out),
    .kernel_sum_108_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_108_out_ap_vld),
    .kernel_sum_107_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_107_out),
    .kernel_sum_107_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_107_out_ap_vld),
    .kernel_sum_106_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_106_out),
    .kernel_sum_106_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_106_out_ap_vld),
    .kernel_sum_105_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_105_out),
    .kernel_sum_105_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_105_out_ap_vld),
    .kernel_sum_104_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_104_out),
    .kernel_sum_104_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_104_out_ap_vld),
    .kernel_sum_103_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_103_out),
    .kernel_sum_103_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_103_out_ap_vld),
    .kernel_sum_102_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_102_out),
    .kernel_sum_102_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_102_out_ap_vld),
    .kernel_sum_101_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_101_out),
    .kernel_sum_101_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_101_out_ap_vld),
    .kernel_sum_100_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_100_out),
    .kernel_sum_100_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_100_out_ap_vld),
    .kernel_sum_99_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_99_out),
    .kernel_sum_99_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_99_out_ap_vld),
    .kernel_sum_98_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_98_out),
    .kernel_sum_98_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_98_out_ap_vld),
    .kernel_sum_97_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_97_out),
    .kernel_sum_97_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_97_out_ap_vld),
    .kernel_sum_96_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_96_out),
    .kernel_sum_96_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_96_out_ap_vld),
    .kernel_sum_95_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_95_out),
    .kernel_sum_95_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_95_out_ap_vld),
    .kernel_sum_94_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_94_out),
    .kernel_sum_94_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_94_out_ap_vld),
    .kernel_sum_93_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_93_out),
    .kernel_sum_93_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_93_out_ap_vld),
    .kernel_sum_92_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_92_out),
    .kernel_sum_92_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_92_out_ap_vld),
    .kernel_sum_91_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_91_out),
    .kernel_sum_91_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_91_out_ap_vld),
    .kernel_sum_90_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_90_out),
    .kernel_sum_90_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_90_out_ap_vld),
    .kernel_sum_89_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_89_out),
    .kernel_sum_89_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_89_out_ap_vld),
    .kernel_sum_88_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_88_out),
    .kernel_sum_88_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_88_out_ap_vld),
    .kernel_sum_87_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_87_out),
    .kernel_sum_87_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_87_out_ap_vld),
    .kernel_sum_86_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_86_out),
    .kernel_sum_86_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_86_out_ap_vld),
    .kernel_sum_85_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_85_out),
    .kernel_sum_85_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_85_out_ap_vld),
    .kernel_sum_84_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_84_out),
    .kernel_sum_84_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_84_out_ap_vld),
    .kernel_sum_83_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_83_out),
    .kernel_sum_83_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_83_out_ap_vld),
    .kernel_sum_82_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_82_out),
    .kernel_sum_82_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_82_out_ap_vld),
    .kernel_sum_81_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_81_out),
    .kernel_sum_81_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_81_out_ap_vld),
    .kernel_sum_80_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_80_out),
    .kernel_sum_80_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_80_out_ap_vld),
    .kernel_sum_79_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_79_out),
    .kernel_sum_79_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_79_out_ap_vld),
    .kernel_sum_78_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_78_out),
    .kernel_sum_78_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_78_out_ap_vld),
    .kernel_sum_77_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_77_out),
    .kernel_sum_77_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_77_out_ap_vld),
    .kernel_sum_76_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_76_out),
    .kernel_sum_76_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_76_out_ap_vld),
    .kernel_sum_75_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_75_out),
    .kernel_sum_75_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_75_out_ap_vld),
    .kernel_sum_74_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_74_out),
    .kernel_sum_74_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_74_out_ap_vld),
    .kernel_sum_73_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_73_out),
    .kernel_sum_73_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_73_out_ap_vld),
    .kernel_sum_72_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_72_out),
    .kernel_sum_72_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_72_out_ap_vld),
    .kernel_sum_71_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_71_out),
    .kernel_sum_71_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_71_out_ap_vld),
    .kernel_sum_70_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_70_out),
    .kernel_sum_70_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_70_out_ap_vld),
    .kernel_sum_69_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_69_out),
    .kernel_sum_69_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_69_out_ap_vld),
    .kernel_sum_68_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_68_out),
    .kernel_sum_68_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_68_out_ap_vld),
    .kernel_sum_67_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_67_out),
    .kernel_sum_67_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_67_out_ap_vld),
    .kernel_sum_66_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_66_out),
    .kernel_sum_66_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_66_out_ap_vld),
    .kernel_sum_65_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_65_out),
    .kernel_sum_65_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_65_out_ap_vld),
    .kernel_sum_64_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_64_out),
    .kernel_sum_64_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_64_out_ap_vld),
    .kernel_sum_63_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_63_out),
    .kernel_sum_63_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_63_out_ap_vld),
    .kernel_sum_62_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_62_out),
    .kernel_sum_62_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_62_out_ap_vld),
    .kernel_sum_61_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_61_out),
    .kernel_sum_61_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_61_out_ap_vld),
    .kernel_sum_60_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_60_out),
    .kernel_sum_60_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_60_out_ap_vld),
    .kernel_sum_59_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_59_out),
    .kernel_sum_59_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_59_out_ap_vld),
    .kernel_sum_58_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_58_out),
    .kernel_sum_58_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_58_out_ap_vld),
    .kernel_sum_57_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_57_out),
    .kernel_sum_57_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_57_out_ap_vld),
    .kernel_sum_56_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_56_out),
    .kernel_sum_56_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_56_out_ap_vld),
    .kernel_sum_55_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_55_out),
    .kernel_sum_55_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_55_out_ap_vld),
    .kernel_sum_54_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_54_out),
    .kernel_sum_54_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_54_out_ap_vld),
    .kernel_sum_53_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_53_out),
    .kernel_sum_53_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_53_out_ap_vld),
    .kernel_sum_52_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_52_out),
    .kernel_sum_52_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_52_out_ap_vld),
    .kernel_sum_51_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_51_out),
    .kernel_sum_51_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_51_out_ap_vld),
    .kernel_sum_50_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_50_out),
    .kernel_sum_50_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_50_out_ap_vld),
    .kernel_sum_49_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_49_out),
    .kernel_sum_49_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_49_out_ap_vld),
    .kernel_sum_48_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_48_out),
    .kernel_sum_48_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_48_out_ap_vld),
    .kernel_sum_47_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_47_out),
    .kernel_sum_47_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_47_out_ap_vld),
    .kernel_sum_46_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_46_out),
    .kernel_sum_46_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_46_out_ap_vld),
    .kernel_sum_45_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_45_out),
    .kernel_sum_45_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_45_out_ap_vld),
    .kernel_sum_44_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_44_out),
    .kernel_sum_44_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_44_out_ap_vld),
    .kernel_sum_43_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_43_out),
    .kernel_sum_43_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_43_out_ap_vld),
    .kernel_sum_42_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_42_out),
    .kernel_sum_42_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_42_out_ap_vld),
    .kernel_sum_41_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_41_out),
    .kernel_sum_41_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_41_out_ap_vld),
    .kernel_sum_40_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_40_out),
    .kernel_sum_40_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_40_out_ap_vld),
    .kernel_sum_39_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_39_out),
    .kernel_sum_39_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_39_out_ap_vld),
    .kernel_sum_38_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_38_out),
    .kernel_sum_38_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_38_out_ap_vld),
    .kernel_sum_37_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_37_out),
    .kernel_sum_37_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_37_out_ap_vld),
    .kernel_sum_36_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_36_out),
    .kernel_sum_36_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_36_out_ap_vld),
    .kernel_sum_35_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_35_out),
    .kernel_sum_35_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_35_out_ap_vld),
    .kernel_sum_34_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_34_out),
    .kernel_sum_34_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_34_out_ap_vld),
    .kernel_sum_33_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_33_out),
    .kernel_sum_33_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_33_out_ap_vld),
    .kernel_sum_32_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_32_out),
    .kernel_sum_32_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_32_out_ap_vld),
    .kernel_sum_31_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_31_out),
    .kernel_sum_31_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_31_out_ap_vld),
    .kernel_sum_30_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_30_out),
    .kernel_sum_30_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_30_out_ap_vld),
    .kernel_sum_29_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_29_out),
    .kernel_sum_29_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_29_out_ap_vld),
    .kernel_sum_28_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_28_out),
    .kernel_sum_28_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_28_out_ap_vld),
    .kernel_sum_27_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_27_out),
    .kernel_sum_27_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_27_out_ap_vld),
    .kernel_sum_26_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_26_out),
    .kernel_sum_26_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_26_out_ap_vld),
    .kernel_sum_25_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_25_out),
    .kernel_sum_25_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_25_out_ap_vld),
    .kernel_sum_24_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_24_out),
    .kernel_sum_24_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_24_out_ap_vld),
    .kernel_sum_23_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_23_out),
    .kernel_sum_23_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_23_out_ap_vld),
    .kernel_sum_22_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_22_out),
    .kernel_sum_22_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_22_out_ap_vld),
    .kernel_sum_21_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_21_out),
    .kernel_sum_21_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_21_out_ap_vld),
    .kernel_sum_20_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_20_out),
    .kernel_sum_20_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_20_out_ap_vld),
    .kernel_sum_19_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_19_out),
    .kernel_sum_19_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_19_out_ap_vld),
    .kernel_sum_18_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_18_out),
    .kernel_sum_18_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_18_out_ap_vld),
    .kernel_sum_17_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_17_out),
    .kernel_sum_17_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_17_out_ap_vld),
    .kernel_sum_16_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_16_out),
    .kernel_sum_16_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_16_out_ap_vld),
    .kernel_sum_15_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_15_out),
    .kernel_sum_15_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_15_out_ap_vld),
    .kernel_sum_14_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_14_out),
    .kernel_sum_14_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_14_out_ap_vld),
    .kernel_sum_13_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_13_out),
    .kernel_sum_13_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_13_out_ap_vld),
    .kernel_sum_12_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_12_out),
    .kernel_sum_12_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_12_out_ap_vld),
    .kernel_sum_11_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_11_out),
    .kernel_sum_11_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_11_out_ap_vld),
    .kernel_sum_10_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_10_out),
    .kernel_sum_10_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_10_out_ap_vld),
    .kernel_sum_9_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_9_out),
    .kernel_sum_9_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_9_out_ap_vld),
    .kernel_sum_8_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_8_out),
    .kernel_sum_8_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_8_out_ap_vld),
    .kernel_sum_7_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_7_out),
    .kernel_sum_7_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_7_out_ap_vld),
    .kernel_sum_6_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_6_out),
    .kernel_sum_6_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_6_out_ap_vld),
    .kernel_sum_5_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_5_out),
    .kernel_sum_5_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_5_out_ap_vld),
    .kernel_sum_4_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_4_out),
    .kernel_sum_4_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_4_out_ap_vld),
    .kernel_sum_3_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_3_out),
    .kernel_sum_3_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_3_out_ap_vld),
    .kernel_sum_2_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_2_out),
    .kernel_sum_2_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_2_out_ap_vld),
    .kernel_sum_1_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_1_out),
    .kernel_sum_1_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_1_out_ap_vld),
    .kernel_sum_out(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_out),
    .kernel_sum_out_ap_vld(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_out_ap_vld)
);

accel_dense_128u_3136u_Pipeline_inputs grp_dense_128u_3136u_Pipeline_inputs_fu_1204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start),
    .ap_done(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_done),
    .ap_idle(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_idle),
    .ap_ready(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_ready),
    .kernel_sum_127_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_127_out),
    .kernel_sum_126_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_126_out),
    .kernel_sum_125_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_125_out),
    .kernel_sum_124_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_124_out),
    .kernel_sum_123_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_123_out),
    .kernel_sum_122_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_122_out),
    .kernel_sum_121_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_121_out),
    .kernel_sum_120_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_120_out),
    .kernel_sum_119_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_119_out),
    .kernel_sum_118_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_118_out),
    .kernel_sum_117_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_117_out),
    .kernel_sum_116_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_116_out),
    .kernel_sum_115_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_115_out),
    .kernel_sum_114_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_114_out),
    .kernel_sum_113_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_113_out),
    .kernel_sum_112_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_112_out),
    .kernel_sum_111_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_111_out),
    .kernel_sum_110_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_110_out),
    .kernel_sum_109_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_109_out),
    .kernel_sum_108_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_108_out),
    .kernel_sum_107_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_107_out),
    .kernel_sum_106_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_106_out),
    .kernel_sum_105_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_105_out),
    .kernel_sum_104_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_104_out),
    .kernel_sum_103_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_103_out),
    .kernel_sum_102_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_102_out),
    .kernel_sum_101_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_101_out),
    .kernel_sum_100_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_100_out),
    .kernel_sum_99_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_99_out),
    .kernel_sum_98_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_98_out),
    .kernel_sum_97_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_97_out),
    .kernel_sum_96_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_96_out),
    .kernel_sum_95_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_95_out),
    .kernel_sum_94_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_94_out),
    .kernel_sum_93_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_93_out),
    .kernel_sum_92_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_92_out),
    .kernel_sum_91_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_91_out),
    .kernel_sum_90_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_90_out),
    .kernel_sum_89_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_89_out),
    .kernel_sum_88_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_88_out),
    .kernel_sum_87_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_87_out),
    .kernel_sum_86_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_86_out),
    .kernel_sum_85_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_85_out),
    .kernel_sum_84_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_84_out),
    .kernel_sum_83_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_83_out),
    .kernel_sum_82_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_82_out),
    .kernel_sum_81_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_81_out),
    .kernel_sum_80_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_80_out),
    .kernel_sum_79_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_79_out),
    .kernel_sum_78_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_78_out),
    .kernel_sum_77_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_77_out),
    .kernel_sum_76_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_76_out),
    .kernel_sum_75_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_75_out),
    .kernel_sum_74_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_74_out),
    .kernel_sum_73_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_73_out),
    .kernel_sum_72_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_72_out),
    .kernel_sum_71_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_71_out),
    .kernel_sum_70_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_70_out),
    .kernel_sum_69_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_69_out),
    .kernel_sum_68_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_68_out),
    .kernel_sum_67_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_67_out),
    .kernel_sum_66_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_66_out),
    .kernel_sum_65_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_65_out),
    .kernel_sum_64_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_64_out),
    .kernel_sum_63_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_63_out),
    .kernel_sum_62_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_62_out),
    .kernel_sum_61_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_61_out),
    .kernel_sum_60_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_60_out),
    .kernel_sum_59_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_59_out),
    .kernel_sum_58_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_58_out),
    .kernel_sum_57_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_57_out),
    .kernel_sum_56_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_56_out),
    .kernel_sum_55_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_55_out),
    .kernel_sum_54_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_54_out),
    .kernel_sum_53_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_53_out),
    .kernel_sum_52_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_52_out),
    .kernel_sum_51_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_51_out),
    .kernel_sum_50_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_50_out),
    .kernel_sum_49_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_49_out),
    .kernel_sum_48_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_48_out),
    .kernel_sum_47_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_47_out),
    .kernel_sum_46_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_46_out),
    .kernel_sum_45_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_45_out),
    .kernel_sum_44_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_44_out),
    .kernel_sum_43_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_43_out),
    .kernel_sum_42_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_42_out),
    .kernel_sum_41_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_41_out),
    .kernel_sum_40_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_40_out),
    .kernel_sum_39_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_39_out),
    .kernel_sum_38_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_38_out),
    .kernel_sum_37_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_37_out),
    .kernel_sum_36_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_36_out),
    .kernel_sum_35_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_35_out),
    .kernel_sum_34_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_34_out),
    .kernel_sum_33_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_33_out),
    .kernel_sum_32_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_32_out),
    .kernel_sum_31_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_31_out),
    .kernel_sum_30_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_30_out),
    .kernel_sum_29_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_29_out),
    .kernel_sum_28_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_28_out),
    .kernel_sum_27_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_27_out),
    .kernel_sum_26_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_26_out),
    .kernel_sum_25_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_25_out),
    .kernel_sum_24_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_24_out),
    .kernel_sum_23_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_23_out),
    .kernel_sum_22_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_22_out),
    .kernel_sum_21_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_21_out),
    .kernel_sum_20_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_20_out),
    .kernel_sum_19_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_19_out),
    .kernel_sum_18_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_18_out),
    .kernel_sum_17_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_17_out),
    .kernel_sum_16_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_16_out),
    .kernel_sum_15_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_15_out),
    .kernel_sum_14_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_14_out),
    .kernel_sum_13_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_13_out),
    .kernel_sum_12_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_12_out),
    .kernel_sum_11_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_11_out),
    .kernel_sum_10_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_10_out),
    .kernel_sum_9_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_9_out),
    .kernel_sum_8_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_8_out),
    .kernel_sum_7_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_7_out),
    .kernel_sum_6_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_6_out),
    .kernel_sum_5_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_5_out),
    .kernel_sum_4_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_4_out),
    .kernel_sum_3_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_3_out),
    .kernel_sum_2_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_2_out),
    .kernel_sum_1_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_1_out),
    .kernel_sum_reload(grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_kernel_sum_out),
    .maxp2d_64_feature_map_stream127_dout(maxp2d_64_feature_map_stream127_dout),
    .maxp2d_64_feature_map_stream127_num_data_valid(3'd0),
    .maxp2d_64_feature_map_stream127_fifo_cap(3'd0),
    .maxp2d_64_feature_map_stream127_empty_n(maxp2d_64_feature_map_stream127_empty_n),
    .maxp2d_64_feature_map_stream127_read(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_maxp2d_64_feature_map_stream127_read),
    .weights_0_address0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_address0),
    .weights_0_ce0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_ce0),
    .weights_0_q0(weights_0_q0),
    .weights_0_address1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_address1),
    .weights_0_ce1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_ce1),
    .weights_0_q1(weights_0_q1),
    .weights_1_address0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_address0),
    .weights_1_ce0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_ce0),
    .weights_1_q0(weights_1_q0),
    .weights_1_address1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_address1),
    .weights_1_ce1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_ce1),
    .weights_1_q1(weights_1_q1),
    .weights_2_address0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_address0),
    .weights_2_ce0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_ce0),
    .weights_2_q0(weights_2_q0),
    .weights_2_address1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_address1),
    .weights_2_ce1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_ce1),
    .weights_2_q1(weights_2_q1),
    .weights_3_address0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_address0),
    .weights_3_ce0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_ce0),
    .weights_3_q0(weights_3_q0),
    .weights_3_address1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_address1),
    .weights_3_ce1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_ce1),
    .weights_3_q1(weights_3_q1),
    .weights_4_address0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_address0),
    .weights_4_ce0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_ce0),
    .weights_4_q0(weights_4_q0),
    .weights_4_address1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_address1),
    .weights_4_ce1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_ce1),
    .weights_4_q1(weights_4_q1),
    .weights_5_address0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_address0),
    .weights_5_ce0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_ce0),
    .weights_5_q0(weights_5_q0),
    .weights_5_address1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_address1),
    .weights_5_ce1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_ce1),
    .weights_5_q1(weights_5_q1),
    .weights_6_address0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_address0),
    .weights_6_ce0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_ce0),
    .weights_6_q0(weights_6_q0),
    .weights_6_address1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_address1),
    .weights_6_ce1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_ce1),
    .weights_6_q1(weights_6_q1),
    .weights_7_address0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_address0),
    .weights_7_ce0(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_ce0),
    .weights_7_q0(weights_7_q0),
    .weights_7_address1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_address1),
    .weights_7_ce1(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_ce1),
    .weights_7_q1(weights_7_q1),
    .add17_127154_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_127154_out),
    .add17_127154_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_127154_out_ap_vld),
    .add17_126153_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_126153_out),
    .add17_126153_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_126153_out_ap_vld),
    .add17_125152_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_125152_out),
    .add17_125152_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_125152_out_ap_vld),
    .add17_124151_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_124151_out),
    .add17_124151_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_124151_out_ap_vld),
    .add17_123150_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_123150_out),
    .add17_123150_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_123150_out_ap_vld),
    .add17_122149_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_122149_out),
    .add17_122149_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_122149_out_ap_vld),
    .add17_121148_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_121148_out),
    .add17_121148_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_121148_out_ap_vld),
    .add17_120147_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_120147_out),
    .add17_120147_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_120147_out_ap_vld),
    .add17_119146_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_119146_out),
    .add17_119146_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_119146_out_ap_vld),
    .add17_118145_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_118145_out),
    .add17_118145_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_118145_out_ap_vld),
    .add17_117144_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_117144_out),
    .add17_117144_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_117144_out_ap_vld),
    .add17_116143_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_116143_out),
    .add17_116143_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_116143_out_ap_vld),
    .add17_115142_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_115142_out),
    .add17_115142_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_115142_out_ap_vld),
    .add17_114141_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_114141_out),
    .add17_114141_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_114141_out_ap_vld),
    .add17_113140_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_113140_out),
    .add17_113140_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_113140_out_ap_vld),
    .add17_112139_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_112139_out),
    .add17_112139_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_112139_out_ap_vld),
    .add17_111138_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_111138_out),
    .add17_111138_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_111138_out_ap_vld),
    .add17_110137_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_110137_out),
    .add17_110137_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_110137_out_ap_vld),
    .add17_109136_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_109136_out),
    .add17_109136_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_109136_out_ap_vld),
    .add17_108135_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_108135_out),
    .add17_108135_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_108135_out_ap_vld),
    .add17_107134_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_107134_out),
    .add17_107134_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_107134_out_ap_vld),
    .add17_106133_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_106133_out),
    .add17_106133_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_106133_out_ap_vld),
    .add17_105132_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_105132_out),
    .add17_105132_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_105132_out_ap_vld),
    .add17_104131_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_104131_out),
    .add17_104131_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_104131_out_ap_vld),
    .add17_103130_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_103130_out),
    .add17_103130_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_103130_out_ap_vld),
    .add17_102129_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_102129_out),
    .add17_102129_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_102129_out_ap_vld),
    .add17_101128_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_101128_out),
    .add17_101128_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_101128_out_ap_vld),
    .add17_100127_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_100127_out),
    .add17_100127_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_100127_out_ap_vld),
    .add17_99126_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_99126_out),
    .add17_99126_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_99126_out_ap_vld),
    .add17_98125_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_98125_out),
    .add17_98125_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_98125_out_ap_vld),
    .add17_97124_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_97124_out),
    .add17_97124_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_97124_out_ap_vld),
    .add17_96123_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_96123_out),
    .add17_96123_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_96123_out_ap_vld),
    .add17_95122_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_95122_out),
    .add17_95122_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_95122_out_ap_vld),
    .add17_94121_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_94121_out),
    .add17_94121_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_94121_out_ap_vld),
    .add17_93120_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_93120_out),
    .add17_93120_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_93120_out_ap_vld),
    .add17_92119_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_92119_out),
    .add17_92119_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_92119_out_ap_vld),
    .add17_91118_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_91118_out),
    .add17_91118_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_91118_out_ap_vld),
    .add17_90117_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_90117_out),
    .add17_90117_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_90117_out_ap_vld),
    .add17_89116_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_89116_out),
    .add17_89116_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_89116_out_ap_vld),
    .add17_88115_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_88115_out),
    .add17_88115_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_88115_out_ap_vld),
    .add17_87114_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_87114_out),
    .add17_87114_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_87114_out_ap_vld),
    .add17_86113_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_86113_out),
    .add17_86113_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_86113_out_ap_vld),
    .add17_85112_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_85112_out),
    .add17_85112_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_85112_out_ap_vld),
    .add17_84111_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_84111_out),
    .add17_84111_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_84111_out_ap_vld),
    .add17_83110_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_83110_out),
    .add17_83110_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_83110_out_ap_vld),
    .add17_82109_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_82109_out),
    .add17_82109_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_82109_out_ap_vld),
    .add17_81108_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_81108_out),
    .add17_81108_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_81108_out_ap_vld),
    .add17_80107_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_80107_out),
    .add17_80107_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_80107_out_ap_vld),
    .add17_79106_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_79106_out),
    .add17_79106_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_79106_out_ap_vld),
    .add17_78105_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_78105_out),
    .add17_78105_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_78105_out_ap_vld),
    .add17_77104_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_77104_out),
    .add17_77104_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_77104_out_ap_vld),
    .add17_76103_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_76103_out),
    .add17_76103_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_76103_out_ap_vld),
    .add17_75102_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_75102_out),
    .add17_75102_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_75102_out_ap_vld),
    .add17_74101_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_74101_out),
    .add17_74101_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_74101_out_ap_vld),
    .add17_73100_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_73100_out),
    .add17_73100_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_73100_out_ap_vld),
    .add17_7299_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7299_out),
    .add17_7299_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7299_out_ap_vld),
    .add17_7198_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7198_out),
    .add17_7198_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7198_out_ap_vld),
    .add17_7097_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7097_out),
    .add17_7097_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7097_out_ap_vld),
    .add17_6996_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6996_out),
    .add17_6996_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6996_out_ap_vld),
    .add17_6895_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6895_out),
    .add17_6895_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6895_out_ap_vld),
    .add17_6794_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6794_out),
    .add17_6794_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6794_out_ap_vld),
    .add17_6693_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6693_out),
    .add17_6693_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6693_out_ap_vld),
    .add17_6592_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6592_out),
    .add17_6592_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6592_out_ap_vld),
    .add17_6491_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6491_out),
    .add17_6491_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6491_out_ap_vld),
    .add17_6390_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6390_out),
    .add17_6390_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6390_out_ap_vld),
    .add17_6289_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6289_out),
    .add17_6289_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6289_out_ap_vld),
    .add17_6188_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6188_out),
    .add17_6188_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6188_out_ap_vld),
    .add17_6087_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6087_out),
    .add17_6087_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6087_out_ap_vld),
    .add17_5986_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5986_out),
    .add17_5986_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5986_out_ap_vld),
    .add17_5885_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5885_out),
    .add17_5885_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5885_out_ap_vld),
    .add17_5784_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5784_out),
    .add17_5784_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5784_out_ap_vld),
    .add17_5683_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5683_out),
    .add17_5683_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5683_out_ap_vld),
    .add17_5582_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5582_out),
    .add17_5582_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5582_out_ap_vld),
    .add17_5481_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5481_out),
    .add17_5481_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5481_out_ap_vld),
    .add17_5380_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5380_out),
    .add17_5380_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5380_out_ap_vld),
    .add17_5279_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5279_out),
    .add17_5279_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5279_out_ap_vld),
    .add17_5178_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5178_out),
    .add17_5178_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5178_out_ap_vld),
    .add17_5077_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5077_out),
    .add17_5077_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5077_out_ap_vld),
    .add17_4976_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4976_out),
    .add17_4976_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4976_out_ap_vld),
    .add17_4875_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4875_out),
    .add17_4875_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4875_out_ap_vld),
    .add17_4774_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4774_out),
    .add17_4774_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4774_out_ap_vld),
    .add17_4673_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4673_out),
    .add17_4673_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4673_out_ap_vld),
    .add17_4572_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4572_out),
    .add17_4572_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4572_out_ap_vld),
    .add17_4471_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4471_out),
    .add17_4471_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4471_out_ap_vld),
    .add17_4370_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4370_out),
    .add17_4370_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4370_out_ap_vld),
    .add17_4269_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4269_out),
    .add17_4269_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4269_out_ap_vld),
    .add17_4168_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4168_out),
    .add17_4168_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4168_out_ap_vld),
    .add17_4067_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4067_out),
    .add17_4067_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4067_out_ap_vld),
    .add17_3966_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3966_out),
    .add17_3966_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3966_out_ap_vld),
    .add17_3865_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3865_out),
    .add17_3865_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3865_out_ap_vld),
    .add17_3764_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3764_out),
    .add17_3764_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3764_out_ap_vld),
    .add17_3663_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3663_out),
    .add17_3663_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3663_out_ap_vld),
    .add17_3562_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3562_out),
    .add17_3562_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3562_out_ap_vld),
    .add17_3461_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3461_out),
    .add17_3461_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3461_out_ap_vld),
    .add17_3360_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3360_out),
    .add17_3360_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3360_out_ap_vld),
    .add17_3259_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3259_out),
    .add17_3259_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3259_out_ap_vld),
    .add17_3158_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3158_out),
    .add17_3158_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3158_out_ap_vld),
    .add17_3057_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3057_out),
    .add17_3057_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3057_out_ap_vld),
    .add17_2956_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2956_out),
    .add17_2956_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2956_out_ap_vld),
    .add17_2855_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2855_out),
    .add17_2855_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2855_out_ap_vld),
    .add17_2754_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2754_out),
    .add17_2754_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2754_out_ap_vld),
    .add17_2653_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2653_out),
    .add17_2653_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2653_out_ap_vld),
    .add17_2552_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2552_out),
    .add17_2552_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2552_out_ap_vld),
    .add17_2451_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2451_out),
    .add17_2451_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2451_out_ap_vld),
    .add17_2350_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2350_out),
    .add17_2350_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2350_out_ap_vld),
    .add17_2249_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2249_out),
    .add17_2249_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2249_out_ap_vld),
    .add17_2148_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2148_out),
    .add17_2148_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2148_out_ap_vld),
    .add17_2047_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2047_out),
    .add17_2047_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2047_out_ap_vld),
    .add17_1946_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1946_out),
    .add17_1946_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1946_out_ap_vld),
    .add17_1845_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1845_out),
    .add17_1845_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1845_out_ap_vld),
    .add17_1744_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1744_out),
    .add17_1744_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1744_out_ap_vld),
    .add17_1643_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1643_out),
    .add17_1643_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1643_out_ap_vld),
    .add17_1542_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1542_out),
    .add17_1542_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1542_out_ap_vld),
    .add17_1441_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1441_out),
    .add17_1441_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1441_out_ap_vld),
    .add17_1340_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1340_out),
    .add17_1340_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1340_out_ap_vld),
    .add17_1239_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1239_out),
    .add17_1239_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1239_out_ap_vld),
    .add17_1138_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1138_out),
    .add17_1138_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1138_out_ap_vld),
    .add17_1037_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1037_out),
    .add17_1037_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1037_out_ap_vld),
    .add17_936_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_936_out),
    .add17_936_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_936_out_ap_vld),
    .add17_835_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_835_out),
    .add17_835_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_835_out_ap_vld),
    .add17_734_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_734_out),
    .add17_734_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_734_out_ap_vld),
    .add17_633_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_633_out),
    .add17_633_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_633_out_ap_vld),
    .add17_532_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_532_out),
    .add17_532_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_532_out_ap_vld),
    .add17_431_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_431_out),
    .add17_431_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_431_out_ap_vld),
    .add17_330_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_330_out),
    .add17_330_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_330_out_ap_vld),
    .add17_229_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_229_out),
    .add17_229_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_229_out_ap_vld),
    .add17_128_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_128_out),
    .add17_128_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_128_out_ap_vld),
    .add177_out(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add177_out),
    .add177_out_ap_vld(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add177_out_ap_vld)
);

accel_dense_128u_3136u_Pipeline_activate grp_dense_128u_3136u_Pipeline_activate_fu_1482(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start),
    .ap_done(grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_done),
    .ap_idle(grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_idle),
    .ap_ready(grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_ready),
    .dense_feature_map_stream128_din(grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_feature_map_stream128_din),
    .dense_feature_map_stream128_num_data_valid(3'd0),
    .dense_feature_map_stream128_fifo_cap(3'd0),
    .dense_feature_map_stream128_full_n(dense_feature_map_stream128_full_n),
    .dense_feature_map_stream128_write(grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_feature_map_stream128_write),
    .dense_activations_stream129_din(grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_activations_stream129_din),
    .dense_activations_stream129_num_data_valid(8'd0),
    .dense_activations_stream129_fifo_cap(8'd0),
    .dense_activations_stream129_full_n(dense_activations_stream129_full_n),
    .dense_activations_stream129_write(grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_activations_stream129_write),
    .dense_f_map_out134_din(grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_f_map_out134_din),
    .dense_f_map_out134_num_data_valid(8'd0),
    .dense_f_map_out134_fifo_cap(8'd0),
    .dense_f_map_out134_full_n(dense_f_map_out134_full_n),
    .dense_f_map_out134_write(grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_f_map_out134_write),
    .add177_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add177_out),
    .add17_128_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_128_out),
    .add17_229_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_229_out),
    .add17_330_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_330_out),
    .add17_431_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_431_out),
    .add17_532_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_532_out),
    .add17_633_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_633_out),
    .add17_734_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_734_out),
    .add17_835_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_835_out),
    .add17_936_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_936_out),
    .add17_1037_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1037_out),
    .add17_1138_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1138_out),
    .add17_1239_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1239_out),
    .add17_1340_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1340_out),
    .add17_1441_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1441_out),
    .add17_1542_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1542_out),
    .add17_1643_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1643_out),
    .add17_1744_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1744_out),
    .add17_1845_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1845_out),
    .add17_1946_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_1946_out),
    .add17_2047_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2047_out),
    .add17_2148_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2148_out),
    .add17_2249_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2249_out),
    .add17_2350_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2350_out),
    .add17_2451_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2451_out),
    .add17_2552_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2552_out),
    .add17_2653_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2653_out),
    .add17_2754_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2754_out),
    .add17_2855_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2855_out),
    .add17_2956_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_2956_out),
    .add17_3057_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3057_out),
    .add17_3158_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3158_out),
    .add17_3259_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3259_out),
    .add17_3360_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3360_out),
    .add17_3461_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3461_out),
    .add17_3562_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3562_out),
    .add17_3663_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3663_out),
    .add17_3764_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3764_out),
    .add17_3865_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3865_out),
    .add17_3966_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_3966_out),
    .add17_4067_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4067_out),
    .add17_4168_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4168_out),
    .add17_4269_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4269_out),
    .add17_4370_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4370_out),
    .add17_4471_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4471_out),
    .add17_4572_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4572_out),
    .add17_4673_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4673_out),
    .add17_4774_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4774_out),
    .add17_4875_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4875_out),
    .add17_4976_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_4976_out),
    .add17_5077_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5077_out),
    .add17_5178_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5178_out),
    .add17_5279_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5279_out),
    .add17_5380_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5380_out),
    .add17_5481_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5481_out),
    .add17_5582_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5582_out),
    .add17_5683_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5683_out),
    .add17_5784_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5784_out),
    .add17_5885_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5885_out),
    .add17_5986_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_5986_out),
    .add17_6087_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6087_out),
    .add17_6188_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6188_out),
    .add17_6289_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6289_out),
    .add17_6390_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6390_out),
    .add17_6491_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6491_out),
    .add17_6592_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6592_out),
    .add17_6693_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6693_out),
    .add17_6794_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6794_out),
    .add17_6895_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6895_out),
    .add17_6996_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_6996_out),
    .add17_7097_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7097_out),
    .add17_7198_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7198_out),
    .add17_7299_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_7299_out),
    .add17_73100_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_73100_out),
    .add17_74101_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_74101_out),
    .add17_75102_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_75102_out),
    .add17_76103_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_76103_out),
    .add17_77104_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_77104_out),
    .add17_78105_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_78105_out),
    .add17_79106_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_79106_out),
    .add17_80107_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_80107_out),
    .add17_81108_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_81108_out),
    .add17_82109_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_82109_out),
    .add17_83110_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_83110_out),
    .add17_84111_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_84111_out),
    .add17_85112_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_85112_out),
    .add17_86113_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_86113_out),
    .add17_87114_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_87114_out),
    .add17_88115_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_88115_out),
    .add17_89116_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_89116_out),
    .add17_90117_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_90117_out),
    .add17_91118_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_91118_out),
    .add17_92119_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_92119_out),
    .add17_93120_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_93120_out),
    .add17_94121_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_94121_out),
    .add17_95122_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_95122_out),
    .add17_96123_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_96123_out),
    .add17_97124_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_97124_out),
    .add17_98125_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_98125_out),
    .add17_99126_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_99126_out),
    .add17_100127_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_100127_out),
    .add17_101128_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_101128_out),
    .add17_102129_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_102129_out),
    .add17_103130_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_103130_out),
    .add17_104131_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_104131_out),
    .add17_105132_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_105132_out),
    .add17_106133_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_106133_out),
    .add17_107134_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_107134_out),
    .add17_108135_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_108135_out),
    .add17_109136_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_109136_out),
    .add17_110137_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_110137_out),
    .add17_111138_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_111138_out),
    .add17_112139_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_112139_out),
    .add17_113140_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_113140_out),
    .add17_114141_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_114141_out),
    .add17_115142_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_115142_out),
    .add17_116143_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_116143_out),
    .add17_117144_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_117144_out),
    .add17_118145_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_118145_out),
    .add17_119146_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_119146_out),
    .add17_120147_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_120147_out),
    .add17_121148_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_121148_out),
    .add17_122149_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_122149_out),
    .add17_123150_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_123150_out),
    .add17_124151_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_124151_out),
    .add17_125152_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_125152_out),
    .add17_126153_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_126153_out),
    .add17_127154_reload(grp_dense_128u_3136u_Pipeline_inputs_fu_1204_add17_127154_out)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start_reg <= 1'b1;
        end else if ((grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_ready == 1'b1)) begin
            grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start_reg <= 1'b1;
        end else if ((grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_ready == 1'b1)) begin
            grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start_reg <= 1'b1;
        end else if ((grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_ready == 1'b1)) begin
            grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_activations_stream129_write = grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_activations_stream129_write;
    end else begin
        dense_activations_stream129_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_f_map_out134_write = grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_f_map_out134_write;
    end else begin
        dense_f_map_out134_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_feature_map_stream128_write = grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_feature_map_stream128_write;
    end else begin
        dense_feature_map_stream128_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        maxp2d_64_feature_map_stream127_read = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_maxp2d_64_feature_map_stream127_read;
    end else begin
        maxp2d_64_feature_map_stream127_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call260 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign biases_address0 = grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_biases_address0;

assign biases_ce0 = grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_biases_ce0;

assign dense_activations_stream129_din = grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_activations_stream129_din;

assign dense_f_map_out134_din = grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_f_map_out134_din;

assign dense_feature_map_stream128_din = grp_dense_128u_3136u_Pipeline_activate_fu_1482_dense_feature_map_stream128_din;

assign grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start = grp_dense_128u_3136u_Pipeline_activate_fu_1482_ap_start_reg;

assign grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start = grp_dense_128u_3136u_Pipeline_init_sums_fu_1070_ap_start_reg;

assign grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_ap_start_reg;

assign weights_0_address0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_address0;

assign weights_0_address1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_address1;

assign weights_0_ce0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_ce0;

assign weights_0_ce1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_0_ce1;

assign weights_1_address0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_address0;

assign weights_1_address1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_address1;

assign weights_1_ce0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_ce0;

assign weights_1_ce1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_1_ce1;

assign weights_2_address0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_address0;

assign weights_2_address1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_address1;

assign weights_2_ce0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_ce0;

assign weights_2_ce1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_2_ce1;

assign weights_3_address0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_address0;

assign weights_3_address1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_address1;

assign weights_3_ce0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_ce0;

assign weights_3_ce1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_3_ce1;

assign weights_4_address0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_address0;

assign weights_4_address1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_address1;

assign weights_4_ce0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_ce0;

assign weights_4_ce1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_4_ce1;

assign weights_5_address0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_address0;

assign weights_5_address1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_address1;

assign weights_5_ce0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_ce0;

assign weights_5_ce1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_5_ce1;

assign weights_6_address0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_address0;

assign weights_6_address1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_address1;

assign weights_6_ce0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_ce0;

assign weights_6_ce1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_6_ce1;

assign weights_7_address0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_address0;

assign weights_7_address1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_address1;

assign weights_7_ce0 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_ce0;

assign weights_7_ce1 = grp_dense_128u_3136u_Pipeline_inputs_fu_1204_weights_7_ce1;

endmodule //accel_dense_128u_3136u_s
