module Caricamento_Parallelo(z3_z0, x3_x0, b0, clock, reset_);

input clock, reset_;
input [3:0] x3_x0;
input b0;
output [3:0] z3_z0;
reg [3:0] OUTR;
assign z3_z0=OUTR;
always@(reset_==0) #1 OUTR<='B0000;
always@(posedge clock) if (reset_==1) #3
  casex(b0)
    'B0 : OUTR<=OUTR;
    'B1 : OUTR<={OUTR[2:0], 1'B0};
  endcase
  
endmodule
