INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/key_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_test
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sources_1/new/lab4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.srcs/sim_1/new/lab4_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/lab4-exp/lab4/lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
