
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011626                       # Number of seconds simulated (Second)
simTicks                                  11626012944                       # Number of ticks simulated (Tick)
finalTick                                7127294952141                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1734.30                       # Real time elapsed on the host (Second)
hostTickRate                                  6703564                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   70563212                       # Number of bytes of host memory used (Byte)
simInsts                                    337112890                       # Number of instructions simulated (Count)
simOps                                      351771826                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   194379                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     202832                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data     18679025                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         18679025                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data     18679036                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        18679036                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data      2026478                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        2026478                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data      2026482                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       2026482                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data   9788959362                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total   9788959362                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data   9788959362                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total   9788959362                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data     20705503                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     20705503                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data     20705518                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     20705518                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.097871                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.097871                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.097872                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.097872                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data  4830.528317                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total  4830.528317                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data  4830.518782                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total  4830.518782                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs          114                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets       552169                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs           16                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets        43852                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs      7.125000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    12.591649                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.unusedPrefetches            332876                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu0.dcache.writebacks::writebacks         1370                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total             1370                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data      1825253                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1825253                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data      1825253                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1825253                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data       201225                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       201225                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0       904494                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1       210275                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data       201229                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1315998                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data   1284820446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   1284820446                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   6355063623                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1   1074382505                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data   1285181898                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   8714628026                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data       213213                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total       213213                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.009718                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.009718                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.009719                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.063558                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data  6384.994141                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total  6384.994141                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0  7026.098153                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  5109.416264                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data  6386.663443                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total  6622.067834                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 23690.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 23690.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.dcache.replacements               1315975                       # number of replacements (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0       904494                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1       210275                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMisses::total      1114769                       # number of HardPFReq MSHR misses (Count)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0   6355063623                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1   1074382505                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissLatency::total   7429446128                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0  7026.098153                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1  5109.416264                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.HardPFReq.avgMshrMissLatency::total  6664.561114                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data           11                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total           11                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::switch_cpus0.data            4                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total            4                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::switch_cpus0.data       361452                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total       361452                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data           15                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total           15                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::switch_cpus0.data     0.266667                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.266667                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::switch_cpus0.data        90363                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total        90363                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::switch_cpus0.data            4                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total            4                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data     18675659                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       18675659                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data      2024493                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      2024493                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data   9777846897                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   9777846897                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data     20700152                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     20700152                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.097801                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.097801                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data  4829.775602                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total  4829.775602                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data      1823907                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1823907                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data       200586                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       200586                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data   1279927467                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   1279927467                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       213213                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total       213213                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.009690                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.009690                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data  6380.941177                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  6380.941177                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 35535.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 35535.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::switch_cpus0.data           11                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total           11                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.misses::switch_cpus0.data            4                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.misses::total            4                       # number of SoftPFExReq misses (Count)
system.cpu0.dcache.SoftPFExReq.accesses::switch_cpus0.data           15                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total           15                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.missRate::switch_cpus0.data     0.266667                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.missRate::total     0.266667                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMisses::switch_cpus0.data            4                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMisses::total            4                       # number of SoftPFExReq MSHR misses (Count)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::switch_cpus0.data       361452                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissLatency::total       361452                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::switch_cpus0.data     0.266667                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.mshrMissRate::total     0.266667                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus0.data        90363                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.avgMshrMissLatency::total        90363                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data           13                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total           13                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data           13                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total           13                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data         3366                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total          3366                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data         1985                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total         1985                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data     11112465                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total     11112465                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data         5351                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total         5351                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.370959                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.370959                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data  5598.219144                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total  5598.219144                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data         1346                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total         1346                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data          639                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total          639                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data      4892979                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total      4892979                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.119417                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.119417                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data  7657.244131                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total  7657.244131                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers0.pfIssued      3698498                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfIdentified     42080363                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfBufferHit     30392787                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfRemovedFull          136                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers0.pfSpanPage      4045389                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.prefetcher.prefetchers1.pfIssued      1721290                       # number of hwpf issued (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfIdentified      7685894                       # number of prefetch candidates identified (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfBufferHit      3219468                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.dcache.prefetcher.prefetchers1.pfSpanPage       420034                       # number of prefetches that crossed the page (Count)
system.cpu0.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1023.997334                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            20031643                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1317018                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             15.209848                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0   723.007651                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1   117.535320                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.occupancies::switch_cpus0.data   183.454362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.706062                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.114781                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.179155                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.999997                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1022          812                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.occupanciesTaskId::1024          212                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1022::0          591                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::1          168                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::2           32                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1022::3           21                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          107                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1           58                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2           32                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3           15                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1022     0.792969                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.207031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          84138178                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         84138178                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.icache.demandHits::switch_cpus0.inst      8488289                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          8488289                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst      8488289                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         8488289                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst          413                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total            413                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst          413                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total           413                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst     18097443                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     18097443                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst     18097443                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     18097443                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst      8488702                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      8488702                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst      8488702                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      8488702                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.000049                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000049                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.000049                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000049                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 43819.474576                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 43819.474576                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 43819.474576                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 43819.474576                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          155                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              155                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst           67                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total           67                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst           67                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total           67                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst          346                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          346                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst          346                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          346                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst     14644266                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     14644266                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst     14644266                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     14644266                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.000041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.000041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000041                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 42324.468208                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 42324.468208                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 42324.468208                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 42324.468208                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                   155                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst      8488289                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        8488289                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst          413                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total          413                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst     18097443                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     18097443                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst      8488702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      8488702                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 43819.474576                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 43819.474576                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst           67                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total           67                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst          346                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          346                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst     14644266                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     14644266                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.000041                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000041                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 42324.468208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 42324.468208                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          345.432980                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             9338372                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               513                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          18203.454191                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.occupancies::switch_cpus0.inst   343.432980                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.003906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.670768                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.674674                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          358                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           58                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          299                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.699219                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          33955154                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         33955154                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers0       898468                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.dcache.prefetcher.prefetchers1       209959                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst          122                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data       201064                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb.walker       207098                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb.walker           74                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total         1516785                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers0       898468                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.dcache.prefetcher.prefetchers1       209959                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst          122                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data       201064                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb.walker       207098                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb.walker           74                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total        1516785                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.dcache.prefetcher.prefetchers1          316                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst          224                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data          158                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb.walker            5                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb.walker            7                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total          6736                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.dcache.prefetcher.prefetchers1          316                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst          224                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data          158                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb.walker            5                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb.walker            7                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total         6736                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0    315691248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.dcache.prefetcher.prefetchers1     40412714                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst     13627614                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data     18576012                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb.walker       247884                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb.walker       219219                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total    388774691                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0    315691248                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.dcache.prefetcher.prefetchers1     40412714                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst     13627614                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data     18576012                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb.walker       247884                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb.walker       219219                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total    388774691                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers0       904494                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.dcache.prefetcher.prefetchers1       210275                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst          346                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data       201222                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb.walker       207103                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb.walker           81                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total      1523521                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers0       904494                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.dcache.prefetcher.prefetchers1       210275                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst          346                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data       201222                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb.walker       207103                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb.walker           81                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total      1523521                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.006662                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.dcache.prefetcher.prefetchers1     0.001503                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.647399                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.000785                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb.walker     0.000024                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb.walker     0.086420                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.004421                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.006662                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.dcache.prefetcher.prefetchers1     0.001503                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.647399                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.000785                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb.walker     0.000024                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb.walker     0.086420                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.004421                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 52388.192499                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 127888.335443                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 60837.562500                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 117569.696203                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 49576.800000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb.walker        31317                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 57715.957690                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 52388.192499                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 127888.335443                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 60837.562500                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 117569.696203                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 49576.800000                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb.walker        31317                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 57715.957690                       # average overall miss latency ((Cycle/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers1          316                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst          224                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data          158                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb.walker            5                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total         6736                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1          316                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            2                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst          224                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data          158                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb.walker            5                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb.walker            7                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total         6743                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    315691248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1     40412714                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst     13627614                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data     18576012                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker       247884                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb.walker       219219                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total    388774691                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    315691248                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1     40412714                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0       441977                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        90905                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst     13627614                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data     18576012                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker       247884                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb.walker       219219                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total    389307573                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data       203385                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total       203385                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.006662                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.001503                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.647399                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.000785                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.086420                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.004421                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.006662                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.001503                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.647399                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.000785                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.086420                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.004426                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 52388.192499                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 127888.335443                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 60837.562500                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 117569.696203                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 49576.800000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker        31317                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 57715.957690                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 52388.192499                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 127888.335443                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 88395.400000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 45452.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 60837.562500                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 117569.696203                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 49576.800000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker        31317                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 57735.069405                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 22598.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 22598.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu0.l2cache.replacements                    0                       # number of replacements (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers1            2                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMisses::total            7                       # number of HardPFReq MSHR misses (Count)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0       441977                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        90905                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissLatency::total       532882                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0 88395.400000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1 45452.500000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.HardPFReq.avgMshrMissLatency::total        76126                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data            3                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total            3                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst          122                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total          122                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst          224                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total          224                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst     13627614                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     13627614                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst          346                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total          346                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.647399                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.647399                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 60837.562500                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 60837.562500                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst          224                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total          224                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst     13627614                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     13627614                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.647399                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.647399                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 60837.562500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 60837.562500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data          631                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total          631                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data            6                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total            6                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data       982254                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total       982254                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data          637                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total          637                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.009419                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.009419                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data       163709                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total       163709                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total            6                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data       982254                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total       982254                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.009419                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.009419                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data       163709                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total       163709                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb.walker       207098                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb.walker           74                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total        207172                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb.walker            5                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb.walker            7                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total           12                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb.walker       247884                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb.walker       219219                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total       467103                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb.walker       207103                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb.walker           81                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total       207184                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb.walker     0.000024                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb.walker     0.086420                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 49576.800000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb.walker        31317                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 38925.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb.walker            5                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb.walker            7                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total           12                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker       247884                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb.walker       219219                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total       467103                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data       203385                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total       203385                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.086420                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.000058                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 49576.800000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker        31317                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 38925.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 33897.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 33897.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0       898468                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers1       209959                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data       200433                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total      1308860                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers1          316                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data          152                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total         6494                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0    315691248                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers1     40412714                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data     17593758                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    373697720                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0       904494                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers1       210275                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data       200585                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total      1315354                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.006662                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers1     0.001503                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.000758                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.004937                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 52388.192499                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers1 127888.335443                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 115748.407895                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 57545.075454                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1          316                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data          152                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total         6494                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    315691248                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1     40412714                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data     17593758                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    373697720                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.006662                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.001503                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.000758                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.004937                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 52388.192499                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 127888.335443                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 115748.407895                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 57545.075454                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data            4                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total            4                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data        65520                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total        65520                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data        16380                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total        16380                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data            4                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total            4                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data        65520                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total        65520                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data        16380                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total        16380                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks          151                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          151                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          151                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          151                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks         1370                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total         1370                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks         1370                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total         1370                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIssued            5                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfIdentified            8                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfBufferHit            2                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIssued          173                       # number of hwpf issued (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfIdentified          204                       # number of prefetch candidates identified (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.pfSpanPage        22980                       # number of prefetches that crossed the page (Count)
system.cpu0.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse        7681.365469                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs            3123747                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            10889                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs           286.871797                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     0.995563                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0  5999.732478                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1   721.826082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0    13.166957                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers1     3.278524                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.dtb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst   371.416017                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data   473.631509                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb.walker    57.716147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb.walker    27.602192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000030                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.183097                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.022028                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.000402                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers1     0.000100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.dtb.walker     0.000122                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.011335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.014454                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.001761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.234417                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1022         9853                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1023           93                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.occupanciesTaskId::1024          919                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::1           56                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::2          480                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::3         4791                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1022::4         4526                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1023::4           93                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3           88                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4          822                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1022     0.300690                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1023     0.002838                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.028046                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses         22723858                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses        22723858                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  12826803818                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq         207190                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp       1522899                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq             3                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp            3                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty         1370                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          155                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict      1315453                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::HardPFReq           11                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq           21                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq            2                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp            4                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq          637                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp          637                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq          346                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq      1316211                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq            5                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          847                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3947999                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port          162                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port       414206                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total           4363214                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        32064                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     84311716                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb.walker.dma::system.cpu0.l2cache.cpu_side_port          648                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb.walker.dma::system.cpu0.l2cache.cpu_side_port      1656824                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total           86001252                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                       1745                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic                  576                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples      1525273                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.000694                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.026328                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0            1524215     99.93%     99.93% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               1058      0.07%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total        1525273                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy     833872396                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy       346477                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy   1079052475                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy        46402                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy    114955582                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy         7371                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests      2632475                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests      1316135                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         1038                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         1038                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data     15761153                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         15761153                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data     15761171                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        15761171                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data       137073                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         137073                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data       137087                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        137087                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data   7912723728                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   7912723728                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data   7912723728                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   7912723728                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data     15898226                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     15898226                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data     15898258                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     15898258                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.008622                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.008622                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.008623                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.008623                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 57726.348209                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 57726.348209                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 57720.452909                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 57720.452909                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets        14739                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           35                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   421.114286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.unusedPrefetches             37783                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.dcache.writebacks::writebacks        30171                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            30171                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data       107647                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       107647                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data       107647                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       107647                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data        29426                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        29426                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0          769                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1        51196                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data        29440                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        81405                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data   1211183064                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1211183064                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      6576448                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   3292997382                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data   1211590380                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   4511164210                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data       214851                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total       214851                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.001851                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.001851                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.001852                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.005120                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 41160.302590                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 41160.302590                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  8551.947984                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 64321.380225                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 41154.564538                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 55416.303790                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 23872.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 23872.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.dcache.replacements                 81382                       # number of replacements (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0          769                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1        51196                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMisses::total        51965                       # number of HardPFReq MSHR misses (Count)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      6576448                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   3292997382                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissLatency::total   3299573830                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0  8551.947984                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 64321.380225                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.HardPFReq.avgMshrMissLatency::total 63496.080631                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.hits::switch_cpus1.data           18                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total           18                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::switch_cpus1.data           17                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total           17                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::switch_cpus1.data       513786                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total       513786                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::switch_cpus1.data           35                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total           35                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::switch_cpus1.data     0.485714                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.485714                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::switch_cpus1.data 30222.705882                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 30222.705882                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::switch_cpus1.data           14                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total           14                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::switch_cpus1.data            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total            3                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::switch_cpus1.data       106470                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total       106470                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::switch_cpus1.data     0.085714                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.085714                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus1.data        35490                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total        35490                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data     11183439                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       11183439                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data        80915                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total        80915                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data   7622035239                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   7622035239                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data     11264354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     11264354                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.007183                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.007183                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 94198.050287                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 94198.050287                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data        59463                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total        59463                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data        21452                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        21452                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data   1161586608                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1161586608                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       214851                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total       214851                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.001904                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.001904                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 54148.173037                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 54148.173037                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 35808.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 35808.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::switch_cpus1.data           18                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total           18                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.misses::switch_cpus1.data           14                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.misses::total           14                       # number of SoftPFExReq misses (Count)
system.cpu1.dcache.SoftPFExReq.accesses::switch_cpus1.data           32                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total           32                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.missRate::switch_cpus1.data     0.437500                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.missRate::total     0.437500                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMisses::switch_cpus1.data           14                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMisses::total           14                       # number of SoftPFExReq MSHR misses (Count)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::switch_cpus1.data       407316                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissLatency::total       407316                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::switch_cpus1.data     0.437500                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.mshrMissRate::total     0.437500                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus1.data        29094                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.avgMshrMissLatency::total        29094                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::switch_cpus1.data           19                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total           19                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::switch_cpus1.data            2                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total            2                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::switch_cpus1.data        36582                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total        36582                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::switch_cpus1.data           21                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total           21                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::switch_cpus1.data     0.095238                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.095238                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::switch_cpus1.data        18291                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total        18291                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::switch_cpus1.data            2                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total            2                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::switch_cpus1.data        36582                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total        36582                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::switch_cpus1.data     0.095238                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.095238                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus1.data        18291                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total        18291                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data      4577714                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       4577714                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data        56158                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        56158                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data    290688489                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    290688489                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data      4633872                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      4633872                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.012119                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.012119                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data  5176.261423                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total  5176.261423                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data        48184                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        48184                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data         7974                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total         7974                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data     49596456                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total     49596456                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.001721                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.001721                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data  6219.771257                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total  6219.771257                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers0.pfIssued         3459                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfIdentified        23098                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfBufferHit         8513                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers0.pfSpanPage          672                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.prefetcher.prefetchers1.pfIssued       169439                       # number of hwpf issued (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfIdentified       534076                       # number of prefetch candidates identified (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfBufferHit       171106                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.dcache.prefetcher.prefetchers1.pfSpanPage        14292                       # number of prefetches that crossed the page (Count)
system.cpu1.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1023.989541                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            16975547                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             82411                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            205.986422                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data     2.028662                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0     4.869433                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1   532.563733                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.occupancies::switch_cpus1.data   484.527712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.001981                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.004755                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.520082                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.473172                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.999990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1022          541                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.occupanciesTaskId::1024          483                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1022::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::1          241                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::2          210                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::3           23                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1022::4           28                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           19                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          123                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          236                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           79                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           26                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1022     0.528320                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.471680                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          63674643                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         63674643                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.icache.demandHits::switch_cpus1.inst      7633819                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          7633819                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst      7633819                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         7633819                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst       273292                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total         273292                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst       273292                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total        273292                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   1349161359                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   1349161359                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   1349161359                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   1349161359                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst      7907111                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      7907111                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst      7907111                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      7907111                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.034563                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.034563                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.034563                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.034563                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst  4936.702717                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total  4936.702717                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst  4936.702717                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total  4936.702717                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks       258206                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total           258206                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst        15042                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total        15042                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst        15042                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total        15042                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst       258250                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total       258250                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst       258250                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total       258250                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   1318154019                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   1318154019                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   1318154019                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   1318154019                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.032660                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.032660                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.032660                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.032660                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst  5104.178196                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total  5104.178196                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst  5104.178196                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total  5104.178196                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                258206                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst      7633819                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        7633819                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst       273292                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total       273292                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   1349161359                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   1349161359                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst      7907111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      7907111                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.034563                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.034563                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst  4936.702717                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total  4936.702717                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst        15042                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total        15042                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst       258250                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total       258250                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   1318154019                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   1318154019                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.032660                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.032660                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst  5104.178196                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total  5104.178196                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          507.419478                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             8224527                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs            258715                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             31.789912                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst     2.113394                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.occupancies::switch_cpus1.inst   505.306084                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.004128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.986926                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.991054                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          509                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           54                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2           51                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3          245                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4           81                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.994141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          31886693                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         31886693                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers0          712                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::cpu1.dcache.prefetcher.prefetchers1        25789                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst       257858                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data        20494                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb.walker        20731                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb.walker          318                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          325902                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers0          712                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::cpu1.dcache.prefetcher.prefetchers1        25789                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst       257858                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data        20494                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb.walker        20731                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb.walker          318                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         325902                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst          392                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data         8315                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb.walker         6249                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb.walker           12                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         40432                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst          392                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data         8315                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb.walker         6249                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb.walker           12                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        40432                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers0      3124470                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.dcache.prefetcher.prefetchers1   3158184974                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst     17106726                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data   1075994556                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb.walker    505965369                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb.walker       927108                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   4761303203                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers0      3124470                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.dcache.prefetcher.prefetchers1   3158184974                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst     17106726                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data   1075994556                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb.walker    505965369                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb.walker       927108                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   4761303203                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers0          769                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.dcache.prefetcher.prefetchers1        51196                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst       258250                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data        28809                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb.walker        26980                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb.walker          330                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total       366334                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers0          769                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.dcache.prefetcher.prefetchers1        51196                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst       258250                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data        28809                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb.walker        26980                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb.walker          330                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total       366334                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers0     0.074122                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.dcache.prefetcher.prefetchers1     0.496269                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.001518                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.288625                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb.walker     0.231616                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb.walker     0.036364                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.110369                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers0     0.074122                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.dcache.prefetcher.prefetchers1     0.496269                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.001518                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.288625                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb.walker     0.231616                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb.walker     0.036364                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.110369                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 54815.263158                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 124303.734168                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 43639.607143                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 129404.035598                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 80967.413826                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb.walker        77259                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 117760.763826                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 54815.263158                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 124303.734168                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 43639.607143                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 129404.035598                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 80967.413826                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb.walker        77259                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 117760.763826                       # average overall miss latency ((Cycle/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.unusedPrefetches                5                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu1.l2cache.writebacks::writebacks         3026                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total            3026                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst          392                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data         8315                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb.walker         6249                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb.walker           12                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        40432                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst          392                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data         8315                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb.walker         6249                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb.walker           12                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        40432                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      3124470                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   3158184974                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst     17106726                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data   1075994556                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker    505965369                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb.walker       927108                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total   4761303203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      3124470                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   3158184974                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst     17106726                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data   1075994556                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker    505965369                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb.walker       927108                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total   4761303203                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data       205023                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total       205023                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.074122                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.496269                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.001518                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.288625                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.231616                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.036364                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.110369                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.074122                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.496269                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.001518                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.288625                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.231616                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.036364                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.110369                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 54815.263158                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 124303.734168                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 43639.607143                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 129404.035598                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 80967.413826                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker        77259                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 117760.763826                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 54815.263158                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 124303.734168                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 43639.607143                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 129404.035598                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 80967.413826                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker        77259                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 117760.763826                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 22780.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 22780.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu1.l2cache.replacements                14700                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks           23                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total           23                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data          602                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total          602                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data           12                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total           12                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.missLatency::switch_cpus1.data        43134                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.missLatency::total        43134                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data          614                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total          614                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.019544                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.019544                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMissLatency::switch_cpus1.data  3594.500000                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMissLatency::total  3594.500000                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data           12                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total           12                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data       228774                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total       228774                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.019544                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.019544                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 19064.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 19064.500000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst       257858                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total       257858                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst          392                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          392                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst     17106726                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     17106726                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst       258250                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total       258250                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.001518                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.001518                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 43639.607143                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 43639.607143                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst          392                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          392                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst     17106726                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total     17106726                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.001518                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.001518                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 43639.607143                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 43639.607143                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.dcache.prefetcher.prefetchers0            2                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::cpu1.dcache.prefetcher.prefetchers1           17                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data         7226                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total         7245                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data          133                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total          133                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data      6349707                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total      6349707                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers0            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.dcache.prefetcher.prefetchers1           17                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data         7359                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total         7378                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.018073                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.018027                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 47742.157895                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 47742.157895                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data          133                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total          133                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data      6349707                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total      6349707                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.018073                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.018027                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 47742.157895                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 47742.157895                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb.walker        20731                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb.walker          318                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total         21049                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb.walker         6249                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb.walker           12                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total         6261                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb.walker    505965369                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb.walker       927108                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total    506892477                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb.walker        26980                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb.walker          330                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total        27310                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb.walker     0.231616                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb.walker     0.036364                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.229257                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 80967.413826                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb.walker        77259                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 80960.306181                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb.walker         6249                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb.walker           12                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total         6261                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker    505965369                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb.walker       927108                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total    506892477                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data       205023                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total       205023                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.231616                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.036364                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.229257                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 80967.413826                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker        77259                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 80960.306181                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 34170.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total 34170.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers0          710                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers1        25772                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data        13268                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total        39750                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data         8182                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        33646                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers0      3124470                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers1   3158184974                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data   1069644849                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total   4230954293                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers0          767                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers1        51179                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data        21450                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total        73396                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers0     0.074316                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.496434                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.381445                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.458417                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers0 54815.263158                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 124303.734168                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 130731.465290                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 125749.102211                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data         8182                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        33646                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      3124470                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   3158184974                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data   1069644849                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total   4230954293                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.074316                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.496434                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.381445                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.458417                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 54815.263158                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 124303.734168                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 130731.465290                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 125749.102211                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::total            2                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.missLatency::switch_cpus1.data        33306                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.missLatency::total        33306                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.missRate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::switch_cpus1.data        16653                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::total        16653                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::total            2                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::switch_cpus1.data        33306                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::total        33306                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::switch_cpus1.data        16653                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::total        16653                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::switch_cpus1.data           10                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total           10                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::switch_cpus1.data           17                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total           17                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::switch_cpus1.data       290745                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total       290745                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total           27                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::switch_cpus1.data     0.629630                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.629630                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::switch_cpus1.data 17102.647059                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 17102.647059                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::switch_cpus1.data           17                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total           17                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::switch_cpus1.data       290745                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total       290745                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::switch_cpus1.data     0.629630                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.629630                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 17102.647059                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 17102.647059                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks       258200                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total       258200                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks       258200                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total       258200                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        30171                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        30171                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        30171                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        30171                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIssued            0                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.pfSpanPage           16                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIssued            2                       # number of hwpf issued (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfIdentified            2                       # number of prefetch candidates identified (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.pfSpanPage         2424                       # number of prefetches that crossed the page (Count)
system.cpu1.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       22403.816803                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs             781982                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            46929                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs            16.663087                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks   116.400903                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst     3.415526                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data     4.758253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0    45.702419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1 13261.061118                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0     4.651493                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.dtb.walker     4.340340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.mmu.itb.walker     3.685255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst   961.111186                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data  4619.202640                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb.walker  3350.705314                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb.walker    28.782355                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.003552                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.000104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.000145                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.001395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.404695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.000142                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.dtb.walker     0.000132                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.mmu.itb.walker     0.000112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.029331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.140967                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.102255                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000878                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.683710                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1022        19171                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1023         4858                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.occupanciesTaskId::1024         7590                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::0           14                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::1          192                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::2         1908                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::3        14925                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1022::4         2132                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::1           45                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::2          433                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::3         3731                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1023::4          646                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::0            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1           57                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2          640                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3         5071                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4         1818                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1022     0.585052                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1023     0.148254                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.231628                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses          5693492                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         5693492                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  12826803818                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq          27316                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp        359028                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq             3                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp            3                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        33197                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean       258206                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        63416                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::HardPFReq            3                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq           31                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq            2                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp           29                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq         7382                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp         7382                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq       258250                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq        73678                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq          614                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp          614                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       774705                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       244305                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port          660                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port        53960                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total           1073630                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     33053120                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      7105060                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb.walker.dma::system.cpu1.l2cache.cpu_side_port         2640                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb.walker.dma::system.cpu1.l2cache.cpu_side_port       215840                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total           40376660                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      15591                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic               197952                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples       382510                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.001427                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.037754                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0             381964     99.86%     99.86% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1                546      0.14%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total         382510                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy     352130410                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy    211782276                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy     75466768                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy       185348                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy     16477045                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy        54873                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       679255                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests       339622                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops          534                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops          534                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.dcache.demandHits::switch_cpus2.data     26344704                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         26344704                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::switch_cpus2.data     26344716                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        26344716                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::switch_cpus2.data        12105                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total          12105                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::switch_cpus2.data        12113                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total         12113                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::switch_cpus2.data    556103938                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total    556103938                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::switch_cpus2.data    556103938                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total    556103938                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::switch_cpus2.data     26356809                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     26356809                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::switch_cpus2.data     26356829                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     26356829                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::switch_cpus2.data     0.000459                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.000459                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::switch_cpus2.data     0.000460                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.000460                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::switch_cpus2.data 45940.019661                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 45940.019661                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::switch_cpus2.data 45909.678692                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 45909.678692                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs         3174                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs           84                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     37.785714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.unusedPrefetches              1143                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu2.dcache.writebacks::writebacks         8394                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total             8394                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::switch_cpus2.data         9627                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total         9627                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::switch_cpus2.data         9627                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total         9627                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::switch_cpus2.data         2478                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total         2478                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0         6239                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1         3081                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::switch_cpus2.data         2486                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total        11806                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrUncacheable::switch_cpus2.data            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.dcache.demandMshrMissLatency::switch_cpus2.data     92623161                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total     92623161                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0    566344816                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1    165449040                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::switch_cpus2.data     92990073                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total    824783929                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::switch_cpus2.data       213213                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.overallMshrUncacheableLatency::total       213213                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::switch_cpus2.data     0.000094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.000094                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::switch_cpus2.data     0.000094                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.000448                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::switch_cpus2.data 37378.192494                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 37378.192494                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 90774.934445                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 53699.785784                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::switch_cpus2.data 37405.500000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 69861.420379                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::switch_cpus2.data 23690.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrUncacheableLatency::total 23690.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.dcache.replacements                 11506                       # number of replacements (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0         6239                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1         3081                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMisses::total         9320                       # number of HardPFReq MSHR misses (Count)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0    566344816                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1    165449040                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissLatency::total    731793856                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 90774.934445                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 53699.785784                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.HardPFReq.avgMshrMissLatency::total 78518.654077                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.hits::switch_cpus2.data           12                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total           12                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::switch_cpus2.data            8                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total            8                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::switch_cpus2.data       366912                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total       366912                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::switch_cpus2.data           20                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total           20                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::switch_cpus2.data     0.400000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.400000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::switch_cpus2.data        45864                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total        45864                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::switch_cpus2.data            8                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total            8                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.hits::switch_cpus2.data     23175022                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       23175022                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::switch_cpus2.data         1451                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total         1451                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::switch_cpus2.data     34922979                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total     34922979                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::switch_cpus2.data     23176473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     23176473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::switch_cpus2.data     0.000063                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.000063                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::switch_cpus2.data 24068.214335                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 24068.214335                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::switch_cpus2.data          763                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total          763                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::switch_cpus2.data          688                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total          688                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::switch_cpus2.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrUncacheable::total            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::switch_cpus2.data     17233671                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total     17233671                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       213213                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrUncacheableLatency::total       213213                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::switch_cpus2.data     0.000030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.000030                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::switch_cpus2.data 25048.940407                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 25048.940407                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 35535.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrUncacheableLatency::total 35535.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.hits::switch_cpus2.data           12                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.hits::total           12                       # number of SoftPFExReq hits (Count)
system.cpu2.dcache.SoftPFExReq.misses::switch_cpus2.data            8                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.misses::total            8                       # number of SoftPFExReq misses (Count)
system.cpu2.dcache.SoftPFExReq.accesses::switch_cpus2.data           20                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.accesses::total           20                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFExReq.missRate::switch_cpus2.data     0.400000                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.missRate::total     0.400000                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMisses::switch_cpus2.data            8                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMisses::total            8                       # number of SoftPFExReq MSHR misses (Count)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::switch_cpus2.data       366912                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissLatency::total       366912                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::switch_cpus2.data     0.400000                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.mshrMissRate::total     0.400000                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus2.data        45864                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFExReq.avgMshrMissLatency::total        45864                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::switch_cpus2.data           13                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total           13                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.accesses::switch_cpus2.data           13                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total           13                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.hits::switch_cpus2.data      3169682                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       3169682                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::switch_cpus2.data        10654                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        10654                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::switch_cpus2.data    521180959                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total    521180959                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::switch_cpus2.data      3180336                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      3180336                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::switch_cpus2.data     0.003350                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.003350                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::switch_cpus2.data 48918.805988                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 48918.805988                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::switch_cpus2.data         8864                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total         8864                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::switch_cpus2.data         1790                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total         1790                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::switch_cpus2.data     75389490                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total     75389490                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::switch_cpus2.data     0.000563                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.000563                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::switch_cpus2.data 42117.033520                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 42117.033520                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers0.pfIssued        13359                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfIdentified        44057                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfBufferHit        24677                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfRemovedFull         1222                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers0.pfSpanPage        39079                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.prefetcher.prefetchers1.pfIssued        13539                       # number of hwpf issued (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfIdentified        47513                       # number of prefetch candidates identified (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfBufferHit        18310                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.dcache.prefetcher.prefetchers1.pfSpanPage          939                       # number of prefetches that crossed the page (Count)
system.cpu2.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1011.618272                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            29046981                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs             12553                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs           2313.947343                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data     2.717088                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0   492.580279                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1   272.377613                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.occupancies::switch_cpus2.data   243.943291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.002653                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.481035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.265994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::switch_cpus2.data     0.238226                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.987908                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1022          788                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.occupanciesTaskId::1024          236                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1022::2          574                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::3          169                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1022::4           45                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          130                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3           61                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4           45                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1022     0.769531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.230469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         105439254                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        105439254                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.icache.demandHits::switch_cpus2.inst      7267323                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          7267323                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::switch_cpus2.inst      7267323                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         7267323                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::switch_cpus2.inst          770                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            770                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::switch_cpus2.inst          770                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           770                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::switch_cpus2.inst     18485922                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     18485922                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::switch_cpus2.inst     18485922                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     18485922                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::switch_cpus2.inst      7268093                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      7268093                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::switch_cpus2.inst      7268093                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      7268093                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::switch_cpus2.inst     0.000106                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000106                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::switch_cpus2.inst     0.000106                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000106                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::switch_cpus2.inst 24007.690909                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 24007.690909                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::switch_cpus2.inst 24007.690909                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 24007.690909                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks          572                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total              572                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::switch_cpus2.inst           77                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           77                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::switch_cpus2.inst           77                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           77                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::switch_cpus2.inst          693                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          693                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::switch_cpus2.inst          693                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          693                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::switch_cpus2.inst     15852837                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     15852837                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::switch_cpus2.inst     15852837                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     15852837                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::switch_cpus2.inst     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000095                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::switch_cpus2.inst     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000095                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::switch_cpus2.inst 22875.666667                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 22875.666667                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::switch_cpus2.inst 22875.666667                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 22875.666667                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                   572                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::switch_cpus2.inst      7267323                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        7267323                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::switch_cpus2.inst          770                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          770                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::switch_cpus2.inst     18485922                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     18485922                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::switch_cpus2.inst      7268093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      7268093                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::switch_cpus2.inst     0.000106                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000106                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::switch_cpus2.inst 24007.690909                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 24007.690909                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::switch_cpus2.inst           77                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           77                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::switch_cpus2.inst          693                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          693                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::switch_cpus2.inst     15852837                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     15852837                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::switch_cpus2.inst     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000095                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::switch_cpus2.inst 22875.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 22875.666667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          417.320946                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             8003486                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               997                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           8027.568706                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst     1.202561                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.occupancies::switch_cpus2.inst   416.118385                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.002349                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::switch_cpus2.inst     0.812731                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.815080                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          425                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          152                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          272                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.830078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          29073065                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         29073065                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.dcache.prefetcher.prefetchers0          122                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::cpu2.dcache.prefetcher.prefetchers1          843                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.inst          478                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.data          550                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.dtb.walker          674                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::switch_cpus2.mmu.itb.walker           82                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total            2749                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.dcache.prefetcher.prefetchers0          122                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::cpu2.dcache.prefetcher.prefetchers1          843                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.inst          478                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.data          550                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.dtb.walker          674                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::switch_cpus2.mmu.itb.walker           82                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total           2749                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers0         6117                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.dcache.prefetcher.prefetchers1         2238                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.inst          215                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.data         1933                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.dtb.walker           24                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::switch_cpus2.mmu.itb.walker            7                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total         10534                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers0         6117                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.dcache.prefetcher.prefetchers1         2238                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.inst          215                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.data         1933                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.dtb.walker           24                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::switch_cpus2.mmu.itb.walker            7                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total        10534                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0    561287105                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.dcache.prefetcher.prefetchers1    159823735                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.inst     13059501                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.data     86296938                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.dtb.walker      2257710                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::switch_cpus2.mmu.itb.walker       278187                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total    823003176                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0    561287105                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.dcache.prefetcher.prefetchers1    159823735                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.inst     13059501                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.data     86296938                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.dtb.walker      2257710                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::switch_cpus2.mmu.itb.walker       278187                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total    823003176                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers0         6239                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.dcache.prefetcher.prefetchers1         3081                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.inst          693                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.data         2483                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.dtb.walker          698                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::switch_cpus2.mmu.itb.walker           89                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total        13283                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers0         6239                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.dcache.prefetcher.prefetchers1         3081                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.inst          693                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.data         2483                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.dtb.walker          698                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::switch_cpus2.mmu.itb.walker           89                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total        13283                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.980446                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.dcache.prefetcher.prefetchers1     0.726388                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.inst     0.310245                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.data     0.778494                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.dtb.walker     0.034384                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::switch_cpus2.mmu.itb.walker     0.078652                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.793044                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.980446                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.dcache.prefetcher.prefetchers1     0.726388                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.inst     0.310245                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.data     0.778494                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.dtb.walker     0.034384                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::switch_cpus2.mmu.itb.walker     0.078652                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.793044                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 91758.558934                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 71413.643878                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.inst 60741.865116                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.data 44644.044490                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 94071.250000                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::switch_cpus2.mmu.itb.walker        39741                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 78128.268084                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 91758.558934                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 71413.643878                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.inst 60741.865116                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.data 44644.044490                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 94071.250000                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::switch_cpus2.mmu.itb.walker        39741                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 78128.268084                       # average overall miss latency ((Cycle/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.demandMshrHits::cpu2.dcache.prefetcher.prefetchers0           10                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.demandMshrHits::total           10                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::cpu2.dcache.prefetcher.prefetchers0           10                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.overallMshrHits::total           10                       # number of overall MSHR hits (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0         6107                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers1         2238                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.inst          215                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.data         1933                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.dtb.walker           24                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::switch_cpus2.mmu.itb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total        10524                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0         6107                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1         2238                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0           35                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers1            2                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.inst          215                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.data         1933                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.dtb.walker           24                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::switch_cpus2.mmu.itb.walker            7                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total        10561                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::switch_cpus2.data            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0    560507697                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1    159823735                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.inst     13059501                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.data     86296938                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker      2257710                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::switch_cpus2.mmu.itb.walker       278187                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total    822223768                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0    560507697                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1    159823735                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0      4938241                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1        19102                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.inst     13059501                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.data     86296938                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker      2257710                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::switch_cpus2.mmu.itb.walker       278187                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total    827181111                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::switch_cpus2.data       203385                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.overallMshrUncacheableLatency::total       203385                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.978843                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.726388                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.inst     0.310245                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.data     0.778494                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.034384                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.078652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.792291                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.978843                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.726388                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.inst     0.310245                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.data     0.778494                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.034384                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.078652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.795076                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 91781.185034                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 71413.643878                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.inst 60741.865116                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.data 44644.044490                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 94071.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        39741                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 78128.446218                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 91781.185034                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 71413.643878                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 141092.600000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1         9551                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.inst 60741.865116                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.data 44644.044490                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 94071.250000                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        39741                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 78324.127545                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::switch_cpus2.data 22598.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.overallAvgMshrUncacheableLatency::total 22598.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu2.l2cache.replacements                    0                       # number of replacements (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0           35                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers1            2                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMisses::total           37                       # number of HardPFReq MSHR misses (Count)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0      4938241                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1        19102                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissLatency::total      4957343                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 141092.600000                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers1         9551                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.HardPFReq.avgMshrMissLatency::total 133982.243243                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.hits::switch_cpus2.data            3                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total            3                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.accesses::switch_cpus2.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.hits::switch_cpus2.inst          478                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.hits::total          478                       # number of ReadCleanReq hits (Count)
system.cpu2.l2cache.ReadCleanReq.misses::switch_cpus2.inst          215                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          215                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::switch_cpus2.inst     13059501                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total     13059501                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::switch_cpus2.inst          693                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total          693                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::switch_cpus2.inst     0.310245                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total     0.310245                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::switch_cpus2.inst 60741.865116                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 60741.865116                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::switch_cpus2.inst          215                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          215                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus2.inst     13059501                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total     13059501                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::switch_cpus2.inst     0.310245                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total     0.310245                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus2.inst 60741.865116                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 60741.865116                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers1            3                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::switch_cpus2.data          139                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total          142                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::switch_cpus2.data         1656                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total         1657                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.dcache.prefetcher.prefetchers1        13377                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::switch_cpus2.data     72037329                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total     72050706                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers1            4                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::switch_cpus2.data         1795                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total         1799                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.dcache.prefetcher.prefetchers1     0.250000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::switch_cpus2.data     0.922563                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.921067                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers1        13377                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::switch_cpus2.data 43500.802536                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 43482.622812                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::switch_cpus2.data         1656                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total         1657                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1        13377                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::switch_cpus2.data     72037329                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total     72050706                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.250000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::switch_cpus2.data     0.922563                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.921067                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1        13377                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus2.data 43500.802536                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 43482.622812                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.dtb.walker          674                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::switch_cpus2.mmu.itb.walker           82                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.hits::total           756                       # number of ReadReq hits (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.dtb.walker           24                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::switch_cpus2.mmu.itb.walker            7                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.misses::total           31                       # number of ReadReq misses (Count)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.dtb.walker      2257710                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::switch_cpus2.mmu.itb.walker       278187                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.missLatency::total      2535897                       # number of ReadReq miss ticks (Tick)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.dtb.walker          698                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::switch_cpus2.mmu.itb.walker           89                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.accesses::total          787                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.dtb.walker     0.034384                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::switch_cpus2.mmu.itb.walker     0.078652                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.missRate::total     0.039390                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 94071.250000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::switch_cpus2.mmu.itb.walker        39741                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMissLatency::total 81803.129032                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.dtb.walker           24                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::switch_cpus2.mmu.itb.walker            7                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrMisses::total           31                       # number of ReadReq MSHR misses (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::switch_cpus2.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrUncacheable::total            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker      2257710                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::switch_cpus2.mmu.itb.walker       278187                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissLatency::total      2535897                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus2.data       203385                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrUncacheableLatency::total       203385                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.034384                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.078652                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.mshrMissRate::total     0.039390                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 94071.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker        39741                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrMissLatency::total 81803.129032                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 33897.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadReq.avgMshrUncacheableLatency::total 33897.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0          122                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers1          840                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::switch_cpus2.data          411                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total         1373                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0         6117                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers1         2237                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::switch_cpus2.data          277                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total         8631                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0    561287105                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers1    159810358                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::switch_cpus2.data     14259609                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total    735357072                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0         6239                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers1         3077                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::switch_cpus2.data          688                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total        10004                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.980446                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers1     0.727007                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::switch_cpus2.data     0.402616                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.862755                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 91758.558934                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers1 71439.587841                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::switch_cpus2.data 51478.732852                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 85199.521724                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0           10                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrHits::total           10                       # number of ReadSharedReq MSHR hits (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0         6107                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1         2237                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::switch_cpus2.data          277                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total         8621                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0    560507697                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1    159810358                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus2.data     14259609                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total    734577664                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.978843                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.727007                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.402616                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.861755                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 91781.185034                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 71439.587841                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 51478.732852                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 85207.941538                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WriteReq.mshrUncacheable::switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu2.l2cache.WritebackClean.hits::writebacks          567                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.hits::total          567                       # number of WritebackClean hits (Count)
system.cpu2.l2cache.WritebackClean.accesses::writebacks          567                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackClean.accesses::total          567                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.hits::writebacks         8394                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total         8394                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks         8394                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total         8394                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIssued           70                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfIdentified           73                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfBufferHit            2                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.pfSpanPage           87                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIssued          149                       # number of hwpf issued (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfIdentified          204                       # number of prefetch candidates identified (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfBufferHit           40                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.pfSpanPage         9006                       # number of prefetches that crossed the page (Count)
system.cpu2.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse        7081.220756                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs              26937                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs            11788                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs             2.285120                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks     0.684699                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.inst            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0  3548.688695                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1  1627.080703                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0    26.917035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers1     1.296498                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.dtb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.inst   504.552600                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.data  1280.677945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.dtb.walker    43.720654                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::switch_cpus2.mmu.itb.walker    36.601927                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.000021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.108297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.049655                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.000821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers1     0.000040                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.dtb.walker     0.000061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.inst     0.015398                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.data     0.039083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.001334                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.001117                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.216102                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1022         9007                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1023           95                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.occupanciesTaskId::1024         2658                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::2          601                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::3         6231                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1022::4         2175                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1023::4           79                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2          123                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3         1411                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::4         1124                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1022     0.274872                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1023     0.002899                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.081116                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses           213365                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses          213365                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu2.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  12826803818                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadReq            793                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadResp         11490                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteReq             3                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WriteResp            3                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty         8394                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackClean          572                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict         3383                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::HardPFReq           65                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq           18                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq            2                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq         1804                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp         1803                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq          693                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq        10622                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq            5                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         1958                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port        35140                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port          178                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port         1396                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total             38672                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        80960                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      1292900                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.itb.walker.dma::system.cpu2.l2cache.cpu_side_port          712                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.mmu.dtb.walker.dma::system.cpu2.l2cache.cpu_side_port         5584                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total            1380156                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                        985                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic                  256                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples        14276                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.050434                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.218847                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0              13556     94.96%     94.96% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1                720      5.04%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total          14276                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy      12647543                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy       630399                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy     11626707                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer2.occupancy        50498                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer3.occupancy       388996                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy         3548                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests        24577                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests        12076                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops          708                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops          708                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.dcache.demandHits::switch_cpus3.data     21426259                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         21426259                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::switch_cpus3.data     21428890                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        21428890                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::switch_cpus3.data        33379                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total          33379                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::switch_cpus3.data        33793                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total         33793                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::switch_cpus3.data    964089230                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total    964089230                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::switch_cpus3.data    964089230                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total    964089230                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::switch_cpus3.data     21459638                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     21459638                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::switch_cpus3.data     21462683                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     21462683                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::switch_cpus3.data     0.001555                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.001555                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::switch_cpus3.data     0.001575                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.001575                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::switch_cpus3.data 28883.107043                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 28883.107043                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::switch_cpus3.data 28529.258426                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 28529.258426                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs        20501                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets        15778                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs          769                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           63                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     26.659298                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   250.444444                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.unusedPrefetches             13054                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.dcache.writebacks::writebacks        27055                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            27055                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::switch_cpus3.data        20849                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total        20849                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::switch_cpus3.data        20849                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total        20849                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::switch_cpus3.data        12530                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total        12530                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0        10841                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1        22274                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::switch_cpus3.data        12944                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total        46059                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrUncacheable::switch_cpus3.data            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.dcache.demandMshrMissLatency::switch_cpus3.data    266069824                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total    266069824                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0    512594494                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    553199966                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::switch_cpus3.data    269166190                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   1334960650                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::switch_cpus3.data       214851                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.overallMshrUncacheableLatency::total       214851                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::switch_cpus3.data     0.000584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.000584                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::switch_cpus3.data     0.000603                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.002146                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::switch_cpus3.data 21234.622825                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 21234.622825                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 47282.953049                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 24836.130286                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::switch_cpus3.data 20794.668572                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 28983.708939                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::switch_cpus3.data 23872.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrUncacheableLatency::total 23872.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.dcache.replacements                 46051                       # number of replacements (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0        10841                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1        22274                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMisses::total        33115                       # number of HardPFReq MSHR misses (Count)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0    512594494                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    553199966                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissLatency::total   1065794460                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 47282.953049                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 24836.130286                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.HardPFReq.avgMshrMissLatency::total 32184.643213                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.hits::switch_cpus3.data           42                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total           42                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::switch_cpus3.data           25                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total           25                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::switch_cpus3.data       997815                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total       997815                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::switch_cpus3.data           67                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total           67                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::switch_cpus3.data     0.373134                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.373134                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::switch_cpus3.data 39912.600000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total 39912.600000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::switch_cpus3.data           15                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total           15                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::switch_cpus3.data           10                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::total           10                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::switch_cpus3.data       235053                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::total       235053                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::switch_cpus3.data     0.149254                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::total     0.149254                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::switch_cpus3.data 23505.300000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::total 23505.300000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.hits::switch_cpus3.data     15257008                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       15257008                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::switch_cpus3.data        11635                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total        11635                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::switch_cpus3.data    145571790                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total    145571790                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::switch_cpus3.data     15268643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     15268643                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::switch_cpus3.data     0.000762                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.000762                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::switch_cpus3.data 12511.541899                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 12511.541899                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::switch_cpus3.data         4592                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total         4592                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::switch_cpus3.data         7043                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total         7043                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::switch_cpus3.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrUncacheable::total            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::switch_cpus3.data    115921533                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total    115921533                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       214851                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrUncacheableLatency::total       214851                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::switch_cpus3.data     0.000461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.000461                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::switch_cpus3.data 16459.113020                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 16459.113020                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 35808.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrUncacheableLatency::total 35808.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.hits::switch_cpus3.data           42                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.hits::total           42                       # number of SoftPFExReq hits (Count)
system.cpu3.dcache.SoftPFExReq.misses::switch_cpus3.data           15                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.misses::total           15                       # number of SoftPFExReq misses (Count)
system.cpu3.dcache.SoftPFExReq.accesses::switch_cpus3.data           57                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.accesses::total           57                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFExReq.missRate::switch_cpus3.data     0.263158                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.missRate::total     0.263158                       # miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMisses::switch_cpus3.data           15                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMisses::total           15                       # number of SoftPFExReq MSHR misses (Count)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::switch_cpus3.data       762762                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissLatency::total       762762                       # number of SoftPFExReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::switch_cpus3.data     0.263158                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.mshrMissRate::total     0.263158                       # mshr miss rate for SoftPFExReq accesses (Ratio)
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::switch_cpus3.data 50850.800000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFExReq.avgMshrMissLatency::total 50850.800000                       # average SoftPFExReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::switch_cpus3.data         2589                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total         2589                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::switch_cpus3.data          399                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total          399                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::switch_cpus3.data         2988                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total         2988                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::switch_cpus3.data     0.133534                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.133534                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::switch_cpus3.data          399                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total          399                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::switch_cpus3.data      2333604                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total      2333604                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::switch_cpus3.data     0.133534                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.133534                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus3.data  5848.631579                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total  5848.631579                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::switch_cpus3.data           45                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total           45                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.accesses::switch_cpus3.data           45                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total           45                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.misses::switch_cpus3.data          320                       # number of WriteLineReq misses (Count)
system.cpu3.dcache.WriteLineReq.misses::total          320                       # number of WriteLineReq misses (Count)
system.cpu3.dcache.WriteLineReq.missLatency::switch_cpus3.data     20805106                       # number of WriteLineReq miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.missLatency::total     20805106                       # number of WriteLineReq miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.accesses::switch_cpus3.data          320                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.accesses::total          320                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteLineReq.missRate::switch_cpus3.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.avgMissLatency::switch_cpus3.data 65015.956250                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.avgMissLatency::total 65015.956250                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.mshrHits::switch_cpus3.data           51                       # number of WriteLineReq MSHR hits (Count)
system.cpu3.dcache.WriteLineReq.mshrHits::total           51                       # number of WriteLineReq MSHR hits (Count)
system.cpu3.dcache.WriteLineReq.mshrMisses::switch_cpus3.data          269                       # number of WriteLineReq MSHR misses (Count)
system.cpu3.dcache.WriteLineReq.mshrMisses::total          269                       # number of WriteLineReq MSHR misses (Count)
system.cpu3.dcache.WriteLineReq.mshrMissLatency::switch_cpus3.data     13808935                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.mshrMissLatency::total     13808935                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteLineReq.mshrMissRate::switch_cpus3.data     0.840625                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.mshrMissRate::total     0.840625                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu3.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus3.data 51334.330855                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteLineReq.avgMshrMissLatency::total 51334.330855                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::switch_cpus3.data      6169251                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       6169251                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::switch_cpus3.data        21424                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        21424                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::switch_cpus3.data    797712334                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total    797712334                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::switch_cpus3.data      6190675                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      6190675                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::switch_cpus3.data     0.003461                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.003461                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::switch_cpus3.data 37234.518951                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 37234.518951                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::switch_cpus3.data        16206                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        16206                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::switch_cpus3.data         5218                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total         5218                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::switch_cpus3.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::switch_cpus3.data    136339356                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    136339356                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::switch_cpus3.data     0.000843                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.000843                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::switch_cpus3.data 26128.661556                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 26128.661556                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.pfIssued              0                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers0.pfIssued        46431                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfIdentified       423240                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfBufferHit       256391                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfRemovedFull           50                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers0.pfSpanPage        59156                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.prefetcher.prefetchers1.pfIssued        57879                       # number of hwpf issued (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfIdentified       130703                       # number of prefetch candidates identified (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfBufferHit        30947                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfRemovedFull         1087                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.dcache.prefetcher.prefetchers1.pfSpanPage         2913                       # number of prefetches that crossed the page (Count)
system.cpu3.dcache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1023.995341                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            22399634                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs             47093                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            475.646784                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0   178.666385                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1   496.410065                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.occupancies::switch_cpus3.data   348.918892                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.174479                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.484775                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::switch_cpus3.data     0.340741                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.999995                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1022          655                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.occupanciesTaskId::1024          369                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1022::1          103                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::2          551                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1022::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1           44                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          324                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1022     0.639648                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.360352                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          85897249                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         85897249                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.icache.demandHits::switch_cpus3.inst      8341700                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          8341700                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::switch_cpus3.inst      8341700                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         8341700                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::switch_cpus3.inst       150283                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total         150283                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::switch_cpus3.inst       150283                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total        150283                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::switch_cpus3.inst    774434388                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total    774434388                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::switch_cpus3.inst    774434388                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total    774434388                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::switch_cpus3.inst      8491983                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      8491983                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::switch_cpus3.inst      8491983                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      8491983                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::switch_cpus3.inst     0.017697                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.017697                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::switch_cpus3.inst     0.017697                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.017697                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::switch_cpus3.inst  5153.173599                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total  5153.173599                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::switch_cpus3.inst  5153.173599                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total  5153.173599                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks       146311                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total           146311                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::switch_cpus3.inst         3970                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total         3970                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::switch_cpus3.inst         3970                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total         3970                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::switch_cpus3.inst       146313                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total       146313                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::switch_cpus3.inst       146313                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total       146313                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::switch_cpus3.inst    764317281                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total    764317281                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::switch_cpus3.inst    764317281                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total    764317281                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::switch_cpus3.inst     0.017230                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.017230                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::switch_cpus3.inst     0.017230                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.017230                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::switch_cpus3.inst  5223.850792                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total  5223.850792                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::switch_cpus3.inst  5223.850792                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total  5223.850792                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                146311                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::switch_cpus3.inst      8341700                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        8341700                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::switch_cpus3.inst       150283                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total       150283                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::switch_cpus3.inst    774434388                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total    774434388                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::switch_cpus3.inst      8491983                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      8491983                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::switch_cpus3.inst     0.017697                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.017697                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::switch_cpus3.inst  5153.173599                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total  5153.173599                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::switch_cpus3.inst         3970                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total         3970                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::switch_cpus3.inst       146313                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total       146313                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::switch_cpus3.inst    764317281                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total    764317281                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::switch_cpus3.inst     0.017230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.017230                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::switch_cpus3.inst  5223.850792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total  5223.850792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          511.940525                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             8685556                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs            146823                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs             59.156644                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick                  0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::switch_cpus3.inst   511.940525                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::switch_cpus3.inst     0.999884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.999884                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          175                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2          181                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3           68                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           26                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          34114245                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         34114245                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers0         4066                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::cpu3.dcache.prefetcher.prefetchers1        14580                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.inst       145911                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.data         9760                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.dtb.walker         9299                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::switch_cpus3.mmu.itb.walker         1145                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total          184761                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers0         4066                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::cpu3.dcache.prefetcher.prefetchers1        14580                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.inst       145911                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.data         9760                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.dtb.walker         9299                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::switch_cpus3.mmu.itb.walker         1145                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total         184761                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers0         6773                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.dcache.prefetcher.prefetchers1         7694                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.inst          402                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.data         2880                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.dtb.walker           41                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::switch_cpus3.mmu.itb.walker           19                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total         17809                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers0         6773                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.dcache.prefetcher.prefetchers1         7694                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.inst          402                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.data         2880                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.dtb.walker           41                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::switch_cpus3.mmu.itb.walker           19                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total        17809                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0    482539055                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.dcache.prefetcher.prefetchers1    475916984                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.inst     23698311                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.data    191220938                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.dtb.walker      3628170                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::switch_cpus3.mmu.itb.walker       903630                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total   1177907088                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0    482539055                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.dcache.prefetcher.prefetchers1    475916984                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.inst     23698311                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.data    191220938                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.dtb.walker      3628170                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::switch_cpus3.mmu.itb.walker       903630                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total   1177907088                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers0        10839                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.dcache.prefetcher.prefetchers1        22274                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.inst       146313                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.data        12640                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.dtb.walker         9340                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::switch_cpus3.mmu.itb.walker         1164                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total       202570                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers0        10839                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.dcache.prefetcher.prefetchers1        22274                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.inst       146313                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.data        12640                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.dtb.walker         9340                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::switch_cpus3.mmu.itb.walker         1164                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total       202570                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.624873                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.dcache.prefetcher.prefetchers1     0.345425                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.inst     0.002748                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.data     0.227848                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.dtb.walker     0.004390                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::switch_cpus3.mmu.itb.walker     0.016323                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.087915                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.624873                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.dcache.prefetcher.prefetchers1     0.345425                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.inst     0.002748                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.data     0.227848                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.dtb.walker     0.004390                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::switch_cpus3.mmu.itb.walker     0.016323                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.087915                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 71244.508342                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 61855.599688                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.inst 58951.022388                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.data 66396.159028                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 88491.951220                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 47559.473684                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 66141.113370                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 71244.508342                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 61855.599688                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.inst 58951.022388                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.data 66396.159028                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 88491.951220                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 47559.473684                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 66141.113370                       # average overall miss latency ((Cycle/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.unusedPrefetches               34                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu3.l2cache.writebacks::writebacks           23                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total              23                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrHits::cpu3.dcache.prefetcher.prefetchers0          131                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::cpu3.dcache.prefetcher.prefetchers1            8                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::switch_cpus3.data           36                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.demandMshrHits::total          175                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::cpu3.dcache.prefetcher.prefetchers0          131                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::cpu3.dcache.prefetcher.prefetchers1            8                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::switch_cpus3.data           36                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.overallMshrHits::total          175                       # number of overall MSHR hits (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0         6642                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers1         7686                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.inst          402                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.data         2844                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.dtb.walker           41                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::switch_cpus3.mmu.itb.walker           19                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total        17634                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0         6642                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1         7686                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers0          332                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.inst          402                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.data         2844                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.dtb.walker           41                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::switch_cpus3.mmu.itb.walker           19                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total        17966                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::switch_cpus3.data            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.overallMshrUncacheable::total            9                       # number of overall MSHR uncacheable misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0    469945390                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    475092802                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.inst     23698311                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.data    182463098                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker      3628170                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::switch_cpus3.mmu.itb.walker       903630                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total   1155731401                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0    469945390                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    475092802                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0     61585709                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.inst     23698311                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.data    182463098                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker      3628170                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::switch_cpus3.mmu.itb.walker       903630                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total   1217317110                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::switch_cpus3.data       205023                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.overallMshrUncacheableLatency::total       205023                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.612787                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.345066                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.inst     0.002748                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.data     0.225000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.004390                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.016323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.087051                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.612787                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.345066                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.inst     0.002748                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.data     0.225000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.004390                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.016323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.088690                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 70753.596808                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 61812.750716                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.inst 58951.022388                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.data 64157.207454                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 88491.951220                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 47559.473684                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 65539.945616                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 70753.596808                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 61812.750716                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 185499.123494                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.inst 58951.022388                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.data 64157.207454                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 88491.951220                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker 47559.473684                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 67756.713236                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::switch_cpus3.data 22780.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.overallAvgMshrUncacheableLatency::total 22780.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.cpu3.l2cache.replacements                   60                       # number of replacements (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers0          332                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMisses::total          332                       # number of HardPFReq MSHR misses (Count)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0     61585709                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissLatency::total     61585709                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu3.l2cache.HardPFReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 185499.123494                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.HardPFReq.avgMshrMissLatency::total 185499.123494                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.hits::switch_cpus3.data           53                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total           53                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.misses::cpu3.dcache.prefetcher.prefetchers0            2                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::switch_cpus3.data          261                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::total          263                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.missLatency::cpu3.dcache.prefetcher.prefetchers0       157794                       # number of InvalidateReq miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.missLatency::switch_cpus3.data      2922465                       # number of InvalidateReq miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.missLatency::total      3080259                       # number of InvalidateReq miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.accesses::cpu3.dcache.prefetcher.prefetchers0            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::switch_cpus3.data          314                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total          316                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.missRate::cpu3.dcache.prefetcher.prefetchers0            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::switch_cpus3.data     0.831210                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::total     0.832278                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0        78897                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMissLatency::switch_cpus3.data 11197.183908                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMissLatency::total 11712.011407                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq MSHR hits (Count)
system.cpu3.l2cache.InvalidateReq.mshrHits::switch_cpus3.data           25                       # number of InvalidateReq MSHR hits (Count)
system.cpu3.l2cache.InvalidateReq.mshrHits::total           26                       # number of InvalidateReq MSHR hits (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::switch_cpus3.data          236                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::total          237                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0        14196                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::switch_cpus3.data     10268076                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::total     10282272                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::switch_cpus3.data     0.751592                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::total     0.750000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0        14196                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 43508.796610                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::total 43385.113924                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.hits::switch_cpus3.inst       145911                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.hits::total       145911                       # number of ReadCleanReq hits (Count)
system.cpu3.l2cache.ReadCleanReq.misses::switch_cpus3.inst          402                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total          402                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::switch_cpus3.inst     23698311                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total     23698311                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::switch_cpus3.inst       146313                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total       146313                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::switch_cpus3.inst     0.002748                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total     0.002748                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::switch_cpus3.inst 58951.022388                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 58951.022388                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::switch_cpus3.inst          402                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total          402                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus3.inst     23698311                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total     23698311                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::switch_cpus3.inst     0.002748                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total     0.002748                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus3.inst 58951.022388                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 58951.022388                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::cpu3.dcache.prefetcher.prefetchers1            2                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::switch_cpus3.data         3278                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total         3281                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::switch_cpus3.data         1910                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total         1911                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::cpu3.dcache.prefetcher.prefetchers0       155337                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::switch_cpus3.data    114078236                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total    114233573                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.dcache.prefetcher.prefetchers0            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.dcache.prefetcher.prefetchers1            2                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::switch_cpus3.data         5188                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total         5192                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.500000                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::switch_cpus3.data     0.368157                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.368066                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0       155337                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::switch_cpus3.data 59726.825131                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 59776.856620                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrHits::switch_cpus3.data           11                       # number of ReadExReq MSHR hits (Count)
system.cpu3.l2cache.ReadExReq.mshrHits::total           11                       # number of ReadExReq MSHR hits (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::switch_cpus3.data         1899                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total         1900                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0       155337                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::switch_cpus3.data    111375809                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total    111531146                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.500000                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::switch_cpus3.data     0.366037                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.365948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0       155337                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus3.data 58649.715113                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 58700.603158                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.dtb.walker         9299                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::switch_cpus3.mmu.itb.walker         1145                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.hits::total         10444                       # number of ReadReq hits (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.dtb.walker           41                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::switch_cpus3.mmu.itb.walker           19                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.misses::total           60                       # number of ReadReq misses (Count)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.dtb.walker      3628170                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::switch_cpus3.mmu.itb.walker       903630                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.missLatency::total      4531800                       # number of ReadReq miss ticks (Tick)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.dtb.walker         9340                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::switch_cpus3.mmu.itb.walker         1164                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.accesses::total        10504                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.dtb.walker     0.004390                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::switch_cpus3.mmu.itb.walker     0.016323                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.missRate::total     0.005712                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 88491.951220                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::switch_cpus3.mmu.itb.walker 47559.473684                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMissLatency::total        75530                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.dtb.walker           41                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::switch_cpus3.mmu.itb.walker           19                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::switch_cpus3.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrUncacheable::total            6                       # number of ReadReq MSHR uncacheable (Count)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker      3628170                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::switch_cpus3.mmu.itb.walker       903630                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissLatency::total      4531800                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus3.data       205023                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrUncacheableLatency::total       205023                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.004390                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.016323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.mshrMissRate::total     0.005712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 88491.951220                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker 47559.473684                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrMissLatency::total        75530                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 34170.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadReq.avgMshrUncacheableLatency::total 34170.500000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0         4065                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers1        14578                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::switch_cpus3.data         6482                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total        25125                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0         6772                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers1         7694                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::switch_cpus3.data          970                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total        15436                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0    482383718                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers1    475916984                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::switch_cpus3.data     77142702                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total   1035443404                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0        10837                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers1        22272                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::switch_cpus3.data         7452                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total        40561                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.624896                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.345456                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::switch_cpus3.data     0.130166                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.380563                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 71232.090667                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 61855.599688                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::switch_cpus3.data 79528.558763                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 67079.774812                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0          131                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers1            8                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::switch_cpus3.data           25                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrHits::total          164                       # number of ReadSharedReq MSHR hits (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0         6641                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1         7686                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::switch_cpus3.data          945                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total        15272                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0    469790053                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    475092802                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus3.data     71087289                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total   1015970144                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.612808                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.345097                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.126812                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.376519                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 70740.860262                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 61812.750716                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 75224.644444                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 66525.022525                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WriteReq.mshrUncacheable::switch_cpus3.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WriteReq.mshrUncacheable::total            3                       # number of WriteReq MSHR uncacheable (Count)
system.cpu3.l2cache.WritebackClean.hits::writebacks       146301                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.hits::total       146301                       # number of WritebackClean hits (Count)
system.cpu3.l2cache.WritebackClean.accesses::writebacks       146301                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackClean.accesses::total       146301                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.hits::writebacks        27055                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total        27055                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks        27055                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total        27055                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.pfIssued             0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIssued          476                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfIdentified          693                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfBufferHit          160                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.pfSpanPage         1163                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIssued            0                       # number of hwpf issued (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.pfSpanPage        18840                       # number of prefetches that crossed the page (Count)
system.cpu3.l2cache.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse       13975.990540                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs             432125                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs            22917                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs            18.856089                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick                 0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks   150.625409                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0  4309.726370                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1  5499.441326                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers0   280.768421                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.dtb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.inst  1418.107066                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.data  2179.153586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.dtb.walker    76.930935                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::switch_cpus3.mmu.itb.walker    51.237428                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.004597                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.000031                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.131522                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.167830                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers0     0.008568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.dtb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.mmu.itb.walker     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.inst     0.043277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.data     0.066502                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.002348                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.001564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.426513                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1022        17312                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1023          152                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.occupanciesTaskId::1024         5287                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::1           56                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::2         1592                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::3        10766                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1022::4         4898                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::2            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::3           25                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1023::4          123                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1           14                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2          286                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3         2341                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::4         2646                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1022     0.528320                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1023     0.004639                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.161346                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses          3180138                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses         3180138                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.dtb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.instHits                        0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.instMisses                      0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.readHits                        0                       # DTB read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # DTB read misses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # DTB write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # DTB write misses (Count)
system.cpu3.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.flushTlb                        0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.alignFaults                     0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.prefetchFaults                  0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.domainFaults                    0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.permsFaults                     0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.instAccesses                    0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.walker.walks                    0                       # Table walker walks requested (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  12826803818                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadReq          10515                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadResp        197389                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteReq             3                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WriteResp            3                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty        27078                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackClean       146311                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict        19859                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::HardPFReq          615                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq           18                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeReq            2                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq         5199                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp         5197                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq       146313                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq        40945                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq          318                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp          316                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       438937                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       138212                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port         2328                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port        18685                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total            598162                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port     18727936                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      4660068                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.itb.walker.dma::system.cpu3.l2cache.cpu_side_port         9312                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.mmu.dtb.walker.dma::system.cpu3.l2cache.cpu_side_port        74720                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total           23472036                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                       1924                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic                 1832                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples       204814                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.003569                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.059635                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0             204083     99.64%     99.64% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1                731      0.36%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total         204814                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy     204038291                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy    120094722                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy     40759158                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer2.occupancy       648328                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer3.occupancy      5195647                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy         4095                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests       384955                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests       192573                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops          504                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops          504                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       273                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers0         3619                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.dcache.prefetcher.prefetchers1           36                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers0           26                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.dcache.prefetcher.prefetchers1          402                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers0         2814                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.dcache.prefetcher.prefetchers1         1049                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers0            9                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.l2cache.prefetcher.prefetchers1            2                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers0         3675                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.dcache.prefetcher.prefetchers1         4185                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.l2cache.prefetcher.prefetchers0           27                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.inst            73                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.data            21                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.dtb.walker            3                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus0.mmu.itb.walker            5                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.inst           222                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.data           280                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.dtb.walker          411                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus1.mmu.itb.walker            7                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.inst            73                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.data          1388                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.dtb.walker            2                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus2.mmu.itb.walker            4                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.inst           144                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.data          1787                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.dtb.walker           12                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus3.mmu.itb.walker           11                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     20288                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers0         3619                       # number of overall hits (Count)
system.l3.overallHits::cpu0.dcache.prefetcher.prefetchers1           36                       # number of overall hits (Count)
system.l3.overallHits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers0           26                       # number of overall hits (Count)
system.l3.overallHits::cpu1.dcache.prefetcher.prefetchers1          402                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers0         2814                       # number of overall hits (Count)
system.l3.overallHits::cpu2.dcache.prefetcher.prefetchers1         1049                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers0            9                       # number of overall hits (Count)
system.l3.overallHits::cpu2.l2cache.prefetcher.prefetchers1            2                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers0         3675                       # number of overall hits (Count)
system.l3.overallHits::cpu3.dcache.prefetcher.prefetchers1         4185                       # number of overall hits (Count)
system.l3.overallHits::cpu3.l2cache.prefetcher.prefetchers0           27                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.inst           73                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.data           21                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.dtb.walker            3                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus0.mmu.itb.walker            5                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.inst          222                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.data          280                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.dtb.walker          411                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus1.mmu.itb.walker            7                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.inst           73                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.data         1388                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.dtb.walker            2                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus2.mmu.itb.walker            4                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.inst          144                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.data         1787                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.dtb.walker           12                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus3.mmu.itb.walker           11                       # number of overall hits (Count)
system.l3.overallHits::total                    20288                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers0         2407                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.dcache.prefetcher.prefetchers1          266                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers0           31                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.dcache.prefetcher.prefetchers1        25005                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers0         3293                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.dcache.prefetcher.prefetchers1         1177                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.l2cache.prefetcher.prefetchers0           26                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers0         2968                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.dcache.prefetcher.prefetchers1         3489                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.l2cache.prefetcher.prefetchers0          304                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.inst          151                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.data          128                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.dtb.walker            2                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.inst          170                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.data         8028                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.dtb.walker         5838                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus1.mmu.itb.walker            5                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.inst          142                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.data          529                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.dtb.walker           22                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus2.mmu.itb.walker            3                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.inst          258                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.data         1038                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.dtb.walker           29                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus3.mmu.itb.walker            8                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   55325                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers0         2407                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.dcache.prefetcher.prefetchers1          266                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers0           31                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.dcache.prefetcher.prefetchers1        25005                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers0         3293                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.dcache.prefetcher.prefetchers1         1177                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.l2cache.prefetcher.prefetchers0           26                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers0         2968                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.dcache.prefetcher.prefetchers1         3489                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.l2cache.prefetcher.prefetchers0          304                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.inst          151                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.data          128                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.dtb.walker            2                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus0.mmu.itb.walker            2                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.inst          170                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.data         8028                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.dtb.walker         5838                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus1.mmu.itb.walker            5                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.inst          142                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.data          529                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.dtb.walker           22                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus2.mmu.itb.walker            3                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.inst          258                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.data         1038                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.dtb.walker           29                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus3.mmu.itb.walker            8                       # number of overall misses (Count)
system.l3.overallMisses::total                  55325                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers0    260556279                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.dcache.prefetcher.prefetchers1     38712241                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers0       439254                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81353                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers0      2678136                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.dcache.prefetcher.prefetchers1   3055073328                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers0    508264231                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.dcache.prefetcher.prefetchers1    141006741                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.l2cache.prefetcher.prefetchers0      4834822                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers0    408019881                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.dcache.prefetcher.prefetchers1    407431996                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.l2cache.prefetcher.prefetchers0     61107572                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.inst     11999169                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.data     17688216                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.dtb.walker       193557                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus0.mmu.itb.walker       136227                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.inst     13044213                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.data   1040558813                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.dtb.walker    478578282                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus1.mmu.itb.walker       805077                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.inst     11301381                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.data     65784264                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.dtb.walker      2142231                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus2.mmu.itb.walker       206388                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.inst     20525778                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.data    154656571                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.dtb.walker      3363087                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus3.mmu.itb.walker       713349                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         6709902437                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers0    260556279                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.dcache.prefetcher.prefetchers1     38712241                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers0       439254                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81353                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers0      2678136                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.dcache.prefetcher.prefetchers1   3055073328                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers0    508264231                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.dcache.prefetcher.prefetchers1    141006741                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.l2cache.prefetcher.prefetchers0      4834822                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers0    408019881                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.dcache.prefetcher.prefetchers1    407431996                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.l2cache.prefetcher.prefetchers0     61107572                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.inst     11999169                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.data     17688216                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.dtb.walker       193557                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus0.mmu.itb.walker       136227                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.inst     13044213                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.data   1040558813                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.dtb.walker    478578282                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus1.mmu.itb.walker       805077                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.inst     11301381                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.data     65784264                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.dtb.walker      2142231                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus2.mmu.itb.walker       206388                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.inst     20525778                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.data    154656571                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.dtb.walker      3363087                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus3.mmu.itb.walker       713349                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        6709902437                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.dcache.prefetcher.prefetchers1          302                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.l2cache.prefetcher.prefetchers1            2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers0         6107                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.dcache.prefetcher.prefetchers1         2226                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers0           35                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.l2cache.prefetcher.prefetchers1            2                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers0         6643                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.dcache.prefetcher.prefetchers1         7674                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.l2cache.prefetcher.prefetchers0          331                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.inst          224                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.data          149                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.dtb.walker            5                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus0.mmu.itb.walker            7                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.inst          392                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.data         8308                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.dtb.walker         6249                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus1.mmu.itb.walker           12                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.inst          215                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.data         1917                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.dtb.walker           24                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus2.mmu.itb.walker            7                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.inst          402                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.data         2825                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.dtb.walker           41                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus3.mmu.itb.walker           19                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 75613                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.dcache.prefetcher.prefetchers1          302                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.l2cache.prefetcher.prefetchers1            2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers0         6107                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.dcache.prefetcher.prefetchers1         2226                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers0           35                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.l2cache.prefetcher.prefetchers1            2                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers0         6643                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.dcache.prefetcher.prefetchers1         7674                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.l2cache.prefetcher.prefetchers0          331                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.inst          224                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.data          149                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.dtb.walker            5                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus0.mmu.itb.walker            7                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.inst          392                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.data         8308                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.dtb.walker         6249                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus1.mmu.itb.walker           12                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.inst          215                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.data         1917                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.dtb.walker           24                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus2.mmu.itb.walker            7                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.inst          402                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.data         2825                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.dtb.walker           41                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus3.mmu.itb.walker           19                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                75613                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers0     0.399436                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.dcache.prefetcher.prefetchers1     0.880795                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers0            1                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.500000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers0     0.543860                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.dcache.prefetcher.prefetchers1     0.984178                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers0     0.539217                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.dcache.prefetcher.prefetchers1     0.528751                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.742857                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers0     0.446786                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.dcache.prefetcher.prefetchers1     0.454652                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.918429                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.inst     0.674107                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.data     0.859060                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.dtb.walker     0.400000                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus0.mmu.itb.walker     0.285714                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.inst     0.433673                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.data     0.966298                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.dtb.walker     0.934229                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus1.mmu.itb.walker     0.416667                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.inst     0.660465                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.data     0.275952                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.dtb.walker     0.916667                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus2.mmu.itb.walker     0.428571                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.inst     0.641791                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.data     0.367434                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.dtb.walker     0.707317                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus3.mmu.itb.walker     0.421053                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.731686                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers0     0.399436                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.dcache.prefetcher.prefetchers1     0.880795                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers0            1                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.500000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers0     0.543860                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.dcache.prefetcher.prefetchers1     0.984178                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers0     0.539217                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.dcache.prefetcher.prefetchers1     0.528751                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.742857                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers0     0.446786                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.dcache.prefetcher.prefetchers1     0.454652                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.918429                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.inst     0.674107                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.data     0.859060                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.dtb.walker     0.400000                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus0.mmu.itb.walker     0.285714                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.inst     0.433673                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.data     0.966298                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.dtb.walker     0.934229                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus1.mmu.itb.walker     0.416667                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.inst     0.660465                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.data     0.275952                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.dtb.walker     0.916667                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus2.mmu.itb.walker     0.428571                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.inst     0.641791                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.data     0.367434                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.dtb.walker     0.707317                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus3.mmu.itb.walker     0.421053                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.731686                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 108249.388866                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 145534.740602                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 87850.800000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81353                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 86391.483871                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 122178.497421                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 154346.866383                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 119801.819031                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 185954.692308                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 137473.005728                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 116776.152479                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 201011.750000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.inst 79464.695364                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.data 138189.187500                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.dtb.walker 96778.500000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus0.mmu.itb.walker 68113.500000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.inst 76730.664706                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.data 129616.194943                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.dtb.walker 81976.410072                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus1.mmu.itb.walker 161015.400000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.inst 79587.190141                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.data 124355.886578                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.dtb.walker 97374.136364                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus2.mmu.itb.walker        68796                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.inst 79557.279070                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.data 148994.769750                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.dtb.walker 115968.517241                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::switch_cpus3.mmu.itb.walker 89168.625000                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    121281.562350                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers0 108249.388866                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.dcache.prefetcher.prefetchers1 145534.740602                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 87850.800000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81353                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers0 86391.483871                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.dcache.prefetcher.prefetchers1 122178.497421                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers0 154346.866383                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.dcache.prefetcher.prefetchers1 119801.819031                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 185954.692308                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers0 137473.005728                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.dcache.prefetcher.prefetchers1 116776.152479                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 201011.750000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.inst 79464.695364                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.data 138189.187500                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.dtb.walker 96778.500000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus0.mmu.itb.walker 68113.500000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.inst 76730.664706                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.data 129616.194943                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.dtb.walker 81976.410072                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus1.mmu.itb.walker 161015.400000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.inst 79587.190141                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.data 124355.886578                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.dtb.walker 97374.136364                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus2.mmu.itb.walker        68796                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.inst 79557.279070                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.data 148994.769750                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.dtb.walker 115968.517241                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::switch_cpus3.mmu.itb.walker 89168.625000                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   121281.562350                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                1395                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                  66                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs              21.136364                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.unusedPrefetches                       3542                       # number of HardPF blocks evicted w/o reference (Count)
system.l3.writebacks::writebacks                    6                       # number of writebacks (Count)
system.l3.writebacks::total                         6                       # number of writebacks (Count)
system.l3.demandMshrHits::cpu0.dcache.prefetcher.prefetchers0          118                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu0.dcache.prefetcher.prefetchers1           23                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.dcache.prefetcher.prefetchers0            3                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.dcache.prefetcher.prefetchers1           85                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.dcache.prefetcher.prefetchers0         1111                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.dcache.prefetcher.prefetchers1          157                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.l2cache.prefetcher.prefetchers0           12                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.dcache.prefetcher.prefetchers0          863                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.dcache.prefetcher.prefetchers1          240                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.l2cache.prefetcher.prefetchers0           48                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.inst           32                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus0.data            7                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.inst           76                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.data          160                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus1.mmu.itb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.inst          114                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.data           44                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus2.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.inst          131                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.data          128                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::switch_cpus3.mmu.itb.walker            2                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                  3359                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.dcache.prefetcher.prefetchers0          118                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu0.dcache.prefetcher.prefetchers1           23                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.dcache.prefetcher.prefetchers0            3                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.dcache.prefetcher.prefetchers1           85                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.dcache.prefetcher.prefetchers0         1111                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.dcache.prefetcher.prefetchers1          157                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.l2cache.prefetcher.prefetchers0           12                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.dcache.prefetcher.prefetchers0          863                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.dcache.prefetcher.prefetchers1          240                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.l2cache.prefetcher.prefetchers0           48                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.inst           32                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus0.data            7                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.inst           76                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.data          160                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus1.mmu.itb.walker            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.inst          114                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.data           44                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus2.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.inst          131                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.data          128                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::switch_cpus3.mmu.itb.walker            2                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                 3359                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers0         2289                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.dcache.prefetcher.prefetchers1          243                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers0           28                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.dcache.prefetcher.prefetchers1        24920                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers0         2182                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.dcache.prefetcher.prefetchers1         1020                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.l2cache.prefetcher.prefetchers0           14                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers0         2105                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.dcache.prefetcher.prefetchers1         3249                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.l2cache.prefetcher.prefetchers0          256                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.inst          119                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.data          121                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.dtb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.inst           94                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.data         7868                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.dtb.walker         5838                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus1.mmu.itb.walker            4                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.inst           28                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.data          485                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.dtb.walker           21                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus2.mmu.itb.walker            1                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.inst          127                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.data          910                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.dtb.walker           28                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus3.mmu.itb.walker            6                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               51966                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers0         2289                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.dcache.prefetcher.prefetchers1          243                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers0           28                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.dcache.prefetcher.prefetchers1        24920                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers0         2182                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.dcache.prefetcher.prefetchers1         1020                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.l2cache.prefetcher.prefetchers0           14                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers0         2105                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.dcache.prefetcher.prefetchers1         3249                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.l2cache.prefetcher.prefetchers0          256                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers0         8886                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers1       109605                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::l3.prefetcher.prefetchers2        10157                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.inst          119                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.data          121                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.dtb.walker            2                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.inst           94                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.data         7868                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.dtb.walker         5838                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus1.mmu.itb.walker            4                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.inst           28                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.data          485                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.dtb.walker           21                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus2.mmu.itb.walker            1                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.inst          127                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.data          910                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.dtb.walker           28                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus3.mmu.itb.walker            6                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             180614                       # number of overall MSHR misses (Count)
system.l3.overallMshrUncacheable::switch_cpus0.data            9                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus1.data            9                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus2.data            9                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::switch_cpus3.data            9                       # number of overall MSHR uncacheable misses (Count)
system.l3.overallMshrUncacheable::total            36                       # number of overall MSHR uncacheable misses (Count)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    252290496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1     35772081                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0       438675                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81254                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      2608940                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   3045243277                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0    379577960                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1    122750840                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0      3650699                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0    308708843                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    377721952                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0     55982032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.inst     10173503                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.data     17391764                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.dtb.walker       193225                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus0.mmu.itb.walker       136142                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.inst      7800904                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.data   1031455037                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.dtb.walker    477771872                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus1.mmu.itb.walker       725412                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.inst      2216267                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.data     61879866                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.dtb.walker      2112452                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus2.mmu.itb.walker        70779                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.inst     10613789                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.data    134769204                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.dtb.walker      3350782                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus3.mmu.itb.walker       578130                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     6346066177                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    252290496                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1     35772081                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0       438675                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81254                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      2608940                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   3045243277                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0    379577960                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1    122750840                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0      3650699                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0    308708843                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    377721952                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0     55982032                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers0    780272313                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers1  13383465125                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::l3.prefetcher.prefetchers2   1771584112                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.inst     10173503                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.data     17391764                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.dtb.walker       193225                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus0.mmu.itb.walker       136142                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.inst      7800904                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.data   1031455037                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.dtb.walker    477771872                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus1.mmu.itb.walker       725412                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.inst      2216267                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.data     61879866                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.dtb.walker      2112452                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus2.mmu.itb.walker        70779                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.inst     10613789                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.data    134769204                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.dtb.walker      3350782                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus3.mmu.itb.walker       578130                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   22281387727                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus0.data       173051                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus1.data       174792                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus2.data       173098                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::switch_cpus3.data       174769                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.overallMshrUncacheableLatency::total       695710                       # number of overall MSHR uncacheable ticks (Tick)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.379854                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.804636                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0            1                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.500000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.491228                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.980832                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.357295                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.458221                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.400000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.316875                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.423378                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.773414                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.inst     0.531250                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.data     0.812081                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.dtb.walker     0.400000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus0.mmu.itb.walker     0.285714                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.inst     0.239796                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.data     0.947039                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.dtb.walker     0.934229                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus1.mmu.itb.walker     0.333333                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.inst     0.130233                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.data     0.252999                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.dtb.walker     0.875000                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus2.mmu.itb.walker     0.142857                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.inst     0.315920                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.data     0.322124                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.dtb.walker     0.682927                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus3.mmu.itb.walker     0.315789                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.687263                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.379854                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.804636                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers0            1                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.500000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.491228                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.980832                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.357295                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.458221                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.400000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.316875                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.423378                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.773414                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers1          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::l3.prefetcher.prefetchers2          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.inst     0.531250                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.data     0.812081                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.dtb.walker     0.400000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus0.mmu.itb.walker     0.285714                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.inst     0.239796                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.data     0.947039                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.dtb.walker     0.934229                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus1.mmu.itb.walker     0.333333                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.inst     0.130233                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.data     0.252999                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.dtb.walker     0.875000                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus2.mmu.itb.walker     0.142857                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.inst     0.315920                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.data     0.322124                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.dtb.walker     0.682927                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus3.mmu.itb.walker     0.315789                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         2.388663                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 110218.652687                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 147210.209877                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0        87735                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81254                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 93176.428571                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 122200.773555                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 173958.735105                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 120343.960784                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 260764.214286                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 146655.032304                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 116257.910742                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 218679.812500                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.inst 85491.621849                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.data 143733.586777                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 96612.500000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus0.mmu.itb.walker        68071                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.inst 82988.340426                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.data 131094.946238                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 81838.278863                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus1.mmu.itb.walker       181353                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.inst 79152.392857                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.data 127587.352577                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 100592.952381                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        70779                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.inst 83573.141732                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.data 148098.026374                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 119670.785714                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus3.mmu.itb.walker        96355                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 122119.581592                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 110218.652687                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 147210.209877                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0        87735                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81254                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 93176.428571                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 122200.773555                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 173958.735105                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 120343.960784                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 260764.214286                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 146655.032304                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 116257.910742                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 218679.812500                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers0 87809.173194                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers1 122106.337530                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::l3.prefetcher.prefetchers2 174420.016934                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.inst 85491.621849                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.data 143733.586777                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb.walker 96612.500000                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus0.mmu.itb.walker        68071                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.inst 82988.340426                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.data 131094.946238                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb.walker 81838.278863                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus1.mmu.itb.walker       181353                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.inst 79152.392857                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.data 127587.352577                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.dtb.walker 100592.952381                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus2.mmu.itb.walker        70779                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.inst 83573.141732                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.data 148098.026374                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.dtb.walker 119670.785714                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus3.mmu.itb.walker        96355                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 123364.676753                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus0.data 19227.888889                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus1.data 19421.333333                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus2.data 19233.111111                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::switch_cpus3.data 19418.777778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.overallAvgMshrUncacheableLatency::total 19325.277778                       # average overall mshr uncacheable latency ((Cycle/Count))
system.l3.replacements                           5654                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks          111                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total            111                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers0         8886                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers1       109605                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::l3.prefetcher.prefetchers2        10157                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMisses::total          128648                       # number of HardPFReq MSHR misses (Count)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers0    780272313                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers1  13383465125                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::l3.prefetcher.prefetchers2   1771584112                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissLatency::total  15935321550                       # number of HardPFReq MSHR miss ticks (Tick)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers0          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers1          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::l3.prefetcher.prefetchers2          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.mshrMissRate::total           inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers0 87809.173194                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers1 122106.337530                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::l3.prefetcher.prefetchers2 174420.016934                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.HardPFReq.avgMshrMissLatency::total 123867.619784                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.hits::switch_cpus1.data            5                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::switch_cpus3.data           16                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total                21                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu3.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus1.data            7                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::switch_cpus3.data          220                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total             228                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.missLatency::switch_cpus3.data      6365541                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.missLatency::total      6365541                       # number of InvalidateReq miss ticks (Tick)
system.l3.InvalidateReq.accesses::cpu3.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus1.data           12                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::switch_cpus3.data          236                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total           249                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu3.dcache.prefetcher.prefetchers0            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus1.data     0.583333                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::switch_cpus3.data     0.932203                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.915663                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMissLatency::switch_cpus3.data 28934.277273                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMissLatency::total 27919.039474                       # average InvalidateReq miss latency ((Tick/Count))
system.l3.InvalidateReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0            1                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::switch_cpus3.data           62                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrHits::total            63                       # number of InvalidateReq MSHR hits (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus1.data            7                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::switch_cpus3.data          158                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total          165                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0        10339                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus1.data       135233                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::switch_cpus3.data      2838319                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total      2983891                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::switch_cpus1.data     0.583333                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::switch_cpus3.data     0.669492                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.662651                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0          inf                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus1.data        19319                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::switch_cpus3.data 17964.044304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total 18084.187879                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu2.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus0.data            2                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus1.data           67                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus2.data         1210                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::switch_cpus3.data         1279                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                  2559                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu3.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus0.data            4                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus1.data           62                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus2.data          442                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::switch_cpus3.data          613                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total                1122                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu3.dcache.prefetcher.prefetchers0       151515                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus0.data       942123                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus1.data      5242692                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus2.data     54426372                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::switch_cpus3.data     92084995                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total      152847697                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu2.dcache.prefetcher.prefetchers1            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus1.data          129                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus2.data         1652                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::switch_cpus3.data         1892                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total              3681                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu3.dcache.prefetcher.prefetchers0            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus0.data     0.666667                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus1.data     0.480620                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus2.data     0.267554                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::switch_cpus3.data     0.323996                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.304808                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0       151515                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus0.data 235530.750000                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus1.data 84559.548387                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus2.data 123136.588235                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::switch_cpus3.data 150220.220228                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 136227.893939                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrHits::switch_cpus1.data            8                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus2.data           33                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::switch_cpus3.data           71                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrHits::total               112                       # number of ReadExReq MSHR hits (Count)
system.l3.ReadExReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0            1                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus1.data           54                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus2.data          409                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::switch_cpus3.data          542                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total            1010                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0       151400                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus0.data       941795                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus1.data      4905429                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus2.data     52026270                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::switch_cpus3.data     78899254                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total    136924148                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus0.data     0.666667                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus1.data     0.418605                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus2.data     0.247579                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::switch_cpus3.data     0.286469                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.274382                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0       151400                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus0.data 235448.750000                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus1.data 90841.277778                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus2.data 127203.594132                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus3.data 145570.579336                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 135568.463366                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadReq.mshrUncacheable::switch_cpus0.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus1.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus2.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::switch_cpus3.data            6                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheable::total           24                       # number of ReadReq MSHR uncacheable (Count)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus0.data       173051                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus1.data       174792                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus2.data       173098                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::switch_cpus3.data       174769                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.mshrUncacheableLatency::total       695710                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 28841.833333                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data        29132                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus2.data 28849.666667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::switch_cpus3.data 29128.166667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadReq.avgMshrUncacheableLatency::total 28987.916667                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers0         3619                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.dcache.prefetcher.prefetchers1           36                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers0           26                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.dcache.prefetcher.prefetchers1          402                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers0         2814                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.dcache.prefetcher.prefetchers1         1048                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers0            9                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.l2cache.prefetcher.prefetchers1            2                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers0         3675                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.dcache.prefetcher.prefetchers1         4185                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.l2cache.prefetcher.prefetchers0           27                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.inst           73                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.data           19                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.dtb.walker            3                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus0.mmu.itb.walker            5                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.inst          222                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.data          213                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.dtb.walker          411                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus1.mmu.itb.walker            7                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.inst           73                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.data          178                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.dtb.walker            2                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus2.mmu.itb.walker            4                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.inst          144                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.data          508                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.dtb.walker           12                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::switch_cpus3.mmu.itb.walker           11                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             17729                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers0         2407                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.dcache.prefetcher.prefetchers1          266                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers0           31                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.dcache.prefetcher.prefetchers1        25005                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers0         3293                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.dcache.prefetcher.prefetchers1         1177                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.l2cache.prefetcher.prefetchers0           26                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers0         2967                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.dcache.prefetcher.prefetchers1         3489                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.l2cache.prefetcher.prefetchers0          304                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.inst          151                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.data          124                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.dtb.walker            2                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus0.mmu.itb.walker            2                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.inst          170                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.data         7966                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.dtb.walker         5838                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus1.mmu.itb.walker            5                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.inst          142                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.data           87                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.dtb.walker           22                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus2.mmu.itb.walker            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.inst          258                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.data          425                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.dtb.walker           29                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::switch_cpus3.mmu.itb.walker            8                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total           54203                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers0    260556279                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.dcache.prefetcher.prefetchers1     38712241                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers0       439254                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.l2cache.prefetcher.prefetchers1        81353                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers0      2678136                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.dcache.prefetcher.prefetchers1   3055073328                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers0    508264231                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.dcache.prefetcher.prefetchers1    141006741                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.l2cache.prefetcher.prefetchers0      4834822                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers0    407868366                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.dcache.prefetcher.prefetchers1    407431996                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.l2cache.prefetcher.prefetchers0     61107572                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.inst     11999169                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.data     16746093                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb.walker       193557                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus0.mmu.itb.walker       136227                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.inst     13044213                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.data   1035316121                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb.walker    478578282                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus1.mmu.itb.walker       805077                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.inst     11301381                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.data     11357892                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.dtb.walker      2142231                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus2.mmu.itb.walker       206388                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.inst     20525778                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.data     62571576                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.dtb.walker      3363087                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::switch_cpus3.mmu.itb.walker       713349                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total   6557054740                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers0         6026                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.dcache.prefetcher.prefetchers1          302                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.l2cache.prefetcher.prefetchers1            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers0           57                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.dcache.prefetcher.prefetchers1        25407                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers0         6107                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.dcache.prefetcher.prefetchers1         2225                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers0           35                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.l2cache.prefetcher.prefetchers1            2                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers0         6642                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.dcache.prefetcher.prefetchers1         7674                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.l2cache.prefetcher.prefetchers0          331                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.inst          224                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.data          143                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.dtb.walker            5                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus0.mmu.itb.walker            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.inst          392                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.data         8179                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.dtb.walker         6249                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus1.mmu.itb.walker           12                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.inst          215                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.data          265                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.dtb.walker           24                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus2.mmu.itb.walker            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.inst          402                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.data          933                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.dtb.walker           41                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::switch_cpus3.mmu.itb.walker           19                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total         71932                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers0     0.399436                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.dcache.prefetcher.prefetchers1     0.880795                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers0            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.l2cache.prefetcher.prefetchers1     0.500000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers0     0.543860                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.dcache.prefetcher.prefetchers1     0.984178                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers0     0.539217                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.dcache.prefetcher.prefetchers1     0.528989                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.l2cache.prefetcher.prefetchers0     0.742857                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers0     0.446703                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.dcache.prefetcher.prefetchers1     0.454652                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.l2cache.prefetcher.prefetchers0     0.918429                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.inst     0.674107                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.data     0.867133                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.dtb.walker     0.400000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus0.mmu.itb.walker     0.285714                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.inst     0.433673                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.data     0.973958                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.dtb.walker     0.934229                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus1.mmu.itb.walker     0.416667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.inst     0.660465                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.data     0.328302                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.dtb.walker     0.916667                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus2.mmu.itb.walker     0.428571                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.inst     0.641791                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.data     0.455520                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.dtb.walker     0.707317                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::switch_cpus3.mmu.itb.walker     0.421053                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.753531                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers0 108249.388866                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.dcache.prefetcher.prefetchers1 145534.740602                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers0 87850.800000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81353                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers0 86391.483871                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.dcache.prefetcher.prefetchers1 122178.497421                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers0 154346.866383                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.dcache.prefetcher.prefetchers1 119801.819031                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.l2cache.prefetcher.prefetchers0 185954.692308                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers0 137468.273003                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.dcache.prefetcher.prefetchers1 116776.152479                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.l2cache.prefetcher.prefetchers0 201011.750000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.inst 79464.695364                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.data 135049.137097                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb.walker 96778.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb.walker 68113.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.inst 76730.664706                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.data 129966.874341                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb.walker 81976.410072                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb.walker 161015.400000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.inst 79587.190141                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.data 130550.482759                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.dtb.walker 97374.136364                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus2.mmu.itb.walker        68796                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.inst 79557.279070                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.data 147227.237647                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.dtb.walker 115968.517241                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::switch_cpus3.mmu.itb.walker 89168.625000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 120972.173865                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers0          118                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu0.dcache.prefetcher.prefetchers1           23                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers0            3                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.dcache.prefetcher.prefetchers1           85                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers0         1111                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.dcache.prefetcher.prefetchers1          157                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.l2cache.prefetcher.prefetchers0           12                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers0          863                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.dcache.prefetcher.prefetchers1          240                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.l2cache.prefetcher.prefetchers0           48                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.inst           32                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus0.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.inst           76                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.data          152                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus1.mmu.itb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.inst          114                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.data           11                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus2.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.inst          131                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.data           57                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::switch_cpus3.mmu.itb.walker            2                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total          3247                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers0         2289                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.dcache.prefetcher.prefetchers1          243                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers0            5                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.l2cache.prefetcher.prefetchers1            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers0           28                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.dcache.prefetcher.prefetchers1        24920                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers0         2182                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.dcache.prefetcher.prefetchers1         1020                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.l2cache.prefetcher.prefetchers0           14                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers0         2104                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.dcache.prefetcher.prefetchers1         3249                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.l2cache.prefetcher.prefetchers0          256                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.inst          119                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.data          117                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb.walker            2                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.inst           94                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.data         7814                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb.walker         5838                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb.walker            4                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.inst           28                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.data           76                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.dtb.walker           21                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus2.mmu.itb.walker            1                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.inst          127                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.data          368                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.dtb.walker           28                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::switch_cpus3.mmu.itb.walker            6                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total        50956                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers0    252290496                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.dcache.prefetcher.prefetchers1     35772081                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0       438675                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81254                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers0      2608940                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.dcache.prefetcher.prefetchers1   3045243277                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers0    379577960                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.dcache.prefetcher.prefetchers1    122750840                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0      3650699                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers0    308557443                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.dcache.prefetcher.prefetchers1    377721952                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0     55982032                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.inst     10173503                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.data     16449969                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb.walker       193225                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb.walker       136142                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.inst      7800904                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.data   1026549608                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb.walker    477771872                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb.walker       725412                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.inst      2216267                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.data      9853596                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.dtb.walker      2112452                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus2.mmu.itb.walker        70779                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.inst     10613789                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.data     55869950                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.dtb.walker      3350782                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::switch_cpus3.mmu.itb.walker       578130                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total   6209142029                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers0     0.379854                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.dcache.prefetcher.prefetchers1     0.804636                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers0            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.l2cache.prefetcher.prefetchers1     0.500000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers0     0.491228                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.dcache.prefetcher.prefetchers1     0.980832                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers0     0.357295                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.dcache.prefetcher.prefetchers1     0.458427                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.l2cache.prefetcher.prefetchers0     0.400000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers0     0.316772                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.dcache.prefetcher.prefetchers1     0.423378                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.l2cache.prefetcher.prefetchers0     0.773414                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.531250                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.818182                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb.walker     0.400000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb.walker     0.285714                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.239796                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.955374                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb.walker     0.934229                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb.walker     0.333333                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.inst     0.130233                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.data     0.286792                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.dtb.walker     0.875000                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus2.mmu.itb.walker     0.142857                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.inst     0.315920                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.data     0.394427                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.dtb.walker     0.682927                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::switch_cpus3.mmu.itb.walker     0.315789                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.708391                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers0 110218.652687                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.dcache.prefetcher.prefetchers1 147210.209877                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers0        87735                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.l2cache.prefetcher.prefetchers1        81254                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers0 93176.428571                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.dcache.prefetcher.prefetchers1 122200.773555                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers0 173958.735105                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.dcache.prefetcher.prefetchers1 120343.960784                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.l2cache.prefetcher.prefetchers0 260764.214286                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers0 146652.777091                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.dcache.prefetcher.prefetchers1 116257.910742                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.l2cache.prefetcher.prefetchers0 218679.812500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 85491.621849                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 140598.025641                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb.walker 96612.500000                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb.walker        68071                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 82988.340426                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 131373.126184                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb.walker 81838.278863                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb.walker       181353                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.inst 79152.392857                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.data 129652.578947                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.dtb.walker 100592.952381                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus2.mmu.itb.walker        70779                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.inst 83573.141732                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.data 151820.516304                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.dtb.walker 119670.785714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::switch_cpus3.mmu.itb.walker        96355                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 121853.011009                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                  2                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.hits::switch_cpus0.data            4                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::switch_cpus1.data           16                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                   20                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::switch_cpus1.data            1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                  1                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::switch_cpus1.data           17                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total               21                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::switch_cpus1.data     0.058824                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.047619                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::switch_cpus1.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total              1                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::switch_cpus1.data        22655                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total        22655                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::switch_cpus1.data     0.058824                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.047619                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::switch_cpus1.data        22655                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total        22655                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WriteReq.mshrUncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus2.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::switch_cpus3.data            3                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WriteReq.mshrUncacheable::total           12                       # number of WriteReq MSHR uncacheable (Count)
system.l3.WritebackDirty.hits::writebacks         3049                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             3049                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         3049                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         3049                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.pfIssued                       0                       # number of hwpf issued (Count)
system.l3.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers0.pfIssued        14209                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers0.pfIdentified        16292                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers0.pfBufferHit          823                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers0.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers0.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers0.pfSpanPage        12136                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers1.pfIssued       144718                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers1.pfIdentified       207715                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers1.pfBufferHit        51807                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers1.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers1.pfRemovedFull          216                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers1.pfSpanPage       133725                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.pfIssued        67473                       # number of hwpf issued (Count)
system.l3.prefetcher.prefetchers2.pfIdentified        78793                       # number of prefetch candidates identified (Count)
system.l3.prefetcher.prefetchers2.pfBufferHit         6648                       # number of redundant prefetches already in prefetch queue (Count)
system.l3.prefetcher.prefetchers2.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l3.prefetcher.prefetchers2.pfRemovedFull           78                       # number of prefetches dropped due to prefetch queue size (Count)
system.l3.prefetcher.prefetchers2.pfSpanPage         3767                       # number of prefetches that crossed the page (Count)
system.l3.prefetcher.prefetchers2.ampm.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.prefetcher.prefetchers2.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 116051.045615                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       247213                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     207320                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.192422                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       3.626669                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst               2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data               3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers0  2139.749772                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.dcache.prefetcher.prefetchers1   531.361453                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers0    11.039620                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.l2cache.prefetcher.prefetchers1     0.514256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.dtb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst        3.507505                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data        4.968543                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers0    27.901458                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.dcache.prefetcher.prefetchers1 15104.325113                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.l2cache.prefetcher.prefetchers0            1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.dtb.walker            5                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.mmu.itb.walker            4                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst               3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data               3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers0  1339.551592                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.dcache.prefetcher.prefetchers1   781.210680                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.l2cache.prefetcher.prefetchers0     9.991359                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.dtb.walker            2                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst        2.373585                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data               1                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers0  1400.844087                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.dcache.prefetcher.prefetchers1  2582.523064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.l2cache.prefetcher.prefetchers0   229.953606                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.dtb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.mmu.itb.walker            3                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers0  3997.617253                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers1 67249.012660                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::l3.prefetcher.prefetchers2  9037.630785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.inst   177.271533                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.data   238.729855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.dtb.walker    34.753869                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus0.mmu.itb.walker    15.356047                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.inst   391.288335                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.data  4927.379790                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.dtb.walker  3771.150401                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus1.mmu.itb.walker    11.177872                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.inst   122.278351                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.data   360.532992                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.dtb.walker    29.749360                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus2.mmu.itb.walker    11.713515                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.inst   585.478870                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.data   804.631500                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.dtb.walker    51.379898                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus3.mmu.itb.walker    20.470368                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000014                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers0     0.008162                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.dcache.prefetcher.prefetchers1     0.002027                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers0     0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.l2cache.prefetcher.prefetchers1     0.000002                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.dtb.walker     0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.mmu.itb.walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.000019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers0     0.000106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.dcache.prefetcher.prefetchers1     0.057618                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.l2cache.prefetcher.prefetchers0     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.dtb.walker     0.000019                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.mmu.itb.walker     0.000015                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers0     0.005110                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.dcache.prefetcher.prefetchers1     0.002980                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.l2cache.prefetcher.prefetchers0     0.000038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.dtb.walker     0.000008                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.mmu.itb.walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000009                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers0     0.005344                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.dcache.prefetcher.prefetchers1     0.009852                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.l2cache.prefetcher.prefetchers0     0.000877                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.dtb.walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.mmu.itb.walker     0.000011                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers0     0.015250                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers1     0.256535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::l3.prefetcher.prefetchers2     0.034476                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.inst     0.000676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.data     0.000911                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.dtb.walker     0.000133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus0.mmu.itb.walker     0.000059                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.inst     0.001493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.data     0.018796                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.dtb.walker     0.014386                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus1.mmu.itb.walker     0.000043                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.inst     0.000466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.data     0.001375                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.dtb.walker     0.000113                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus2.mmu.itb.walker     0.000045                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.inst     0.002233                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.data     0.003069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.dtb.walker     0.000196                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus3.mmu.itb.walker     0.000078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.442700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1022         182891                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1023           6692                       # Occupied blocks per task id (Count)
system.l3.tags.occupanciesTaskId::1024          12003                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1022::0                   70                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::1                 1001                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::2                12541                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::3               125040                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1022::4                44239                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::0                    3                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::1                   38                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::2                  370                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::3                 4383                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1023::4                 1898                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::0                    4                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                   59                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                  705                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                 7157                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 4078                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1022         0.697674                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1023         0.025528                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.ratioOccsTaskId::1024         0.045788                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    1627384                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   1627384                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers0::samples      2309.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.dcache.prefetcher.prefetchers1::samples       244.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers0::samples         5.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.l2cache.prefetcher.prefetchers1::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers0::samples        29.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.dcache.prefetcher.prefetchers1::samples     24925.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers0::samples      2222.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.dcache.prefetcher.prefetchers1::samples      1031.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.l2cache.prefetcher.prefetchers0::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers0::samples      2158.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.dcache.prefetcher.prefetchers1::samples      3258.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.l2cache.prefetcher.prefetchers0::samples       262.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers0::samples      8873.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers1::samples    109456.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_l3.prefetcher.prefetchers2::samples     10090.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples       119.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples       125.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb.walker::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples        94.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples      7913.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb.walker::samples      5838.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb.walker::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.data::samples       493.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.dtb.walker::samples        21.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus2.mmu.itb.walker::samples         1.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.inst::samples       127.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.data::samples       917.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.dtb.walker::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus3.mmu.itb.walker::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000001589572                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              232927                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      180596                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          6                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    180596                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        6                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      15.82                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                180596                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    6                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   15980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   10260                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    9670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    8901                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    8717                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    8466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    8301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    8148                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    8042                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    7913                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   7806                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   7707                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   7574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   7310                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   7049                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   6838                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                   6645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                   6393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                   5192                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                   4059                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                   2982                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                   1848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                   1598                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                   1487                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                   1247                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                    872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                    656                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                    587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                    617                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                    593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                    569                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                    551                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                    511                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                    490                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                    449                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                    473                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                    390                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                    384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                    365                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                    356                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                    289                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                    269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                    241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                    247                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                    204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                    201                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                    168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                    154                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                    136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                    111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                     96                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                     92                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                     73                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                     74                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                     76                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                     99                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                11558144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                  384                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              994162319.93488145                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              33029.38005055                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   11625509000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      64370.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers0       147776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.dcache.prefetcher.prefetchers1        15616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers0          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.l2cache.prefetcher.prefetchers1           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers0         1856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.dcache.prefetcher.prefetchers1      1595200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers0       142208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.dcache.prefetcher.prefetchers1        65984                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.l2cache.prefetcher.prefetchers0          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers0       138112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.dcache.prefetcher.prefetchers1       208512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.l2cache.prefetcher.prefetchers0        16768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers0       567872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers1      7005376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::l3.prefetcher.prefetchers2       645824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst         7616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data         8000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb.walker          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb.walker          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst         6016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data       506432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb.walker       373632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb.walker          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.inst         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.data        31552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.dtb.walker         1344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus2.mmu.itb.walker           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.inst         8128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.data        58688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.dtb.walker         1792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus3.mmu.itb.walker          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers0 12710806.422787001356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.dcache.prefetcher.prefetchers1 1343194.788722402882                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers0 27524.483375459076                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.l2cache.prefetcher.prefetchers1 5504.896675091815                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers0 159642.003577662632                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.dcache.prefetcher.prefetchers1 137209549.626663476229                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers0 12231880.412054013461                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.dcache.prefetcher.prefetchers1 5675548.472019661218                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.l2cache.prefetcher.prefetchers0 82573.450126377225                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers0 11879567.024848137051                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.dcache.prefetcher.prefetchers1 17934953.367449134588                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.l2cache.prefetcher.prefetchers0 1442282.928874055622                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers0 48844948.198089674115                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers1 602560485.158874988556                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::l3.prefetcher.prefetchers2 55549912.348351500928                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 655082.704335925984                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 688112.084386476898                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb.walker 11009.793350183631                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb.walker 11009.793350183631                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 517460.287458630628                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 43560247.390001527965                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb.walker 32137586.789186015725                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb.walker 22019.586700367261                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.inst 154137.106902570813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.data 2713914.060820264742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.dtb.walker 115602.830176928110                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus2.mmu.itb.walker 5504.896675091815                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.inst 699121.877736660535                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.data 5047990.251059194095                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.dtb.walker 154137.106902570813                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus3.mmu.itb.walker 33029.380050550892                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers0         2309                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.dcache.prefetcher.prefetchers1          244                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers0            5                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.l2cache.prefetcher.prefetchers1            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers0           29                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.dcache.prefetcher.prefetchers1        24925                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers0         2222                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.dcache.prefetcher.prefetchers1         1031                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.l2cache.prefetcher.prefetchers0           15                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers0         2158                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.dcache.prefetcher.prefetchers1         3258                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.l2cache.prefetcher.prefetchers0          262                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers0         8873                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers1       109456                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::l3.prefetcher.prefetchers2        10090                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst          119                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data          125                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb.walker            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb.walker            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst           94                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data         7913                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb.walker         5838                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb.walker            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.inst           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.data          493                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.dtb.walker           21                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus2.mmu.itb.walker            1                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.inst          127                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.data          917                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.dtb.walker           28                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus3.mmu.itb.walker            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks            6                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers0    156368878                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.dcache.prefetcher.prefetchers1     24387813                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers0       231714                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.l2cache.prefetcher.prefetchers1        41194                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers0      1445114                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.dcache.prefetcher.prefetchers1   2011191510                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers0    271688670                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.dcache.prefetcher.prefetchers1     78510874                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.l2cache.prefetcher.prefetchers0      2536025                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers0    208550461                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.dcache.prefetcher.prefetchers1    226635135                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.l2cache.prefetcher.prefetchers0     31940988                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers0    478072170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers1   9778305652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::l3.prefetcher.prefetchers2   1378216132                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst      5054552                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data     11462985                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb.walker        78512                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb.walker        47231                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst      3705967                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data    693820997                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb.walker    247689336                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb.walker       499962                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.inst      1002473                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.data     39567271                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.dtb.walker      1253978                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus2.mmu.itb.walker        31652                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.inst      5405740                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.data     81375700                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.dtb.walker      1859027                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus3.mmu.itb.walker       342592                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers0     67721.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.dcache.prefetcher.prefetchers1     99950.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers0     46342.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.l2cache.prefetcher.prefetchers1     41194.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers0     49831.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.dcache.prefetcher.prefetchers1     80689.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers0    122272.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.dcache.prefetcher.prefetchers1     76150.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.l2cache.prefetcher.prefetchers0    169068.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers0     96640.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.dcache.prefetcher.prefetchers1     69562.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.l2cache.prefetcher.prefetchers0    121912.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers0     53879.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers1     89335.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::l3.prefetcher.prefetchers2    136592.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     42475.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     91703.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb.walker     39256.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb.walker     23615.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     39425.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     87681.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb.walker     42427.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb.walker    124990.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.inst     35802.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.data     80258.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.dtb.walker     59713.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus2.mmu.itb.walker     31652.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.inst     42564.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.data     88741.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.dtb.walker     66393.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus3.mmu.itb.walker     57098.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers0       147776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.dcache.prefetcher.prefetchers1        15616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers0          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.l2cache.prefetcher.prefetchers1           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers0         1856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.dcache.prefetcher.prefetchers1      1595200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers0       142208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.dcache.prefetcher.prefetchers1        65984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.l2cache.prefetcher.prefetchers0          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers0       138112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.dcache.prefetcher.prefetchers1       208512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.l2cache.prefetcher.prefetchers0        16768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers0       567872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers1      7005568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::l3.prefetcher.prefetchers2       645824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst         7616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data         8000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb.walker          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb.walker          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst         6016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data       506432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb.walker       373632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb.walker          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.inst         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.data        31552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.dtb.walker         1344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus2.mmu.itb.walker           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.inst         8128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.data        58688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.dtb.walker         1792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus3.mmu.itb.walker          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       11558592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst         7616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst         6016                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus3.inst         8128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        23552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total          384                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers0         2309                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.dcache.prefetcher.prefetchers1          244                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers0            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.l2cache.prefetcher.prefetchers1            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers0           29                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.dcache.prefetcher.prefetchers1        24925                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers0         2222                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.dcache.prefetcher.prefetchers1         1031                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.l2cache.prefetcher.prefetchers0           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers0         2158                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.dcache.prefetcher.prefetchers1         3258                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.l2cache.prefetcher.prefetchers0          262                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers0         8873                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers1       109462                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::l3.prefetcher.prefetchers2        10091                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst          119                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data          125                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb.walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb.walker            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst           94                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data         7913                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb.walker         5838                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb.walker            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.inst           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.data          493                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.dtb.walker           21                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus2.mmu.itb.walker            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.inst          127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.data          917                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.dtb.walker           28                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus3.mmu.itb.walker            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          180603                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks            6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total              6                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers0     12710806                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.dcache.prefetcher.prefetchers1      1343195                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers0        27524                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.l2cache.prefetcher.prefetchers1         5505                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers0       159642                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.dcache.prefetcher.prefetchers1    137209550                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers0     12231880                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.dcache.prefetcher.prefetchers1      5675548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.l2cache.prefetcher.prefetchers0        82573                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers0     11879567                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.dcache.prefetcher.prefetchers1     17934953                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.l2cache.prefetcher.prefetchers0      1442283                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers0     48844948                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers1    602577000                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::l3.prefetcher.prefetchers2     55549912                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst       655083                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data       688112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb.walker        11010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb.walker        11010                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst       517460                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data     43560247                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb.walker     32137587                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb.walker        22020                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.inst       154137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.data      2713914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.dtb.walker       115603                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus2.mmu.itb.walker         5505                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.inst       699122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.data      5047990                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.dtb.walker       154137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus3.mmu.itb.walker        33029                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         994200854                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst       655083                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst       517460                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus2.inst       154137                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus3.inst       699122                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       2025802                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks        33029                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total            33029                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks        33029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers0     12710806                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.dcache.prefetcher.prefetchers1      1343195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers0        27524                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.l2cache.prefetcher.prefetchers1         5505                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers0       159642                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.dcache.prefetcher.prefetchers1    137209550                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers0     12231880                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.dcache.prefetcher.prefetchers1      5675548                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.l2cache.prefetcher.prefetchers0        82573                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers0     11879567                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.dcache.prefetcher.prefetchers1     17934953                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.l2cache.prefetcher.prefetchers0      1442283                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers0     48844948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers1    602577000                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::l3.prefetcher.prefetchers2     55549912                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst       655083                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data       688112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb.walker        11010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb.walker        11010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst       517460                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data     43560247                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb.walker     32137587                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb.walker        22020                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.inst       154137                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.data      2713914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.dtb.walker       115603                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus2.mmu.itb.walker         5505                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.inst       699122                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.data      5047990                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.dtb.walker       154137                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus3.mmu.itb.walker        33029                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        994233884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               180600                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5697                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         5303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         5707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         5316                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5419                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5405                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         6046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5993                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         6034                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5875                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         6399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         5920                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         5903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         5869                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         5619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         6011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         6075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         5332                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         5498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         5601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         5923                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         5731                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         5477                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         5421                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         4858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         5606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             12582265105                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             601759200                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        15741320305                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                69669.24                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           87161.24                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              156865                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            86.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        23738                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   486.923582                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   288.278770                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   410.584865                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         6358     26.78%     26.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         3865     16.28%     43.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2836     11.95%     55.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          662      2.79%     57.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          957      4.03%     61.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          541      2.28%     64.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          510      2.15%     66.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          581      2.45%     68.71% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         7428     31.29%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        23738                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              11558400                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrls.dram.avgRdBW              994.184340                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    5.18                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                5.18                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               86.86                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    18308633.616000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    32319027.216000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   245152387.804800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1009052335.552807                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 4592328019.725587                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 624851927.212801                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  6522012331.127999                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   560.984437                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1864517386                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    522550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9240352912                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    18717190.128000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    33037533.698400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   250369388.169600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1009052335.552807                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 4634679468.367200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 595614378.912002                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  6541470294.827997                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   562.658095                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1774719580                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    522550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9330150718                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                   24                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              179614                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                  12                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                 12                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty             6                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              3499                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                 1                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1031                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1019                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         179577                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            169                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.realview.gic.pio           72                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       364892                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       364964                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  364964                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.realview.gic.pio          144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     11559360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     11559504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 11559504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                               12                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             180814                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   180814    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               180814                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer11.occupancy              67070                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer14.occupancy          196945222                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          913326504                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         184283                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3519                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pci_ide.disks.IdeDisk.dmaReadTxs             0                       # Number of DMA read transactions (not PRD). (Count)
system.pci_ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
system.pci_ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
system.pci_ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
system.pci_ide.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                42586128                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded              100412158                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded             161                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued             101774330                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued           927                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined       408662                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined      1358306                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples     42554501                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      2.391623                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     1.998579                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0          6161719     14.48%     14.48% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1         11389467     26.76%     41.24% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2          7797559     18.32%     59.57% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3          7704540     18.11%     77.67% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4          4410532     10.36%     88.04% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5           770864      1.81%     89.85% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6           418047      0.98%     90.83% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7          3542789      8.33%     99.16% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8           358984      0.84%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total     42554501                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu           1032      0.02%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             7      0.00%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv            109      0.00%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%      0.02% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp        72792      1.36%      1.38% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt       604860     11.29%     12.67% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult      4548669     84.92%     97.60% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     97.60% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     97.60% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc         4383      0.08%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu             0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     97.68% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead        124244      2.32%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite          107      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass            3      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu     25509368     25.06%     25.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult          714      0.00%     25.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv           25      0.00%     25.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd     16545754     16.26%     41.32% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp      4139107      4.07%     45.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt     16549633     16.26%     61.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult     16545083     16.26%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     77.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc        13203      0.01%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead     22463067     22.07%     99.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite         8373      0.01%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total    101774330                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                2.389847                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                    5356203                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.052628                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads       130030237                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites       42388198                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses     42078493                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads       121430055                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites       58432821                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses     57929842                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses           43787921                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses           63342609                       # Number of vector alu accesses (Count)
system.switch_cpus0.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.squashCycles                50937                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.blockCycles                151194                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.unblockCycles               12440                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.dispatchedInsts         100412401                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.dispSquashedInsts             366                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.dispLoadInsts            20850799                       # Number of dispatched load instructions (Count)
system.switch_cpus0.dispStoreInsts               6138                       # Number of dispatched store instructions (Count)
system.switch_cpus0.dispNonSpecInsts              113                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iqFullEvents                 5305                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.lsqFullEvents                1605                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.memOrderViolationEvents           41                       # Number of memory order violations (Count)
system.switch_cpus0.predictedTakenIncorrect        50528                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.predictedNotTakenIncorrect          369                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.branchMispredicts           50897                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.numInsts                100415682                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts             21107315                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts           149527                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                         82                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                  21113099                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches               8437969                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts                5784                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  2.357943                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.instsToCommit           100008398                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.writebackCount          100008335                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.producerInst             79655200                       # Number of instructions producing a value (Count)
system.switch_cpus0.consumerInst            117320432                       # Number of instructions consuming a value (Count)
system.switch_cpus0.wbRate                   2.348378                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.wbFanout                 0.678954                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.timesIdled                    180                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                  31627                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.committedInsts           99999996                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps            100003747                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.425861                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.425861                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      2.348182                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 2.348182                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads          60343721                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites         33636452                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads          74471973                       # number of vector regfile reads (Count)
system.switch_cpus0.vecRegfileWrites         53790665                       # number of vector regfile writes (Count)
system.switch_cpus0.ccRegfileReads           25293015                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites          29432203                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        707895215                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites        53779202                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads     20850799                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores         6138                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads          450                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores          237                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups        8491117                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted      8486943                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect        51057                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups      4194964                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits        4194374                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.999859                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed           1021                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups          723                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits          629                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses           94                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts       408690                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls          128                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts        50876                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples     42502220                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     2.352908                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     3.145486                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0     19568151     46.04%     46.04% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1      7122077     16.76%     62.80% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2      3354216      7.89%     70.69% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3        89112      0.21%     70.90% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4      3195727      7.52%     78.42% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5         3591      0.01%     78.43% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6        82343      0.19%     78.62% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7        84984      0.20%     78.82% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8      9002019     21.18%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total     42502220                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted    100000055                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted     100003806                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs           20704947                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads             20699580                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars                 68                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches           8437222                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions     57928813                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer           54328802                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls          627                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu     25506482     25.51%     25.51% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult          702      0.00%     25.51% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv           18      0.00%     25.51% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd     16545700     16.55%     42.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp      4138956      4.14%     46.19% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt     16549301     16.55%     62.74% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult     16545099     16.54%     79.28% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.28% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     79.28% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc        12601      0.01%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead     20699580     20.70%     99.99% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite         5367      0.01%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total    100003806                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      9002019                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles        25328369                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles       370965                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles         16791741                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles        12489                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles         50937                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved      4194267                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred          181                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts     100566120                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts          720                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles     25474145                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts             100567123                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches            8491117                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches      4196024                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles             17027969                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles         102236                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles               642                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles           76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles           39                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles          512                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.cacheLines          8488702                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes          497                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes               9                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples     42554501                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.363387                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.217484                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0        25738302     60.48%     60.48% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1            2404      0.01%     60.49% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2           54446      0.13%     60.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3         4237991      9.96%     70.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4            1410      0.00%     70.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5         4137921      9.72%     80.30% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6            1266      0.00%     80.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7            1459      0.00%     80.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8         8379302     19.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total     42554501                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.199387                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               2.361500                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.lsq0.forwLoads                310                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads         151239                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation           41                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores           771                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads           41                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache         38151                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.readHits         20700570                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses        1206570                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits            5784                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses          2554                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.inserts             69033                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.prefetchFaults            7                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.permsFaults             5                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readAccesses     21907140                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses         8338                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.hits             20706354                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses            1209124                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses         21915478                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.dtb.walker.walks      1209124                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongDescriptor      1209124                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1            6                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3        69027                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb.walker.squashedBefore      1140075                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::samples        69049                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::mean  1663.042825                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::stdev  7149.708624                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::0-4095        64018     92.71%     92.71% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::4096-8191         1092      1.58%     94.30% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::8192-12287          842      1.22%     95.51% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::12288-16383          437      0.63%     96.15% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::16384-20479           44      0.06%     96.21% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::20480-24575          536      0.78%     96.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::24576-28671          296      0.43%     97.42% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::28672-32767          265      0.38%     97.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::32768-36863          371      0.54%     98.34% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::36864-40959          351      0.51%     98.85% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::40960-45055          291      0.42%     99.27% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::45056-49151          274      0.40%     99.66% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::49152-53247          207      0.30%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::53248-57343           24      0.03%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::57344-61439            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkWaitTime::total        69049                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::samples      1208504                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::mean  9174.430224                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::gmean  7895.060138                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::stdev  6611.131926                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::0-16383      1161057     96.07%     96.07% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::16384-32767        25781      2.13%     98.21% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::32768-49151        11756      0.97%     99.18% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::49152-65535         9146      0.76%     99.94% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::65536-81919          763      0.06%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::131072-147455            1      0.00%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.walkServiceTime::total      1208504                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::samples  11625986463                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::mean     0.885786                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::stdev     3.455407                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::0-3  10853835720     93.36%     93.36% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::4-7    199555902      1.72%     95.07% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::8-11    191690226      1.65%     96.72% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::12-15    195594126      1.68%     98.41% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::16-19    129649338      1.12%     99.52% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::20-23     20620236      0.18%     99.70% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::24-27     21735441      0.19%     99.89% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::28-31      9479925      0.08%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::32-35      3825549      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pendingWalks::total  11625986463                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb.walker.pageSizes::4KiB        69027     99.99%     99.99% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::1GiB            6      0.01%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.pageSizes::total        69033                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Data      1209124                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Requested::total      1209124                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Data        69033                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin_Completed::total        69033                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.requestOrigin::total      1278157                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits          8488714                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses             30                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.inserts                27                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.permsFaults             3                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.instAccesses      8488744                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.hits              8488714                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses                 30                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses          8488744                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.walker.walks           30                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb.walker.walksLongDescriptor           30                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           27                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb.walker.squashedBefore            3                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::samples           27                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::0           27    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkWaitTime::total           27                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::samples           30                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::mean 18345.600000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::gmean 14333.456496                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::stdev 18048.839438                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::0-8191            2      6.67%      6.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::8192-16383           21     70.00%     76.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::16384-24575            2      6.67%     83.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::24576-32767            3     10.00%     93.33% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::65536-73727            1      3.33%     96.67% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::90112-98303            1      3.33%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.walkServiceTime::total           30                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::samples   1819434708                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::mean     0.998966                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::stdev     0.032146                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::0      1882062      0.10%      0.10% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::1   1817552646     99.90%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pendingWalks::total   1819434708                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb.walker.pageSizes::4KiB           27    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.pageSizes::total           27                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::Inst           30                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Requested::total           30                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::Inst           27                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin_Completed::total           27                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.requestOrigin::total           57                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  12826813818                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles         50937                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles        25358698                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles         260573                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles        21227                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles         16771700                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles        91366                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts     100564450                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents         1102                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents         81874                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents          4530                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.renamedOperands    171597587                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups          329993468                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups        59029661                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups        74873050                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps    170633776                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps          963994                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing            756                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing          109                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts           345946                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads               133912628                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes              200877181                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts        99999996                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps         100003747                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                42586149                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded               54388313                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded             264                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued              52961413                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued         14118                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined      5382214                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined      3757525                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved           72                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples     42488686                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      1.246483                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.640993                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0         20316787     47.82%     47.82% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1          8318121     19.58%     67.39% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2          5850210     13.77%     81.16% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3          3377277      7.95%     89.11% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4          2198491      5.17%     94.29% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5          1216538      2.86%     97.15% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6           771323      1.82%     98.96% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7           213063      0.50%     99.47% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8           226876      0.53%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total     42488686                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu          56865     14.26%     14.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult            10      0.00%     14.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv            120      0.03%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     14.29% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead        249458     62.55%     76.84% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite        92374     23.16%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass            3      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu     35838689     67.67%     67.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       564750      1.07%     68.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        19522      0.04%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead     11729308     22.15%     90.92% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite      4809141      9.08%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total     52961413                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                1.243630                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                     398827                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.007531                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads       148824457                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites       59774257                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses     52044463                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses           53360237                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.squashCycles               467438                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.blockCycles                496085                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.unblockCycles              784625                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.dispatchedInsts          54388672                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.dispSquashedInsts          410425                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.dispLoadInsts            11865470                       # Number of dispatched load instructions (Count)
system.switch_cpus1.dispStoreInsts            4975872                       # Number of dispatched store instructions (Count)
system.switch_cpus1.dispNonSpecInsts              154                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iqFullEvents                   82                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.lsqFullEvents              784681                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.memOrderViolationEvents         3722                       # Number of memory order violations (Count)
system.switch_cpus1.predictedTakenIncorrect       248368                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.predictedNotTakenIncorrect       243911                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.branchMispredicts          492279                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.numInsts                 52482316                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts             11545356                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts           416734                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                         95                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                  16323336                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches               6866463                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts             4777980                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  1.232380                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.instsToCommit            52101329                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.writebackCount           52044463                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.producerInst             31259657                       # Number of instructions producing a value (Count)
system.switch_cpus1.consumerInst             48418757                       # Number of instructions consuming a value (Count)
system.switch_cpus1.wbRate                   1.222098                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.wbFanout                 0.645610                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.timesIdled                  21900                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                  97463                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.committedInsts           45354912                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps             49006640                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.938953                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.938953                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.065016                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.065016                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads          66928599                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites         42479963                       # Number of integer regfile writes (Count)
system.switch_cpus1.ccRegfileReads           13015578                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites          12354498                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        304285875                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites             192                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads     11865470                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores      4975872                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads       234307                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores       227646                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups        7676130                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted      5052683                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect       530526                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups      3903968                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits        3746111                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.959565                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        1044769                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect          134                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups        14646                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits        13525                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses         1121                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted          971                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts      5383564                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls          192                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts       464735                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples     41531962                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     1.179976                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.035731                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0     24104619     58.04%     58.04% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1      7136488     17.18%     75.22% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2      3898400      9.39%     84.61% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3      1660679      4.00%     88.61% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4      1348906      3.25%     91.85% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5       621173      1.50%     93.35% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6       481070      1.16%     94.51% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7       541544      1.30%     95.81% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8      1739083      4.19%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total     41531962                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted     45354978                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted      49006706                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs           15276352                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads             10643920                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars                126                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches           6357731                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer           45900817                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls       901073                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu     33156743     67.66%     67.66% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       554518      1.13%     68.79% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        19093      0.04%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead     10643920     21.72%     90.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite      4632432      9.45%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total     49006706                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples      1739083                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles        26410675                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles      4663426                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles         10939722                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles         7425                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles        467438                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved      3735377                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred        66103                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts      56839070                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       208320                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles     26891861                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts              53796048                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches            7676130                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches      4804405                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles             15058907                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        1066460                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles              3322                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles           52                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles           33                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         1281                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.cacheLines          7907111                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes       378358                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes              64                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples     42488686                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     1.363655                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     2.652447                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0        31380115     73.86%     73.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         1106178      2.60%     76.46% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2         1170551      2.75%     79.21% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3         1535925      3.61%     82.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4         1124125      2.65%     85.47% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5          571965      1.35%     86.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6          851929      2.01%     88.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7          566243      1.33%     90.16% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8         4181655      9.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total     42488686                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.180249                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.263229                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.lsq0.forwLoads             329951                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads        1221614                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses         1119                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation         3722                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores        343469                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads         4553                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache            28                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.readHits         11599047                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses          58325                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits         4779460                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses          4046                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.inserts              8988                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.prefetchFaults            9                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.permsFaults             0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readAccesses     11657372                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses      4783506                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.hits             16378507                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses              62371                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses         16440878                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.dtb.walker.walks        62371                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongDescriptor        62371                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1            6                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3         8982                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb.walker.squashedBefore        53351                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::samples         9020                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::mean   750.023614                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::stdev  7242.939926                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::0-16383         8946     99.18%     99.18% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::16384-32767           22      0.24%     99.42% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::32768-49151            2      0.02%     99.45% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::49152-65535            4      0.04%     99.49% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::65536-81919           11      0.12%     99.61% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::81920-98303           31      0.34%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::98304-114687            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::196608-212991            2      0.02%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::212992-229375            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkWaitTime::total         9020                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::samples        61873                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::mean 62013.821020                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::gmean 43755.365884                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::stdev 51602.278759                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::0-32767        19677     31.80%     31.80% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::32768-65535        11977     19.36%     51.16% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::65536-98303        27023     43.67%     94.83% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::98304-131071         1284      2.08%     96.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::131072-163839          304      0.49%     97.40% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::163840-196607          237      0.38%     97.78% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::196608-229375          217      0.35%     98.13% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::229376-262143          134      0.22%     98.35% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::262144-294911          154      0.25%     98.60% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::294912-327679          252      0.41%     99.01% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::327680-360447          259      0.42%     99.43% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::360448-393215          169      0.27%     99.70% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::393216-425983          119      0.19%     99.89% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::425984-458751           59      0.10%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::458752-491519            8      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.walkServiceTime::total        61873                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::samples  11625515265                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::mean     0.297365                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::stdev     1.550074                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::0-3  11446314516     98.46%     98.46% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::4-7     39004602      0.34%     98.79% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::8-11     67394145      0.58%     99.37% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::12-15     59292870      0.51%     99.88% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::16-19     11419044      0.10%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::20-23      1525251      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::24-27       259623      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::28-31        82173      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::32-35        65247      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::36-39        88998      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::40-43        27300      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::44-47        26208      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::48-51        15288      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pendingWalks::total  11625515265                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb.walker.pageSizes::4KiB         8982     99.93%     99.93% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::1GiB            6      0.07%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.pageSizes::total         8988                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Data        62371                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Requested::total        62371                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Data         8988                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin_Completed::total         8988                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.requestOrigin::total        71359                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits          7907142                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses            143                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.inserts                98                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.permsFaults             2                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.instAccesses      7907285                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.hits              7907142                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses                143                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses          7907285                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.walker.walks          143                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb.walker.walksLongDescriptor          143                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           98                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb.walker.squashedBefore            9                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::samples          134                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::mean   258.738806                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::stdev  2057.517560                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::0-2047          132     98.51%     98.51% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::8192-10239            1      0.75%     99.25% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::20480-22527            1      0.75%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkWaitTime::total          134                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::samples          107                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::mean 27583.205607                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::gmean 14948.340213                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::stdev 64383.906425                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::0-32767           99     92.52%     92.52% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::32768-65535            1      0.93%     93.46% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::65536-98303            1      0.93%     94.39% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::98304-131071            2      1.87%     96.26% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::131072-163839            1      0.93%     97.20% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::360448-393215            3      2.80%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.walkServiceTime::total          107                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::samples   1235242861                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::mean     0.998543                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::stdev     0.045495                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::0      2179632      0.18%      0.18% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::1   1232683486     99.79%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::2       379743      0.03%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pendingWalks::total   1235242861                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb.walker.pageSizes::4KiB           98    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.pageSizes::total           98                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::Inst          143                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Requested::total          143                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::Inst           98                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin_Completed::total           98                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.requestOrigin::total          241                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  12826813818                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles        467438                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles        26581028                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles        3755660                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles        19784                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles         10768080                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles       896696                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts      56219333                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        88160                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents          2422                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents        875698                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents           465                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents         5667                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands     59540186                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups           86328939                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups        71938383                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.committedMaps     51507964                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps         8032482                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing            915                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing          140                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts            91779                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads                94183077                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes              109738638                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts        45354912                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps          49006640                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles                42586128                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded              106569521                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded             165                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued             103674110                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued          3755                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined     10650498                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined     10616821                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved           37                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples     42553170                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.436343                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.707208                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0         14209204     33.39%     33.39% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1          8730840     20.52%     53.91% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2          4479327     10.53%     64.44% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3          2520438      5.92%     70.36% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4          2689451      6.32%     76.68% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5          1607559      3.78%     80.46% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6          1602259      3.77%     84.22% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7          3698587      8.69%     92.91% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          3015505      7.09%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total     42553170                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu          63280      5.30%      5.30% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             6      0.00%      5.31% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv            130      0.01%      5.32% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          532      0.04%      5.36% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%      5.36% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt         1072      0.09%      5.45% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult       322933     27.07%     32.52% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc        84357      7.07%     39.59% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv       311522     26.11%     65.71% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc       285188     23.91%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu             0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt             0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     89.61% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead        109256      9.16%     98.77% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite        14653      1.23%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass            3      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu     68608310     66.18%     66.18% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      7485563      7.22%     73.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv         1426      0.00%     73.40% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd       169433      0.16%     73.56% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp        67582      0.07%     73.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt        81323      0.08%     73.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult       190603      0.18%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc        65511      0.06%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv        54152      0.05%     74.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc       153098      0.15%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt          177      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc         3214      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     74.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead     23496010     22.66%     96.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite      3297705      3.18%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total    103674110                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.434457                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                    1192929                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.011507                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads       248076069                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites      116165573                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses     99805017                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads         3022004                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites        1073380                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses      1001516                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses          102852991                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses            2014045                       # Number of vector alu accesses (Count)
system.switch_cpus2.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.squashCycles               720151                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.blockCycles               1139548                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.unblockCycles                3019                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.dispatchedInsts         106942742                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.dispSquashedInsts          311227                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.dispLoadInsts            23630392                       # Number of dispatched load instructions (Count)
system.switch_cpus2.dispStoreInsts            3446476                       # Number of dispatched store instructions (Count)
system.switch_cpus2.dispNonSpecInsts              115                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iqFullEvents                 1760                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.lsqFullEvents                  12                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.memOrderViolationEvents        18770                       # Number of memory order violations (Count)
system.switch_cpus2.predictedTakenIncorrect       892849                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.predictedNotTakenIncorrect       132894                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.branchMispredicts         1025743                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.numInsts                102787454                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts             23260415                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts           885257                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                     373056                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                  26535924                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              13949793                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts             3275509                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.413637                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.instsToCommit           100819586                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.writebackCount          100806533                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.producerInst             72876490                       # Number of instructions producing a value (Count)
system.switch_cpus2.consumerInst            127307453                       # Number of instructions consuming a value (Count)
system.switch_cpus2.wbRate                   2.367121                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.wbFanout                 0.572445                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.timesIdled                    222                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                  32958                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.committedInsts           88994511                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps             95919149                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.478525                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.478525                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      2.089754                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 2.089754                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads         145917366                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites         82916889                       # Number of integer regfile writes (Count)
system.switch_cpus2.vecRegfileReads           1338620                       # number of vector regfile reads (Count)
system.switch_cpus2.vecRegfileWrites           800673                       # number of vector regfile writes (Count)
system.switch_cpus2.ccRegfileReads           33860943                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites          34604487                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        425995101                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites          630733                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads     23630392                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores      3446476                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads       296085                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores       291068                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       15676345                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     14156782                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect       701676                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     11945850                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBHits       11942954                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.999758                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed         116530                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect           24                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups         2919                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits         2772                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses          147                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted           35                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts     10653813                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls          128                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts       701430                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples     40707545                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.365382                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     3.082916                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0     20040387     49.23%     49.23% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1      3657757      8.99%     58.22% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2      3863583      9.49%     67.71% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3       777481      1.91%     69.62% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4      2770764      6.81%     76.42% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      1486318      3.65%     80.07% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6       218574      0.54%     80.61% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7       396027      0.97%     81.58% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8      7496654     18.42%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total     40707545                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted     89364239                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted      96288877                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs           24281773                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads             21101422                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars                 68                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          13118615                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions       977566                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer           83833100                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls        99038                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu     63785503     66.24%     66.24% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      7454943      7.74%     73.99% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv         1375      0.00%     73.99% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd       165955      0.17%     74.16% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp        66190      0.07%     74.23% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt        79251      0.08%     74.31% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult       186644      0.19%     74.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc        64156      0.07%     74.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv        53347      0.06%     74.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc       146546      0.15%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt          174      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc         3020      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.78% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead     21101422     21.91%     96.70% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite      3180351      3.30%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total     96288877                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples      7496654                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        20929440                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles      1604707                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles         19266420                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles        32452                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles        720151                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     11725551                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred          247                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts     113298892                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts          863                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles     21832528                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts             106244330                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           15676345                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     12062256                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles             19998644                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles        1440794                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles               669                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles           42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles           39                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles          851                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.cacheLines          7268093                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes       374902                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes              28                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples     42553170                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.696838                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.402293                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0        22957067     53.95%     53.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1         2124385      4.99%     58.94% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2         1239032      2.91%     61.85% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3          513701      1.21%     63.06% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4         2773215      6.52%     69.58% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5         1044949      2.46%     72.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6          921979      2.17%     74.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         1064762      2.50%     76.70% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8         9914080     23.30%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total     42553170                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.368109                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               2.494811                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.lsq0.forwLoads              84253                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads        2528962                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation        18770                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores        266125                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads         4268                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache            83                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.readHits         23265901                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.readMisses            163                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.writeHits         3275511                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.writeMisses          1235                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.inserts               231                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.prefetchFaults            7                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.permsFaults             4                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.readAccesses     23266064                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.writeAccesses      3276746                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.hits             26541412                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.misses               1398                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.accesses         26542810                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.dtb.walker.walks         1398                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongDescriptor         1398                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1            4                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3          227                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.dtb.walker.squashedBefore         1154                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::samples          244                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::mean   121.954918                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::stdev  1138.248970                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::0-1023          241     98.77%     98.77% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::5120-6143            1      0.41%     99.18% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::11264-12287            2      0.82%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkWaitTime::total          244                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::samples         1370                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::mean 23029.044526                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::gmean 14120.773854                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::stdev 33897.943682                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::0-32767         1145     83.58%     83.58% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::32768-65535           64      4.67%     88.25% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::65536-98303          135      9.85%     98.10% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::98304-131071            5      0.36%     98.47% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::163840-196607            6      0.44%     98.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::196608-229375           14      1.02%     99.93% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::393216-425983            1      0.07%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.walkServiceTime::total         1370                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::samples  11686300353                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::mean     0.172425                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::stdev     0.414023                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::0-1  11683287525     99.97%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::2-3       725088      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::4-5       652470      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::6-7       541359      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::8-9        77532      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::10-11       217581      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::12-13        66339      0.00%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::14-15       202293      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::16-17        37128      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::18-19       247884      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::20-21        18564      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::22-23       129948      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::24-25        74256      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::26-27         1092      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::28-29        21294      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pendingWalks::total  11686300353                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.dtb.walker.pageSizes::4KiB          227     98.27%     98.27% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::1GiB            4      1.73%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.pageSizes::total          231                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Data         1398                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Requested::total         1398                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Data          231                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin_Completed::total          231                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.requestOrigin::total         1629                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.instHits          7268107                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.instMisses             45                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.inserts                24                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.permsFaults             3                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.instAccesses      7268152                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.hits              7268107                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.misses                 45                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.accesses          7268152                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.walker.walks           45                       # Table walker walks requested (Count)
system.switch_cpus2.mmu.itb.walker.walksLongDescriptor           45                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus2.mmu.itb.walker.walksLongTerminatedAtLevel::Level3           24                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus2.mmu.itb.walker.squashedBefore            4                       # Table walks squashed before starting (Count)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::samples           41                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::0           41    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkWaitTime::total           41                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::samples           28                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::mean 21196.500000                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::gmean 15812.006992                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::stdev 22272.048050                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::0-8191            2      7.14%      7.14% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::8192-16383           18     64.29%     71.43% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::16384-24575            4     14.29%     85.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::24576-32767            1      3.57%     89.29% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::65536-73727            1      3.57%     92.86% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::81920-90111            1      3.57%     96.43% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::90112-98303            1      3.57%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.walkServiceTime::total           28                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::samples   1854837348                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::mean     0.999013                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::stdev     0.031478                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::0      1835652      0.10%      0.10% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::1   1852997601     99.90%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::2         4095      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pendingWalks::total   1854837348                       # Table walker pending requests distribution (Tick)
system.switch_cpus2.mmu.itb.walker.pageSizes::4KiB           24    100.00%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.pageSizes::total           24                       # Table walker page sizes translated (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::Inst           45                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Requested::total           45                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::Inst           24                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin_Completed::total           24                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.requestOrigin::total           69                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  12826813818                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles        720151                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles        21185101                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles        1173443                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles       390342                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles         18953960                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles       130173                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts     111842608                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents         2786                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents         35300                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.SQFullEvents          2305                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.renamedOperands    130003643                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups          199417533                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups       158682427                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.vecLookups         1384308                       # Number of vector rename lookups (Count)
system.switch_cpus2.rename.committedMaps    112140957                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps        17862643                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing           3442                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing          111                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts           315080                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads               140153512                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes              215734434                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts        88994511                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps          95919149                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles                42586128                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded               86102986                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded             352                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued              80317036                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued          5510                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined     11223646                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined     13077255                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved           99                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples     42500075                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      1.889809                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.017568                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0         15592104     36.69%     36.69% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1          7039115     16.56%     53.25% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2          6043606     14.22%     67.47% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3          3961726      9.32%     76.79% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4          4203987      9.89%     86.68% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5          2622202      6.17%     92.85% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6          2254048      5.30%     98.16% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7           412011      0.97%     99.13% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8           371276      0.87%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total     42500075                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu         853015     40.62%     40.62% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult           981      0.05%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv            132      0.01%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            2      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     40.67% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc        51473      2.45%     43.12% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu         51457      2.45%     45.57% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp         41237      1.96%     47.54% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             0      0.00%     47.54% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc            0      0.00%     47.54% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     47.54% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc        41229      1.96%     49.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift        61754      2.94%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     52.44% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead        820816     39.09%     91.53% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite       177914      8.47%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass            8      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu     56643103     70.52%     70.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       416505      0.52%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv           23      0.00%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd         2664      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt         1998      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            2      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc          671      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd        82808      0.10%     71.15% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc       247296      0.31%     71.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu       268574      0.33%     71.80% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp        82518      0.10%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt            0      0.00%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc       178546      0.22%     72.12% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult         8968      0.01%     72.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc       192460      0.24%     72.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift       360944      0.45%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     72.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead     15507586     19.31%     92.13% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite      6322362      7.87%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total     80317036                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                1.885991                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                    2100010                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.026147                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads       201418584                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites       95560561                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses     77537477                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads         3821082                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites        1773572                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses      1768845                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses           80366360                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses            2050678                       # Number of vector alu accesses (Count)
system.switch_cpus3.idleCycles                      0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.squashCycles               487540                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.blockCycles               1273787                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.unblockCycles               14058                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.dispatchedInsts          86103498                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.dispSquashedInsts          296613                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.dispLoadInsts            16151536                       # Number of dispatched load instructions (Count)
system.switch_cpus3.dispStoreInsts            7112746                       # Number of dispatched store instructions (Count)
system.switch_cpus3.dispNonSpecInsts              270                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iqFullEvents                   55                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.lsqFullEvents               13926                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.memOrderViolationEvents         7203                       # Number of memory order violations (Count)
system.switch_cpus3.predictedTakenIncorrect       264180                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.predictedNotTakenIncorrect       231702                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.branchMispredicts          495882                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.numInsts                 79941746                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts             15373570                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts           366080                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                        160                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                  21658369                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches               5160232                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts             6284799                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  1.877178                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.instsToCommit            79386271                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.writebackCount           79306322                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.producerInst             50205110                       # Number of instructions producing a value (Count)
system.switch_cpus3.consumerInst             72543778                       # Number of instructions consuming a value (Count)
system.switch_cpus3.wbRate                   1.862257                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.wbFanout                 0.692066                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.timesIdled                  10282                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                  86053                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.committedInsts           72108069                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps             74879703                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.590588                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.590588                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.693229                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.693229                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads         116639462                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites         67632881                       # Number of integer regfile writes (Count)
system.switch_cpus3.vecRegfileReads           2616146                       # number of vector regfile reads (Count)
system.switch_cpus3.vecRegfileWrites          1675728                       # number of vector regfile writes (Count)
system.switch_cpus3.ccRegfileReads           12216702                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites          12241533                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads        367181231                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites            5052                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads     16151536                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores      7112746                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads      1027543                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores       965347                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups        6567841                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted      4760116                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect       489121                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups      3187552                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBHits        3152646                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.989049                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed         721950                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect           27                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups       369157                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits       320631                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        48526                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted        25831                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts     11223655                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls          253                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts       481004                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples     40766193                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     1.836812                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.328282                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0     17299398     42.44%     42.44% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1      7251261     17.79%     60.22% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2      4851289     11.90%     72.12% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3      2734744      6.71%     78.83% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4      2621618      6.43%     85.26% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      1769568      4.34%     89.60% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6      1304747      3.20%     92.80% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7       909596      2.23%     95.04% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8      2023972      4.96%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total     40766193                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted     72108179                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted      74879813                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs           20069962                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads             13883473                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars                 97                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches           4447757                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions      1766754                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer           70959250                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls       568735                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu     53073332     70.88%     70.88% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       310387      0.41%     71.29% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv           18      0.00%     71.29% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd         2660      0.00%     71.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt         1995      0.00%     71.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     71.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     71.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc          665      0.00%     71.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     71.30% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd        82808      0.11%     71.41% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc       247296      0.33%     71.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu       268295      0.36%     72.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp        82518      0.11%     72.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     72.21% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc       178141      0.24%     72.45% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult         8956      0.01%     72.46% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc       192268      0.26%     72.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift       360512      0.48%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.20% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead     13883473     18.54%     91.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite      6186489      8.26%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total     74879813                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples      2023972                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles        26457953                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles      1488578                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles         14008156                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles        57848                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles        487540                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved      3084255                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred         8151                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts      89121654                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts        15868                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles     27248517                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts              87248700                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches            6567841                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches      4195227                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles             14742573                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles         991314                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             11763                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles           31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles           96                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles         1438                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.cacheLines          8491983                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes       341626                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes             128                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples     42500075                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.122979                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.287442                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0        28083191     66.08%     66.08% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1         1235352      2.91%     68.98% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2          704927      1.66%     70.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3          806362      1.90%     72.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4          673202      1.58%     74.12% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5          854311      2.01%     76.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6         1219695      2.87%     79.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7          504328      1.19%     80.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8         8418707     19.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total     42500075                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.154225                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               2.048759                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.lsq0.forwLoads             131760                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads        2268075                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses         1412                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation         7203                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores        926255                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads          754                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache           769                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.mmu.dtb.instHits                0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.instMisses              0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.readHits         15404594                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.readMisses           4688                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.writeHits         6289394                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.writeMisses          4533                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.inserts              3113                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.prefetchFaults          685                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.permsFaults            18                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.readAccesses     15409282                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.writeAccesses      6293927                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.hits             21693988                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.misses               9221                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.accesses         21703209                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.dtb.walker.walks         9221                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongDescriptor         9221                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level1           21                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level2           10                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.walksLongTerminatedAtLevel::Level3         3082                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.dtb.walker.squashedBefore         6060                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::samples         3161                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::mean  7467.642518                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::stdev 33022.623739                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::0-65535         3097     97.98%     97.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::65536-131071           49      1.55%     99.53% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::131072-196607            5      0.16%     99.68% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::196608-262143            2      0.06%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::262144-327679            2      0.06%     99.81% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::589824-655359            6      0.19%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkWaitTime::total         3161                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::samples         8904                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::mean 21377.028302                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::gmean 14463.810563                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::stdev 39516.082960                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::0-65535         8512     95.60%     95.60% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::65536-131071          270      3.03%     98.63% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::131072-196607           76      0.85%     99.48% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::196608-262143           13      0.15%     99.63% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::262144-327679           10      0.11%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::589824-655359           22      0.25%     99.99% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::655360-720895            1      0.01%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.walkServiceTime::total         8904                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::samples  11324946633                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::mean     0.393749                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::stdev     0.625079                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::0-3  11311406925     99.88%     99.88% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::4-7      7254975      0.06%     99.94% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::8-11      2617524      0.02%     99.97% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::12-15      1367730      0.01%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::16-19      1056783      0.01%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::20-23       854763      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::24-27        73164      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::28-31       129402      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::32-35       161343      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::36-39        24024      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pendingWalks::total  11324946633                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.dtb.walker.pageSizes::4KiB         3082     99.00%     99.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::2MiB           10      0.32%     99.33% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::1GiB           21      0.67%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.pageSizes::total         3113                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Data         9221                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Requested::total         9221                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Data         3113                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin_Completed::total         3113                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.requestOrigin::total        12334                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.instHits          8492111                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.instMisses            438                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.readHits                0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.readMisses              0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.writeHits               0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.writeMisses             0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.inserts               386                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.flushTlb                0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.alignFaults             0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.permsFaults             8                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.instAccesses      8492549                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.hits              8492111                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.misses                438                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.accesses          8492549                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.walker.walks          438                       # Table walker walks requested (Count)
system.switch_cpus3.mmu.itb.walker.walksLongDescriptor          438                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level2            2                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.walksLongTerminatedAtLevel::Level3          384                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus3.mmu.itb.walker.squashedBefore           44                       # Table walks squashed before starting (Count)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::samples          394                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::mean   535.606599                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::stdev  5920.908505                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::0-8191          391     99.24%     99.24% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::8192-16383            2      0.51%     99.75% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::114688-122879            1      0.25%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkWaitTime::total          394                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::samples          430                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::mean 14447.413953                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::gmean 12605.885598                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::stdev 15542.938626                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::0-16383          401     93.26%     93.26% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::16384-32767           20      4.65%     97.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::65536-81919            4      0.93%     98.84% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::81920-98303            2      0.47%     99.30% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::114688-131071            2      0.47%     99.77% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::229376-245759            1      0.23%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.walkServiceTime::total          430                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::samples   6923459105                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::mean     0.999112                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::stdev     0.030025                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::0      6186726      0.09%      0.09% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::1   6917239346     99.91%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::2        24024      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::3         9009      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pendingWalks::total   6923459105                       # Table walker pending requests distribution (Tick)
system.switch_cpus3.mmu.itb.walker.pageSizes::4KiB          384     99.48%     99.48% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::2MiB            2      0.52%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.pageSizes::total          386                       # Table walker page sizes translated (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::Inst          438                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Requested::total          438                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::Inst          386                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin_Completed::total          386                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.requestOrigin::total          824                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  12826813818                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles        487540                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles        26628177                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles        1339736                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles        37553                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles         13861944                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles       145125                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts      88170814                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents         2688                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents         84233                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents         10495                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents         15213                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents           78                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands     91111740                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups          150944933                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups       129772167                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.vecLookups         2617277                       # Number of vector rename lookups (Count)
system.switch_cpus3.rename.committedMaps     75994525                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps        15117230                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing           1405                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing          248                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts           382392                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads               124845545                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes              173944522                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts        72108069                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps          74879703                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tol3bus.transDist::ReadReq                  24                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadResp              72034                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteReq                 12                       # Transaction distribution (Count)
system.tol3bus.transDist::WriteResp                12                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         3055                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict            17220                       # Transaction distribution (Count)
system.tol3bus.transDist::HardPFReq            245146                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               21                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq              2                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp              23                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq              3696                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp             3696                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         72006                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq           249                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp          249                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port        13489                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port        95504                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port        21112                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        36451                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                 166556                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       430116                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port      2781156                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port       674148                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port      1149348                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                 5034768                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          250889                       # Total snoops (Count)
system.tol3bus.snoopTraffic                      6080                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            326851                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.015089                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.164695                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  323291     98.91%     98.91% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                    2751      0.84%     99.75% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                     315      0.10%     99.85% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                     425      0.13%     99.98% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                      69      0.02%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               4                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              326851                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 7127294952141                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           26455518                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy           5541014                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          33200008                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy           8703278                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy          14843171                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests         90636                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        14869                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests          823                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops            2489                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops         2414                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops           75                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
