Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 14:04:27 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_16_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 Delay1No15_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum18_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.403ns  (logic 0.855ns (25.125%)  route 2.548ns (74.875%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.861ns = ( 5.861 - 4.000 ) 
    Source Clock Delay      (SCD):    2.354ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.403ns (routing 0.338ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.201ns (routing 0.309ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20021, routed)       1.403     2.354    Delay1No15_instance/clk_IBUF_BUFG
    SLICE_X131Y431       FDCE                                         r  Delay1No15_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y431       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.433 r  Delay1No15_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.625     3.058    Delay1No14_instance/Y_reg[33]_0[0]
    SLICE_X125Y444       LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.108 r  Delay1No14_instance/geqOp_carry_i_16__3/O
                         net (fo=1, routed)           0.009     3.117    Sum18_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X125Y444       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.307 r  Sum18_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.333    Sum18_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X125Y445       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.348 r  Sum18_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.374    Sum18_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X125Y446       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.426 r  Sum18_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.495     3.921    Delay1No14_instance/CO[0]
    SLICE_X127Y444       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.073     3.994 r  Delay1No14_instance/shiftedFracY_d1[32]_i_16__3/O
                         net (fo=2, routed)           0.262     4.256    Delay1No14_instance/Sum18_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X126Y444       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.125     4.381 r  Delay1No14_instance/shiftedFracY_d1[49]_i_8__3/O
                         net (fo=1, routed)           0.043     4.424    Delay1No14_instance/shiftedFracY_d1[49]_i_8__3_n_0
    SLICE_X126Y444       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     4.461 r  Delay1No14_instance/shiftedFracY_d1[49]_i_3__3/O
                         net (fo=3, routed)           0.308     4.769    Delay1No14_instance/Sum18_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X127Y444       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.805 r  Delay1No14_instance/shiftedFracY_d1[33]_i_3__3/O
                         net (fo=48, routed)          0.430     5.235    Delay1No15_instance/shiftVal__5[1]
    SLICE_X126Y441       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     5.383 r  Delay1No15_instance/shiftedFracY_d1[9]_i_1__3/O
                         net (fo=2, routed)           0.274     5.657    Delay1No14_instance/Y_reg[26]_0[3]
    SLICE_X127Y442       LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     5.707 r  Delay1No14_instance/shiftedFracY_d1[25]_i_1__3/O
                         net (fo=1, routed)           0.050     5.757    Sum18_1_impl_instance/FPAddSubOp_instance/D[14]
    SLICE_X127Y442       FDRE                                         r  Sum18_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=20021, routed)       1.201     5.861    Sum18_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X127Y442       FDRE                                         r  Sum18_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.370     6.231    
                         clock uncertainty           -0.035     6.195    
    SLICE_X127Y442       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.220    Sum18_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          6.220    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  0.464    




