{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../BScThesis.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2",
      "validated": "true"
    },
    "design_tree": {
      "xor_32bit_0": "",
      "xor_32bit_1": "",
      "ones": "",
      "zeroes": ""
    },
    "components": {
      "xor_32bit_0": {
        "vlnv": "xilinx.com:module_ref:xor_32bit:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_xor_32bit_0_0",
        "xci_path": "ip\\design_1_xor_32bit_0_0\\design_1_xor_32bit_0_0.xci",
        "inst_hier_path": "xor_32bit_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "xor_32bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input": {
            "direction": "I",
            "left": "0",
            "right": "31"
          },
          "key": {
            "direction": "I",
            "left": "0",
            "right": "31"
          },
          "output": {
            "direction": "O",
            "left": "0",
            "right": "31"
          }
        }
      },
      "xor_32bit_1": {
        "vlnv": "xilinx.com:module_ref:xor_32bit:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_xor_32bit_1_0",
        "xci_path": "ip\\design_1_xor_32bit_1_0\\design_1_xor_32bit_1_0.xci",
        "inst_hier_path": "xor_32bit_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "xor_32bit",
          "boundary_crc": "0x0"
        },
        "ports": {
          "input": {
            "direction": "I",
            "left": "0",
            "right": "31"
          },
          "key": {
            "direction": "I",
            "left": "0",
            "right": "31"
          },
          "output": {
            "direction": "O",
            "left": "0",
            "right": "31"
          }
        }
      },
      "ones": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "ones",
        "parameters": {
          "CONST_VAL": {
            "value": "b1"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "zeroes": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_2",
        "xci_path": "ip\\design_1_xlconstant_0_2\\design_1_xlconstant_0_2.xci",
        "inst_hier_path": "zeroes",
        "parameters": {
          "CONST_VAL": {
            "value": "b0"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      }
    },
    "nets": {
      "xlconstant_0_dout": {
        "ports": [
          "ones/dout",
          "xor_32bit_1/input",
          "xor_32bit_1/key",
          "xor_32bit_0/key"
        ]
      },
      "zeroes_dout": {
        "ports": [
          "zeroes/dout",
          "xor_32bit_0/input"
        ]
      }
    }
  }
}