13:49:29 INFO  : Registering command handlers for SDK TCF services
13:49:29 INFO  : Launching XSCT server: xsct.bat -interactive E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\temp_xsdb_launch_script.tcl
13:49:33 INFO  : XSCT server has started successfully.
13:49:33 INFO  : Successfully done setting XSCT server connection channel  
13:49:33 INFO  : Successfully done setting SDK workspace  
13:49:33 INFO  : Processing command line option -hwspec E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper.hdf.
14:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:12 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:02:12 INFO  : 'jtag frequency' command is executed.
14:02:12 INFO  : Sourcing of 'E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:02:13 INFO  : Context for 'APU' is selected.
14:02:13 INFO  : System reset is completed.
14:02:16 INFO  : 'after 3000' command is executed.
14:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:02:21 INFO  : FPGA configured successfully with bitstream "E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/mainboard_bsp_wrapper.bit"
14:02:21 INFO  : Context for 'APU' is selected.
14:02:21 INFO  : Hardware design information is loaded from 'E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/system.hdf'.
14:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
14:02:21 INFO  : Context for 'APU' is selected.
14:02:22 INFO  : 'ps7_init' command is executed.
14:02:22 INFO  : 'ps7_post_config' command is executed.
14:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:22 INFO  : The application 'E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/MAINBOARD_TEST/Debug/MAINBOARD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:02:22 INFO  : 'configparams force-mem-access 0' command is executed.
14:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/mainboard_bsp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/MAINBOARD_TEST/Debug/MAINBOARD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

14:02:22 INFO  : Memory regions updated for context APU
14:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:02:22 INFO  : 'con' command is executed.
14:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:02:22 INFO  : Launch script is exported to file 'E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mainboard_test.elf_on_local.tcl'
14:08:37 INFO  : Disconnected from the channel tcfchan#1.
14:08:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:38 INFO  : Jtag cable 'Digilent JTAG-HS1 210512180081' is selected.
14:08:38 INFO  : 'jtag frequency' command is executed.
14:08:38 INFO  : Sourcing of 'E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:08:38 INFO  : Context for 'APU' is selected.
14:08:38 INFO  : System reset is completed.
14:08:41 INFO  : 'after 3000' command is executed.
14:08:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1' command is executed.
14:08:45 INFO  : FPGA configured successfully with bitstream "E:/VIVADO/2TJ/MAIN_BOARD_V6_3/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/mainboard_bsp_wrapper.bit"
14:08:45 INFO  : Context for 'APU' is selected.
14:08:46 INFO  : Hardware design information is loaded from 'E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/system.hdf'.
14:08:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:46 INFO  : Context for 'APU' is selected.
14:08:47 INFO  : 'ps7_init' command is executed.
14:08:47 INFO  : 'ps7_post_config' command is executed.
14:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:47 INFO  : The application 'E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/MAINBOARD_TEST/Debug/MAINBOARD_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:08:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210512180081" && level==0} -index 1
fpga -file E:/VIVADO/2TJ/MAIN_BOARD_V6_3/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/mainboard_bsp_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
loadhw -hw E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
dow E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/MAINBOARD_TEST/Debug/MAINBOARD_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:47 INFO  : Memory regions updated for context APU
14:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:08:47 INFO  : 'con' command is executed.
14:08:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-HS1 210512180081"} -index 0
con
----------------End of Script----------------

14:08:47 INFO  : Launch script is exported to file 'E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_mainboard_test.elf_on_local.tcl'
14:15:25 INFO  : Disconnected from the channel tcfchan#2.
10:58:20 INFO  : Registering command handlers for SDK TCF services
10:58:21 INFO  : Launching XSCT server: xsct.bat -interactive E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\temp_xsdb_launch_script.tcl
10:58:24 INFO  : XSCT server has started successfully.
10:58:25 INFO  : Successfully done setting XSCT server connection channel  
10:58:25 INFO  : Successfully done setting SDK workspace  
10:58:25 INFO  : Processing command line option -hwspec E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper.hdf.
10:58:25 INFO  : Checking for hwspec changes in the project mainboard_bsp_wrapper_hw_platform_0.
11:02:45 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o E:\VIVADO\2TJ\bin_6_3_2\out\BOOT.bin
11:02:45 INFO  : Creating new bif file E:\VIVADO\2TJ\bin_6_3_2\out\output.bif
11:02:46 INFO  : Bootgen command execution is done.
14:39:49 INFO  : Registering command handlers for SDK TCF services
14:39:49 INFO  : Launching XSCT server: xsct.bat -interactive E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\temp_xsdb_launch_script.tcl
14:39:52 INFO  : XSCT server has started successfully.
14:39:53 INFO  : Successfully done setting XSCT server connection channel  
14:39:53 INFO  : Successfully done setting SDK workspace  
14:39:53 INFO  : Processing command line option -hwspec E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper.hdf.
14:39:53 INFO  : Checking for hwspec changes in the project mainboard_bsp_wrapper_hw_platform_0.
14:58:45 INFO  : Registering command handlers for SDK TCF services
14:58:45 INFO  : Launching XSCT server: xsct.bat -interactive E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\temp_xsdb_launch_script.tcl
14:58:48 INFO  : XSCT server has started successfully.
14:58:49 INFO  : Successfully done setting XSCT server connection channel  
14:58:49 INFO  : Successfully done setting SDK workspace  
14:58:49 INFO  : Processing command line option -hwspec E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper.hdf.
15:36:43 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\fsbl\bootimage\BOOT.bin
15:36:43 INFO  : Creating new bif file E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\fsbl\bootimage\fsbl.bif
15:36:45 INFO  : Bootgen command execution is done.
15:41:42 INFO  : Registering command handlers for SDK TCF services
15:41:42 INFO  : Launching XSCT server: xsct.bat -interactive E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\temp_xsdb_launch_script.tcl
15:41:45 INFO  : XSCT server has started successfully.
15:41:46 INFO  : Successfully done setting XSCT server connection channel  
15:41:46 INFO  : Successfully done setting SDK workspace  
15:41:46 INFO  : Processing command line option -hwspec E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper.hdf.
15:41:46 INFO  : Checking for hwspec changes in the project mainboard_bsp_wrapper_hw_platform_0.
16:23:41 INFO  : Registering command handlers for SDK TCF services
16:23:42 INFO  : Launching XSCT server: xsct.bat -interactive E:\VIVADO\LIDAR\TEST\TEST_MAINBOARD_V1_0\MAINBOARD_PJT\MAINBOARD_PJT.sdk\temp_xsdb_launch_script.tcl
16:23:45 INFO  : XSCT server has started successfully.
16:23:45 INFO  : Successfully done setting XSCT server connection channel  
16:23:46 INFO  : Successfully done setting SDK workspace  
16:23:46 INFO  : Processing command line option -hwspec E:/VIVADO/LIDAR/TEST/TEST_MAINBOARD_V1_0/MAINBOARD_PJT/MAINBOARD_PJT.sdk/mainboard_bsp_wrapper.hdf.
16:23:46 INFO  : Checking for hwspec changes in the project mainboard_bsp_wrapper_hw_platform_0.
