// Seed: 1672271757
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_12 = 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd53,
    parameter id_3  = 32'd35
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire _id_3;
  inout logic [7:0] id_2;
  output wire id_1;
  logic id_14;
  ;
  wire _id_15 = id_11[1];
  assign id_2[-1] = 1 ? -1 - id_4 : (1);
  always @(1) id_2["" : id_15] = id_8;
  wire [-1  ==  id_3 : 1 'b0] id_16;
  assign id_8[-1] = id_14;
  wire id_17;
  assign id_9 = id_6;
  wire [-1 'b0 : -1 'b0] id_18;
  logic id_19;
  ;
  id_20 :
  assert property (@(posedge id_5) id_8)
  else $clog2(40);
  ;
  module_0 modCall_1 (
      id_4,
      id_18,
      id_19,
      id_20,
      id_14,
      id_14,
      id_19,
      id_5,
      id_6,
      id_19,
      id_12
  );
endmodule
