/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sub_bnmctl.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:21:30 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_sub_bnmctl.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:49p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SUB_BNMCTL_H__
#define BCHP_SUB_BNMCTL_H__

/***************************************************************************
 *SUB_BNMCTL - BNM Control Registers
 ***************************************************************************/
#define BCHP_SUB_BNMCTL_MBX_TOBNM_0              0x04000000 /* Mailbox TO-BNM 0 Register */
#define BCHP_SUB_BNMCTL_MBX_TOBNM_1              0x04000004 /* Mailbox TO-BNM 1 Register */
#define BCHP_SUB_BNMCTL_MBX_TOBNM_2              0x04000008 /* Mailbox TO-BNM 2 Register */
#define BCHP_SUB_BNMCTL_MBX_TOBNM_3              0x0400000c /* Mailbox TO-BNM 3 Register */
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_0             0x04000010 /* Mailbox FROM-BNM 0 Register */
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_1             0x04000014 /* Mailbox FROM-BNM 1 Register */
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_2             0x04000018 /* Mailbox FROM-BNM 2 Register */
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_3             0x0400001c /* Mailbox FROM-BNM 3 Register */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK              0x04000020 /* Interrupt to Host Mask Register */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS            0x04000024 /* Interrupt to Host Status Register */
#define BCHP_SUB_BNMCTL_HOSTBNMCTL               0x04000028 /* Host BNM Control Register */
#define BCHP_SUB_BNMCTL_HOSTBDSTS                0x0400002c /* Host MIPS BD FIFO Status */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2             0x04000030 /* Interrupt to Host Mask Register 2 */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2           0x04000034 /* Interrupt to Host Status Register 2 */

/***************************************************************************
 *MBX_TOBNM_0 - Mailbox TO-BNM 0 Register
 ***************************************************************************/
/* SUB_BNMCTL :: MBX_TOBNM_0 :: MESSAGE [31:00] */
#define BCHP_SUB_BNMCTL_MBX_TOBNM_0_MESSAGE_MASK                   0xffffffff
#define BCHP_SUB_BNMCTL_MBX_TOBNM_0_MESSAGE_SHIFT                  0

/***************************************************************************
 *MBX_TOBNM_1 - Mailbox TO-BNM 1 Register
 ***************************************************************************/
/* SUB_BNMCTL :: MBX_TOBNM_1 :: MESSAGE [31:00] */
#define BCHP_SUB_BNMCTL_MBX_TOBNM_1_MESSAGE_MASK                   0xffffffff
#define BCHP_SUB_BNMCTL_MBX_TOBNM_1_MESSAGE_SHIFT                  0

/***************************************************************************
 *MBX_TOBNM_2 - Mailbox TO-BNM 2 Register
 ***************************************************************************/
/* SUB_BNMCTL :: MBX_TOBNM_2 :: MESSAGE [31:00] */
#define BCHP_SUB_BNMCTL_MBX_TOBNM_2_MESSAGE_MASK                   0xffffffff
#define BCHP_SUB_BNMCTL_MBX_TOBNM_2_MESSAGE_SHIFT                  0

/***************************************************************************
 *MBX_TOBNM_3 - Mailbox TO-BNM 3 Register
 ***************************************************************************/
/* SUB_BNMCTL :: MBX_TOBNM_3 :: MESSAGE [31:00] */
#define BCHP_SUB_BNMCTL_MBX_TOBNM_3_MESSAGE_MASK                   0xffffffff
#define BCHP_SUB_BNMCTL_MBX_TOBNM_3_MESSAGE_SHIFT                  0

/***************************************************************************
 *MBX_FRMBNM_0 - Mailbox FROM-BNM 0 Register
 ***************************************************************************/
/* SUB_BNMCTL :: MBX_FRMBNM_0 :: MESSAGE [31:00] */
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_0_MESSAGE_MASK                  0xffffffff
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_0_MESSAGE_SHIFT                 0

/***************************************************************************
 *MBX_FRMBNM_1 - Mailbox FROM-BNM 1 Register
 ***************************************************************************/
/* SUB_BNMCTL :: MBX_FRMBNM_1 :: MESSAGE [31:00] */
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_1_MESSAGE_MASK                  0xffffffff
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_1_MESSAGE_SHIFT                 0

/***************************************************************************
 *MBX_FRMBNM_2 - Mailbox FROM-BNM 2 Register
 ***************************************************************************/
/* SUB_BNMCTL :: MBX_FRMBNM_2 :: MESSAGE [31:00] */
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_2_MESSAGE_MASK                  0xffffffff
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_2_MESSAGE_SHIFT                 0

/***************************************************************************
 *MBX_FRMBNM_3 - Mailbox FROM-BNM 3 Register
 ***************************************************************************/
/* SUB_BNMCTL :: MBX_FRMBNM_3 :: MESSAGE [31:00] */
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_3_MESSAGE_MASK                  0xffffffff
#define BCHP_SUB_BNMCTL_MBX_FRMBNM_3_MESSAGE_SHIFT                 0

/***************************************************************************
 *HOSTIRQMASK - Interrupt to Host Mask Register
 ***************************************************************************/
/* SUB_BNMCTL :: HOSTIRQMASK :: MASTER_IRQ_EN [31:31] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MASTER_IRQ_EN_MASK             0x80000000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MASTER_IRQ_EN_SHIFT            31

/* SUB_BNMCTL :: HOSTIRQMASK :: reserved0 [30:16] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_reserved0_MASK                 0x7fff0000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_reserved0_SHIFT                16

/* SUB_BNMCTL :: HOSTIRQMASK :: GISB_UBUS_ERR_IRQ [15:15] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_GISB_UBUS_ERR_IRQ_MASK         0x00008000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_GISB_UBUS_ERR_IRQ_SHIFT        15

/* SUB_BNMCTL :: HOSTIRQMASK :: BNM_HOST_IRQ [14:14] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BNM_HOST_IRQ_MASK              0x00004000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BNM_HOST_IRQ_SHIFT             14

/* SUB_BNMCTL :: HOSTIRQMASK :: BD_TO_UBUS_ERR_IRQ [13:13] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_TO_UBUS_ERR_IRQ_MASK        0x00002000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_TO_UBUS_ERR_IRQ_SHIFT       13

/* SUB_BNMCTL :: HOSTIRQMASK :: BD_THRESH_IRQ [12:12] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_THRESH_IRQ_MASK             0x00001000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_THRESH_IRQ_SHIFT            12

/* SUB_BNMCTL :: HOSTIRQMASK :: BD_TIMEOUT_IRQ [11:11] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_TIMEOUT_IRQ_MASK            0x00000800
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_TIMEOUT_IRQ_SHIFT           11

/* SUB_BNMCTL :: HOSTIRQMASK :: BD_FULL_IRQ [10:10] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_FULL_IRQ_MASK               0x00000400
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_FULL_IRQ_SHIFT              10

/* SUB_BNMCTL :: HOSTIRQMASK :: BD_REQ_FAIL_IRQ [09:09] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_REQ_FAIL_IRQ_MASK           0x00000200
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_BD_REQ_FAIL_IRQ_SHIFT          9

/* SUB_BNMCTL :: HOSTIRQMASK :: SCB_ERR_IRQ [08:08] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_SCB_ERR_IRQ_MASK               0x00000100
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_SCB_ERR_IRQ_SHIFT              8

/* SUB_BNMCTL :: HOSTIRQMASK :: MBOX7_IRQ [07:07] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX7_IRQ_MASK                 0x00000080
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX7_IRQ_SHIFT                7

/* SUB_BNMCTL :: HOSTIRQMASK :: MBOX6_IRQ [06:06] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX6_IRQ_MASK                 0x00000040
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX6_IRQ_SHIFT                6

/* SUB_BNMCTL :: HOSTIRQMASK :: MBOX5_IRQ [05:05] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX5_IRQ_MASK                 0x00000020
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX5_IRQ_SHIFT                5

/* SUB_BNMCTL :: HOSTIRQMASK :: MBOX4_IRQ [04:04] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX4_IRQ_MASK                 0x00000010
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX4_IRQ_SHIFT                4

/* SUB_BNMCTL :: HOSTIRQMASK :: MBOX3_IRQ [03:03] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX3_IRQ_MASK                 0x00000008
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX3_IRQ_SHIFT                3

/* SUB_BNMCTL :: HOSTIRQMASK :: MBOX2_IRQ [02:02] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX2_IRQ_MASK                 0x00000004
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX2_IRQ_SHIFT                2

/* SUB_BNMCTL :: HOSTIRQMASK :: MBOX1_IRQ [01:01] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX1_IRQ_MASK                 0x00000002
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX1_IRQ_SHIFT                1

/* SUB_BNMCTL :: HOSTIRQMASK :: MBOX0_IRQ [00:00] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX0_IRQ_MASK                 0x00000001
#define BCHP_SUB_BNMCTL_HOSTIRQMASK_MBOX0_IRQ_SHIFT                0

/***************************************************************************
 *HOSTIRQSTATUS - Interrupt to Host Status Register
 ***************************************************************************/
/* SUB_BNMCTL :: HOSTIRQSTATUS :: reserved0 [31:16] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_reserved0_MASK               0xffff0000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_reserved0_SHIFT              16

/* SUB_BNMCTL :: HOSTIRQSTATUS :: GISB_UBUS_ERR_IRQ [15:15] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_GISB_UBUS_ERR_IRQ_MASK       0x00008000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_GISB_UBUS_ERR_IRQ_SHIFT      15

/* SUB_BNMCTL :: HOSTIRQSTATUS :: BNM_HOST_IRQ [14:14] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BNM_HOST_IRQ_MASK            0x00004000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BNM_HOST_IRQ_SHIFT           14

/* SUB_BNMCTL :: HOSTIRQSTATUS :: BD_TO_UBUS_ERR_IRQ [13:13] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_TO_UBUS_ERR_IRQ_MASK      0x00002000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_TO_UBUS_ERR_IRQ_SHIFT     13

/* SUB_BNMCTL :: HOSTIRQSTATUS :: BD_THRESH_IRQ [12:12] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_THRESH_IRQ_MASK           0x00001000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_THRESH_IRQ_SHIFT          12

/* SUB_BNMCTL :: HOSTIRQSTATUS :: BD_TIMEOUT_IRQ [11:11] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_TIMEOUT_IRQ_MASK          0x00000800
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_TIMEOUT_IRQ_SHIFT         11

/* SUB_BNMCTL :: HOSTIRQSTATUS :: BD_FULL_IRQ [10:10] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_FULL_IRQ_MASK             0x00000400
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_FULL_IRQ_SHIFT            10

/* SUB_BNMCTL :: HOSTIRQSTATUS :: BD_REQ_FAIL_IRQ [09:09] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_REQ_FAIL_IRQ_MASK         0x00000200
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_BD_REQ_FAIL_IRQ_SHIFT        9

/* SUB_BNMCTL :: HOSTIRQSTATUS :: SCB_ERR_IRQ [08:08] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_SCB_ERR_IRQ_MASK             0x00000100
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_SCB_ERR_IRQ_SHIFT            8

/* SUB_BNMCTL :: HOSTIRQSTATUS :: MBOX7_IRQ [07:07] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX7_IRQ_MASK               0x00000080
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX7_IRQ_SHIFT              7

/* SUB_BNMCTL :: HOSTIRQSTATUS :: MBOX6_IRQ [06:06] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX6_IRQ_MASK               0x00000040
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX6_IRQ_SHIFT              6

/* SUB_BNMCTL :: HOSTIRQSTATUS :: MBOX5_IRQ [05:05] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX5_IRQ_MASK               0x00000020
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX5_IRQ_SHIFT              5

/* SUB_BNMCTL :: HOSTIRQSTATUS :: MBOX4_IRQ [04:04] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX4_IRQ_MASK               0x00000010
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX4_IRQ_SHIFT              4

/* SUB_BNMCTL :: HOSTIRQSTATUS :: MBOX3_IRQ [03:03] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX3_IRQ_MASK               0x00000008
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX3_IRQ_SHIFT              3

/* SUB_BNMCTL :: HOSTIRQSTATUS :: MBOX2_IRQ [02:02] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX2_IRQ_MASK               0x00000004
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX2_IRQ_SHIFT              2

/* SUB_BNMCTL :: HOSTIRQSTATUS :: MBOX1_IRQ [01:01] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX1_IRQ_MASK               0x00000002
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX1_IRQ_SHIFT              1

/* SUB_BNMCTL :: HOSTIRQSTATUS :: MBOX0_IRQ [00:00] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX0_IRQ_MASK               0x00000001
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS_MBOX0_IRQ_SHIFT              0

/***************************************************************************
 *HOSTBNMCTL - Host BNM Control Register
 ***************************************************************************/
/* SUB_BNMCTL :: HOSTBNMCTL :: reserved0 [31:08] */
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_reserved0_MASK                  0xffffff00
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_reserved0_SHIFT                 8

/* SUB_BNMCTL :: HOSTBNMCTL :: UBUS_PKT_STAT [07:04] */
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_UBUS_PKT_STAT_MASK              0x000000f0
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_UBUS_PKT_STAT_SHIFT             4

/* SUB_BNMCTL :: HOSTBNMCTL :: reserved1 [03:03] */
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_reserved1_MASK                  0x00000008
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_reserved1_SHIFT                 3

/* SUB_BNMCTL :: HOSTBNMCTL :: MIPS_TEST_MODE [02:02] */
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_MIPS_TEST_MODE_MASK             0x00000004
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_MIPS_TEST_MODE_SHIFT            2

/* SUB_BNMCTL :: HOSTBNMCTL :: MIPS_RELEASE [01:01] */
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_MIPS_RELEASE_MASK               0x00000002
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_MIPS_RELEASE_SHIFT              1

/* SUB_BNMCTL :: HOSTBNMCTL :: BNM_SYS_RESET_N [00:00] */
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_BNM_SYS_RESET_N_MASK            0x00000001
#define BCHP_SUB_BNMCTL_HOSTBNMCTL_BNM_SYS_RESET_N_SHIFT           0

/***************************************************************************
 *HOSTBDSTS - Host MIPS BD FIFO Status
 ***************************************************************************/
/* SUB_BNMCTL :: HOSTBDSTS :: reserved0 [31:06] */
#define BCHP_SUB_BNMCTL_HOSTBDSTS_reserved0_MASK                   0xffffffc0
#define BCHP_SUB_BNMCTL_HOSTBDSTS_reserved0_SHIFT                  6

/* SUB_BNMCTL :: HOSTBDSTS :: BD_FIFO_SIZE [05:00] */
#define BCHP_SUB_BNMCTL_HOSTBDSTS_BD_FIFO_SIZE_MASK                0x0000003f
#define BCHP_SUB_BNMCTL_HOSTBDSTS_BD_FIFO_SIZE_SHIFT               0

/***************************************************************************
 *HOSTIRQMASK2 - Interrupt to Host Mask Register 2
 ***************************************************************************/
/* SUB_BNMCTL :: HOSTIRQMASK2 :: MASTER_IRQ_EN [31:31] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MASTER_IRQ_EN_MASK            0x80000000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MASTER_IRQ_EN_SHIFT           31

/* SUB_BNMCTL :: HOSTIRQMASK2 :: reserved0 [30:16] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_reserved0_MASK                0x7fff0000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_reserved0_SHIFT               16

/* SUB_BNMCTL :: HOSTIRQMASK2 :: GISB_UBUS_ERR_IRQ [15:15] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_GISB_UBUS_ERR_IRQ_MASK        0x00008000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_GISB_UBUS_ERR_IRQ_SHIFT       15

/* SUB_BNMCTL :: HOSTIRQMASK2 :: BNM_HOST_IRQ [14:14] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BNM_HOST_IRQ_MASK             0x00004000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BNM_HOST_IRQ_SHIFT            14

/* SUB_BNMCTL :: HOSTIRQMASK2 :: BD_TO_UBUS_ERR_IRQ [13:13] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_TO_UBUS_ERR_IRQ_MASK       0x00002000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_TO_UBUS_ERR_IRQ_SHIFT      13

/* SUB_BNMCTL :: HOSTIRQMASK2 :: BD_THRESH_IRQ [12:12] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_THRESH_IRQ_MASK            0x00001000
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_THRESH_IRQ_SHIFT           12

/* SUB_BNMCTL :: HOSTIRQMASK2 :: BD_TIMEOUT_IRQ [11:11] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_TIMEOUT_IRQ_MASK           0x00000800
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_TIMEOUT_IRQ_SHIFT          11

/* SUB_BNMCTL :: HOSTIRQMASK2 :: BD_FULL_IRQ [10:10] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_FULL_IRQ_MASK              0x00000400
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_FULL_IRQ_SHIFT             10

/* SUB_BNMCTL :: HOSTIRQMASK2 :: BD_REQ_FAIL_IRQ [09:09] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_REQ_FAIL_IRQ_MASK          0x00000200
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_BD_REQ_FAIL_IRQ_SHIFT         9

/* SUB_BNMCTL :: HOSTIRQMASK2 :: SCB_ERR_IRQ [08:08] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_SCB_ERR_IRQ_MASK              0x00000100
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_SCB_ERR_IRQ_SHIFT             8

/* SUB_BNMCTL :: HOSTIRQMASK2 :: MBOX7_IRQ [07:07] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX7_IRQ_MASK                0x00000080
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX7_IRQ_SHIFT               7

/* SUB_BNMCTL :: HOSTIRQMASK2 :: MBOX6_IRQ [06:06] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX6_IRQ_MASK                0x00000040
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX6_IRQ_SHIFT               6

/* SUB_BNMCTL :: HOSTIRQMASK2 :: MBOX5_IRQ [05:05] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX5_IRQ_MASK                0x00000020
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX5_IRQ_SHIFT               5

/* SUB_BNMCTL :: HOSTIRQMASK2 :: MBOX4_IRQ [04:04] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX4_IRQ_MASK                0x00000010
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX4_IRQ_SHIFT               4

/* SUB_BNMCTL :: HOSTIRQMASK2 :: MBOX3_IRQ [03:03] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX3_IRQ_MASK                0x00000008
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX3_IRQ_SHIFT               3

/* SUB_BNMCTL :: HOSTIRQMASK2 :: MBOX2_IRQ [02:02] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX2_IRQ_MASK                0x00000004
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX2_IRQ_SHIFT               2

/* SUB_BNMCTL :: HOSTIRQMASK2 :: MBOX1_IRQ [01:01] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX1_IRQ_MASK                0x00000002
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX1_IRQ_SHIFT               1

/* SUB_BNMCTL :: HOSTIRQMASK2 :: MBOX0_IRQ [00:00] */
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX0_IRQ_MASK                0x00000001
#define BCHP_SUB_BNMCTL_HOSTIRQMASK2_MBOX0_IRQ_SHIFT               0

/***************************************************************************
 *HOSTIRQSTATUS2 - Interrupt to Host Status Register 2
 ***************************************************************************/
/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: reserved0 [31:16] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_reserved0_MASK              0xffff0000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_reserved0_SHIFT             16

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: GISB_UBUS_ERR_IRQ [15:15] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_GISB_UBUS_ERR_IRQ_MASK      0x00008000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_GISB_UBUS_ERR_IRQ_SHIFT     15

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: BNM_HOST_IRQ [14:14] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BNM_HOST_IRQ_MASK           0x00004000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BNM_HOST_IRQ_SHIFT          14

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: BD_TO_UBUS_ERR_IRQ [13:13] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_TO_UBUS_ERR_IRQ_MASK     0x00002000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_TO_UBUS_ERR_IRQ_SHIFT    13

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: BD_THRESH_IRQ [12:12] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_THRESH_IRQ_MASK          0x00001000
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_THRESH_IRQ_SHIFT         12

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: BD_TIMEOUT_IRQ [11:11] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_TIMEOUT_IRQ_MASK         0x00000800
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_TIMEOUT_IRQ_SHIFT        11

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: BD_FULL_IRQ [10:10] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_FULL_IRQ_MASK            0x00000400
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_FULL_IRQ_SHIFT           10

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: BD_REQ_FAIL_IRQ [09:09] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_REQ_FAIL_IRQ_MASK        0x00000200
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_BD_REQ_FAIL_IRQ_SHIFT       9

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: SCB_ERR_IRQ [08:08] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_SCB_ERR_IRQ_MASK            0x00000100
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_SCB_ERR_IRQ_SHIFT           8

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: MBOX7_IRQ [07:07] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX7_IRQ_MASK              0x00000080
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX7_IRQ_SHIFT             7

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: MBOX6_IRQ [06:06] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX6_IRQ_MASK              0x00000040
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX6_IRQ_SHIFT             6

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: MBOX5_IRQ [05:05] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX5_IRQ_MASK              0x00000020
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX5_IRQ_SHIFT             5

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: MBOX4_IRQ [04:04] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX4_IRQ_MASK              0x00000010
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX4_IRQ_SHIFT             4

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: MBOX3_IRQ [03:03] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX3_IRQ_MASK              0x00000008
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX3_IRQ_SHIFT             3

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: MBOX2_IRQ [02:02] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX2_IRQ_MASK              0x00000004
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX2_IRQ_SHIFT             2

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: MBOX1_IRQ [01:01] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX1_IRQ_MASK              0x00000002
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX1_IRQ_SHIFT             1

/* SUB_BNMCTL :: HOSTIRQSTATUS2 :: MBOX0_IRQ [00:00] */
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX0_IRQ_MASK              0x00000001
#define BCHP_SUB_BNMCTL_HOSTIRQSTATUS2_MBOX0_IRQ_SHIFT             0

#endif /* #ifndef BCHP_SUB_BNMCTL_H__ */

/* End of File */
