0.6
2018.3
Dec  7 2018
00:33:28
D:/ProgettoRetiLogiche/Reti-Logiche-Project/RetiLogicheProject.sim/sim_1/synth/timing/xsim/project_tb_time_synth.v,1554461395,verilog,,,,counter;glbl;project_reti_logiche;reg;reg_0;reg_1;reg_2;reg_3;reg_prev,,,,,,,,
D:/ProgettoRetiLogiche/Reti-Logiche-Project/src/Testbench.vhd,1554461359,vhdl,,,,project_tb,,,,,,,,
