#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Fri Oct 07 13:40:13 2016
# Process ID: 12372
# Log file: C:/Users/Toby/Desktop/Lab3-Task3/vivado.log
# Journal file: C:/Users/Toby/Desktop/Lab3-Task3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Toby/Documents/toby和echix的文件/toby的文件/！！！BU/EC605/Vivado-FPGA/Lab3-Task3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 774.859 ; gain = 209.688
close_project
open_project C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Toby/Documents/toby和echix的文件/toby的文件/！！！BU/EC605/Vivado-FPGA/Lab3-Task3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.4/data/ip'.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


WARNING: [Labtoolstcl 44-26] No hardware targets exist on the server [localhost]
Check to make sure the cable targets connected to this machine are properly connected
and powered up, then use the disconnect_hw_server and connect_hw_server commands
to re-register the hardware targets.
close_hw
****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Oct 07 13:41:16 2016. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2014.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 07 13:41:16 2016...
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 07 13:41:20 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
Loading clock regions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Toby/Desktop/Lab3-Task3/.Xil/Vivado-12372-DESKTOP-QEPC2TL/dcp/wraparoundLEDS.xdc]
Finished Parsing XDC File [C:/Users/Toby/Desktop/Lab3-Task3/.Xil/Vivado-12372-DESKTOP-QEPC2TL/dcp/wraparoundLEDS.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 980.176 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 980.176 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1094.719 ; gain = 315.617
close_design
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1438.383 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28255A
set_property PROGRAM.FILE {C:\Users\Toby\Desktop\wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Toby/Desktop/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {C:/Users/Toby/Desktop/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_hw
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.srcs/sources_1/new/wraparoundLEDS.v" into library work [C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.srcs/sources_1/new/wraparoundLEDS.v:1]
[Fri Oct 07 13:49:08 2016] Launched synth_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/synth_1/runme.log
launch_runs impl_1
[Fri Oct 07 13:49:42 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 07 13:50:38 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 07 13:50:57 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


****** Xilinx hw_server v2014.4
  **** Build date : Nov 18 2014-18:09:44
    ** Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.

INFO: hw_server application started
INFO: Use Ctrl-C to exit hw_server application


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1438.383 ; gain = 0.000
open_hw_target [lindex [get_hw_targets -of_objects [get_hw_servers localhost]] 0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A28255A
set_property PROGRAM.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.srcs/sources_1/new/wraparoundLEDS.v" into library work [C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.srcs/sources_1/new/wraparoundLEDS.v:1]
[Fri Oct 07 13:52:54 2016] Launched synth_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/synth_1/runme.log
launch_runs impl_1
[Fri Oct 07 13:53:41 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 07 13:54:42 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Oct 07 13:55:55 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 07 13:58:51 2016] Launched synth_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/synth_1/runme.log
[Fri Oct 07 13:58:51 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Fri Oct 07 14:04:11 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.srcs/sources_1/new/wraparoundLEDS.v" into library work [C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.srcs/sources_1/new/wraparoundLEDS.v:1]
[Fri Oct 07 14:05:51 2016] Launched synth_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/synth_1/runme.log
launch_runs impl_1
[Fri Oct 07 14:06:24 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Oct 07 14:07:20 2016] Launched impl_1...
Run output will be captured here: C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/runme.log
set_property PROBES.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/Toby/Desktop/Lab3-Task3/Lab3-Task3.runs/impl_1/wraparoundLEDS.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-32] Done pin status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 07 14:14:41 2016...
