git clone --depth 1 --no-tags https://github.com/KashifInayat/tic-tac-toe-Evoprok-3stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/667602824
git clone --depth 1 --no-tags https://github.com/himanshu6956/Hexadecimal-Keypad-Scanner-and-Encoder.git f:/verilog_sva_gh_scraper/data/full_repos/667813427
git clone --depth 1 --no-tags https://github.com/ChandraLekha559/RISC-6-stage-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/671019613
git clone --depth 1 --no-tags https://github.com/deepika1242/VERILOG-CODE.git f:/verilog_sva_gh_scraper/data/full_repos/670947802
git clone --depth 1 --no-tags https://github.com/soudhu/Digital-Circuit.git f:/verilog_sva_gh_scraper/data/full_repos/667855200
git clone --depth 1 --no-tags https://github.com/JimmyWu-812/2022-Spring-CVSD.git f:/verilog_sva_gh_scraper/data/full_repos/668123622
git clone --depth 1 --no-tags https://github.com/maouncle/ADMUX-SRAM-MODEL.git f:/verilog_sva_gh_scraper/data/full_repos/668708665
git clone --depth 1 --no-tags https://github.com/msuadOf/midware.git f:/verilog_sva_gh_scraper/data/full_repos/668655823
git clone --depth 1 --no-tags https://github.com/nabilyoussef/Digital-IC.git f:/verilog_sva_gh_scraper/data/full_repos/669043954
git clone --depth 1 --no-tags https://github.com/OkenBarrel/bjut-2023----3p.git f:/verilog_sva_gh_scraper/data/full_repos/668736129
git clone --depth 1 --no-tags https://github.com/Bassam-Kobasy/VeriRISC_CPU_RTL_code-.git f:/verilog_sva_gh_scraper/data/full_repos/668837710
git clone --depth 1 --no-tags https://github.com/fathy-eladle/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/668370077
git clone --depth 1 --no-tags https://github.com/Junherng99/FPGA_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/669744857
git clone --depth 1 --no-tags https://github.com/Hemasai-24/Bubble_Processor_CS220.git f:/verilog_sva_gh_scraper/data/full_repos/666923456
git clone --depth 1 --no-tags https://github.com/dhruvgarg004/CSE_Bubble_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/667080044
git clone --depth 1 --no-tags https://github.com/riyabansal0107/MIPS-Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/665090266
git clone --depth 1 --no-tags https://github.com/Manas-ESR/Vending-candy_machine-with-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/665047059
git clone --depth 1 --no-tags https://github.com/dh123456789/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/664943696
git clone --depth 1 --no-tags https://github.com/Melfes233/cpu_design_2023.git f:/verilog_sva_gh_scraper/data/full_repos/665423667
git clone --depth 1 --no-tags https://github.com/Bhargav110501/Btech-Major-project.git f:/verilog_sva_gh_scraper/data/full_repos/669683481
git clone --depth 1 --no-tags https://github.com/YounG-0516/RISC-V-miniCPU.git f:/verilog_sva_gh_scraper/data/full_repos/670026970
git clone --depth 1 --no-tags https://github.com/tejusvs57/blood-compatibility.git f:/verilog_sva_gh_scraper/data/full_repos/669201778
git clone --depth 1 --no-tags https://github.com/chetanSMz/CSE-Bubble.git f:/verilog_sva_gh_scraper/data/full_repos/666232073
git clone --depth 1 --no-tags https://github.com/Apoorvag21/Bubble-machine.git f:/verilog_sva_gh_scraper/data/full_repos/666763609
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/Binary-Signed-Digit-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/666728681
git clone --depth 1 --no-tags https://github.com/stefanioja/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/668892126
git clone --depth 1 --no-tags https://github.com/Bassam-Kobasy/Controller_RTL_code.git f:/verilog_sva_gh_scraper/data/full_repos/668841635
git clone --depth 1 --no-tags https://github.com/ee-uet/fpga-shells.git f:/verilog_sva_gh_scraper/data/full_repos/666380598
git clone --depth 1 --no-tags https://github.com/TA-IYO/fpga.git f:/verilog_sva_gh_scraper/data/full_repos/666450757
git clone --depth 1 --no-tags https://github.com/bhumikapc/Computer-architecture-.git f:/verilog_sva_gh_scraper/data/full_repos/666459431
git clone --depth 1 --no-tags https://github.com/Codedict/intelunnati_Xperia.git f:/verilog_sva_gh_scraper/data/full_repos/665960967
git clone --depth 1 --no-tags https://github.com/Ayas47/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/666019465
git clone --depth 1 --no-tags https://github.com/kosmokot45/single-neuron-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/665155099
git clone --depth 1 --no-tags https://github.com/106210049/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/665187808
git clone --depth 1 --no-tags https://github.com/tianji22/verilog_Small_experiment.git f:/verilog_sva_gh_scraper/data/full_repos/665326878
git clone --depth 1 --no-tags https://github.com/Ritika0819/alarm-clock.git f:/verilog_sva_gh_scraper/data/full_repos/664352832
git clone --depth 1 --no-tags https://github.com/ozzyrob/litex-configs.git f:/verilog_sva_gh_scraper/data/full_repos/664555804
git clone --depth 1 --no-tags https://github.com/naravameghana1/I2C_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/665649993
git clone --depth 1 --no-tags https://github.com/Eswar-13/CSE-BUBBLE.git f:/verilog_sva_gh_scraper/data/full_repos/665574033
git clone --depth 1 --no-tags https://github.com/naravameghana1/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/665470154
git clone --depth 1 --no-tags https://github.com/raghav0601/Pipelined-Cordic-Algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/668391214
git clone --depth 1 --no-tags https://github.com/Thenmozhie/Academic-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/667958068
git clone --depth 1 --no-tags https://github.com/ronaksharma77/Hexadecimal_Keypad_Scanner_using_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/667947952
git clone --depth 1 --no-tags https://github.com/posaHarsha/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/668153472
git clone --depth 1 --no-tags https://github.com/DivyamTaneja/Path-Planning-Algorithm-On-De0-Nano-FPGA-Dev-Board.git f:/verilog_sva_gh_scraper/data/full_repos/666695978
git clone --depth 1 --no-tags https://github.com/Jjateen/Snake-Game-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666806924
git clone --depth 1 --no-tags https://github.com/Harsh-Kakadiya/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/666873361
git clone --depth 1 --no-tags https://github.com/cybergeekdk/temp.git f:/verilog_sva_gh_scraper/data/full_repos/667466785
git clone --depth 1 --no-tags https://github.com/stcastell/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/670849220
git clone --depth 1 --no-tags https://github.com/BooleanFunctionalSynthesis/benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/670473586
git clone --depth 1 --no-tags https://github.com/manvi27/Pipeline-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/670563146
git clone --depth 1 --no-tags https://github.com/Sameer3434/risk.git f:/verilog_sva_gh_scraper/data/full_repos/670539871
git clone --depth 1 --no-tags https://github.com/Adarsh1Rao/FPGA_PLC-Timer.git f:/verilog_sva_gh_scraper/data/full_repos/670673968
git clone --depth 1 --no-tags https://github.com/AfifehGhaemnia/myVSD_Version.git f:/verilog_sva_gh_scraper/data/full_repos/671231297
git clone --depth 1 --no-tags https://github.com/Harshinidola/mvsort.git f:/verilog_sva_gh_scraper/data/full_repos/666949851
git clone --depth 1 --no-tags https://github.com/laksh-ms/Openlane_caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/668963610
git clone --depth 1 --no-tags https://github.com/Rohanth1234/Rohanth1234-Comparitive_study_on_4-bit_adders_and_multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/668743135
git clone --depth 1 --no-tags https://github.com/darshan-kr/Day-007-Full_subtractor.git f:/verilog_sva_gh_scraper/data/full_repos/670100873
git clone --depth 1 --no-tags https://github.com/yilmaz0734/FPGATictactoegame.git f:/verilog_sva_gh_scraper/data/full_repos/670173941
git clone --depth 1 --no-tags https://github.com/lauchinyuan/Verilog_IMG_PROC.git f:/verilog_sva_gh_scraper/data/full_repos/670292589
git clone --depth 1 --no-tags https://github.com/manav4code/UART.git f:/verilog_sva_gh_scraper/data/full_repos/670201283
git clone --depth 1 --no-tags https://github.com/URK21CS2048/intel.git f:/verilog_sva_gh_scraper/data/full_repos/666062562
git clone --depth 1 --no-tags https://github.com/manoel-serafim/PIT.git f:/verilog_sva_gh_scraper/data/full_repos/666813444
git clone --depth 1 --no-tags https://github.com/haoranx98/peripheral-serialport.git f:/verilog_sva_gh_scraper/data/full_repos/669396453
git clone --depth 1 --no-tags https://github.com/agrawalrahul5260/32_Bit_Floating_Point_Adder-Subtractor_with_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/669272243
git clone --depth 1 --no-tags https://github.com/amitkumarbakoliya/32_bit_Risc_processor.git f:/verilog_sva_gh_scraper/data/full_repos/670133795
git clone --depth 1 --no-tags https://github.com/toanpm1011/Project_VLSI_20222.git f:/verilog_sva_gh_scraper/data/full_repos/670420132
git clone --depth 1 --no-tags https://github.com/openpiton/ost1-core.git f:/verilog_sva_gh_scraper/data/full_repos/668202954
git clone --depth 1 --no-tags https://github.com/Prasad48432/DSD_PRA.git f:/verilog_sva_gh_scraper/data/full_repos/669793991
git clone --depth 1 --no-tags https://github.com/OmriFichman/RO_FPGA_detector.git f:/verilog_sva_gh_scraper/data/full_repos/669523828
git clone --depth 1 --no-tags https://github.com/joshua9900sudo/iverilog_source_code.git f:/verilog_sva_gh_scraper/data/full_repos/669656014
git clone --depth 1 --no-tags https://github.com/cristiancristescu5/AMD_SummerPractice.git f:/verilog_sva_gh_scraper/data/full_repos/664842488
git clone --depth 1 --no-tags https://github.com/rudra-101/PWM-Generator.git f:/verilog_sva_gh_scraper/data/full_repos/665209319
git clone --depth 1 --no-tags https://github.com/ianerik6/Alvarado10.git f:/verilog_sva_gh_scraper/data/full_repos/665143041
git clone --depth 1 --no-tags https://github.com/Kiran-MVS/microprocessor0.git f:/verilog_sva_gh_scraper/data/full_repos/669992388
git clone --depth 1 --no-tags https://github.com/kingsider/Systems_Engineering_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/670210112
git clone --depth 1 --no-tags https://github.com/gunavant-s/4X1_Demux_Day-005.git f:/verilog_sva_gh_scraper/data/full_repos/669951244
git clone --depth 1 --no-tags https://github.com/naveen221001/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/669818278
git clone --depth 1 --no-tags https://github.com/theokemoun/DES_encryption_algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/670696684
git clone --depth 1 --no-tags https://github.com/pratikyabaji/UART-Module.git f:/verilog_sva_gh_scraper/data/full_repos/669030272
git clone --depth 1 --no-tags https://github.com/OrsuVenkataKrishnaiah1235/Router1-3-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/670972678
git clone --depth 1 --no-tags https://github.com/sayoojkj/ALU_basic_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/667347393
git clone --depth 1 --no-tags https://github.com/srinu6707/intelunnati_masters.git f:/verilog_sva_gh_scraper/data/full_repos/666343308
git clone --depth 1 --no-tags https://github.com/Lawrence-lugs/os_tools_test.git f:/verilog_sva_gh_scraper/data/full_repos/666347455
git clone --depth 1 --no-tags https://github.com/SaiLLV/16-Bit-Microprocessor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/666514445
git clone --depth 1 --no-tags https://github.com/Shirrrning/noc.git f:/verilog_sva_gh_scraper/data/full_repos/666470280
git clone --depth 1 --no-tags https://github.com/Alexis505/mips_segmentado.git f:/verilog_sva_gh_scraper/data/full_repos/667163721
git clone --depth 1 --no-tags https://github.com/cbvarr01/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/666871628
git clone --depth 1 --no-tags https://github.com/Aakulmalhotra/4x1-mux-using-2x1-mux.git f:/verilog_sva_gh_scraper/data/full_repos/666986717
git clone --depth 1 --no-tags https://github.com/soudhu/Clock-with-alarm.git f:/verilog_sva_gh_scraper/data/full_repos/667825509
git clone --depth 1 --no-tags https://github.com/PrecureKamiyu/shit-on-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/667756872
git clone --depth 1 --no-tags https://github.com/Pouria-Nazemi/GrayToBCD-Converter-verilog-and-proteus.git f:/verilog_sva_gh_scraper/data/full_repos/664607163
git clone --depth 1 --no-tags https://github.com/professorhu/test.git f:/verilog_sva_gh_scraper/data/full_repos/664547168
git clone --depth 1 --no-tags https://github.com/ShaliniBairy8/intelunnati_BrightReds.git f:/verilog_sva_gh_scraper/data/full_repos/666298463
git clone --depth 1 --no-tags https://github.com/R7A2J8A7N/division_algoritm.git f:/verilog_sva_gh_scraper/data/full_repos/666720517
git clone --depth 1 --no-tags https://github.com/Ben-McDaniel/VIP-GATE.git f:/verilog_sva_gh_scraper/data/full_repos/667565226
git clone --depth 1 --no-tags https://github.com/phuongndbk98/analog_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/666926653
git clone --depth 1 --no-tags https://github.com/darshan-kr/100bit_2_to_1_MUX.git f:/verilog_sva_gh_scraper/data/full_repos/668382874
git clone --depth 1 --no-tags https://github.com/ArturHugo/cnn_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/668067816
git clone --depth 1 --no-tags https://github.com/Alexis505/MIPS_monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/667150448
