# dither_experiments

Verilog-able scanline dithering



https://user-images.githubusercontent.com/1224096/173159364-92f310d7-c452-4f19-ba55-5c0c608d0814.mov



https://user-images.githubusercontent.com/1224096/173159494-83fbba81-e3ca-4630-9838-c27fecc2dcc7.mov



https://user-images.githubusercontent.com/1224096/173159713-6d088631-d528-4e36-97ef-82b02b4ff20f.mov

