Loading plugins phase: Elapsed time ==> 0s.512ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Harmonizer.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "Pin_2.analog_0" on TopDesign is unconnected.
 * C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\TopDesign\TopDesign.cysch (Signal: Net_27)
 * C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\TopDesign\TopDesign.cysch (Shape_9.1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.219ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.094ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Harmonizer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Harmonizer.cyprj -dcpsoc3 Harmonizer.v -verilog
======================================================================

======================================================================
Compiling:  Harmonizer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Harmonizer.cyprj -dcpsoc3 Harmonizer.v -verilog
======================================================================

======================================================================
Compiling:  Harmonizer.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Harmonizer.cyprj -dcpsoc3 -verilog Harmonizer.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Apr 22 02:59:08 2017


======================================================================
Compiling:  Harmonizer.v
Program  :   vpp
Options  :    -yv2 -q10 Harmonizer.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Apr 22 02:59:08 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Harmonizer.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Harmonizer.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Harmonizer.cyprj -dcpsoc3 -verilog Harmonizer.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Apr 22 02:59:08 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\codegentemp\Harmonizer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\codegentemp\Harmonizer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Harmonizer.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Harmonizer.cyprj -dcpsoc3 -verilog Harmonizer.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Apr 22 02:59:08 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\codegentemp\Harmonizer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\codegentemp\Harmonizer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_1:Net_260\
	Net_7
	\Timer_1:Net_53\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_6
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\


Deleted 16 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_12
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to Net_12
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to Net_12
Aliasing \Timer_1:TimerUDB:status_5\ to Net_12
Aliasing \Timer_1:TimerUDB:status_4\ to Net_12
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing \ADC_DelSig_1:Net_482\ to Net_12
Aliasing \ADC_DelSig_1:Net_252\ to Net_12
Aliasing \ADC_DelSig_1:soc\ to one
Aliasing \VDAC8_1:Net_83\ to Net_12
Aliasing \VDAC8_1:Net_81\ to Net_12
Aliasing \VDAC8_1:Net_82\ to Net_12
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to Net_12
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire Net_2[4] = \Timer_1:Net_55\[5]
Removing Lhs of wire zero[14] = Net_12[2]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[23] = \Timer_1:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[25] = Net_12[2]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[34] = \Timer_1:TimerUDB:runmode_enable\[46]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[35] = \Timer_1:TimerUDB:hwEnable\[36]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[35] = \Timer_1:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[38] = one[9]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[40] = \Timer_1:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[45] = \Timer_1:TimerUDB:capt_fifo_load\[33]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[48] = Net_12[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[49] = Net_12[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[50] = Net_12[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[51] = \Timer_1:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[52] = \Timer_1:TimerUDB:capt_fifo_load\[33]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[53] = \Timer_1:TimerUDB:fifo_full\[54]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[55] = \Timer_1:TimerUDB:fifo_nempty\[56]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[58] = Net_12[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[59] = \Timer_1:TimerUDB:trig_reg\[47]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[60] = \Timer_1:TimerUDB:per_zero\[39]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[155] = \ADC_DelSig_1:Net_250\[191]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[158] = Net_12[2]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[159] = Net_12[2]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[193] = Net_12[2]
Removing Lhs of wire \ADC_DelSig_1:soc\[195] = one[9]
Removing Lhs of wire \VDAC8_1:Net_83\[199] = Net_12[2]
Removing Lhs of wire \VDAC8_1:Net_81\[200] = Net_12[2]
Removing Lhs of wire \VDAC8_1:Net_82\[201] = Net_12[2]
Removing Lhs of wire tmpOE__Pin_1_net_0[206] = one[9]
Removing Lhs of wire tmpOE__Pin_2_net_0[212] = one[9]
Removing Lhs of wire tmpOE__Pin_3_net_0[220] = one[9]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[225] = Net_12[2]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[226] = \Timer_1:TimerUDB:status_tc\[37]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[227] = \Timer_1:TimerUDB:control_7\[15]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[228] = \Timer_1:TimerUDB:capt_fifo_load\[33]

------------------------------------------------------
Aliased 0 equations, 35 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_12' (cost = 0):
Net_12 <=  ('0') ;

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 4 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to Net_12
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[33] = Net_12[2]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[47] = \Timer_1:TimerUDB:control_7\[15]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Harmonizer.cyprj" -dcpsoc3 Harmonizer.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.937ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Saturday, 22 April 2017 02:59:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Justin\Documents\MIT\6.115\FINAL PROJECT\Harmonizer.cydsn\Harmonizer.cyprj -d CY8C5868AXI-LP035 Harmonizer.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 3 pin(s) will be assigned a location by the fitter: Pin_1(0), Pin_2(0), Pin_3(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_9 ,
            pad => Pin_1(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pad => Pin_2(0)_PAD );

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            analog_term => Net_21 ,
            pad => Pin_3(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_2 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :    6 :   66 :   72 :  8.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    2 :  190 :  192 :  1.04 %
  Unique P-terms              :    1 :  383 :  384 :  0.26 %
  Total P-terms               :    1 :      :      :        
  Datapath Cells              :    2 :   22 :   24 :  8.33 %
  Status Cells                :    1 :   23 :   24 :  4.17 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Control Registers         :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.013ms
Tech Mapping phase: Elapsed time ==> 0s.118ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_6@[IOP=(6)][IoId=(6)] : Pin_1(0)
IO_4@[IOP=(0)][IoId=(4)] : Pin_2(0)
IO_3@[IOP=(4)][IoId=(3)] : Pin_3(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
VIDAC[1]@[FFB(VIDAC,1)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 31% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 58% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 82% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : Pin_1(0)
IO_7@[IOP=(5)][IoId=(7)] : Pin_2(0)
IO_5@[IOP=(15)][IoId=(5)] : Pin_3(0)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
VIDAC[0]@[FFB(VIDAC,0)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.291ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_35\ {
  }
  Net: Net_9 {
    dsm_0_vplus
    agl5_x_dsm_0_vplus
    agl5
    agl5_x_p0_1
    p0_1
  }
  Net: Net_21 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_p6_5
    p6_5
  }
  Net: \ADC_DelSig_1:Net_249\ {
  }
  Net: \ADC_DelSig_1:Net_257\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_34\ {
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_9
  agl5_x_dsm_0_vplus                               -> Net_9
  agl5                                             -> Net_9
  agl5_x_p0_1                                      -> Net_9
  p0_1                                             -> Net_9
  vidac_0_vout                                     -> Net_21
  agl1_x_vidac_0_vout                              -> Net_21
  agl1                                             -> Net_21
  agl1_x_p6_5                                      -> Net_21
  p6_5                                             -> Net_21
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_20\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_20\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.414ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :   46 :   48 :   4.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            1.00
                   Pterms :            0.50
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       0.67 :       0.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_2 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =isr_1
        PORT MAP (
            interrupt => Net_2 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_14 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_9 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 1 is empty
Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        analog_term => Net_21 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 12 is empty
Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_9 ,
            vminus => \ADC_DelSig_1:Net_20\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_249\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_257\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_34\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 16
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_14 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_21 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
LPF group 0: empty
SAR ADC group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_35\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |          | 
Port | Pin | Fixed |      Type |       Drive Mode |     Name | Connections
-----+-----+-------+-----------+------------------+----------+---------------
   0 |   1 |       |      NONE |      HI_Z_ANALOG | Pin_1(0) | Analog(Net_9)
-----+-----+-------+-----------+------------------+----------+---------------
   5 |   1 |       |      NONE |      HI_Z_ANALOG | Pin_2(0) | 
-----+-----+-------+-----------+------------------+----------+---------------
   6 |   5 |       |      NONE |      HI_Z_ANALOG | Pin_3(0) | Analog(Net_21)
-----------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 1s.381ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.973ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.439ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.063ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Harmonizer_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.414ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.294ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.482ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.484ms
API generation phase: Elapsed time ==> 1s.948ms
Dependency generation phase: Elapsed time ==> 0s.037ms
Cleanup phase: Elapsed time ==> 0s.002ms
