// Seed: 1539536999
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri1 id_2
);
  always begin : LABEL_0
    `define pp_4 0
  end
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wand id_8,
    input uwire id_9,
    input uwire id_10,
    output wand id_11
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8
  );
  assign modCall_1.id_2 = 0;
endmodule
