Search.setIndex({"docnames": ["index", "userdoc/environment_setup/documents/VScode_setup", "userdoc/environment_setup/documents/linux_setup", "userdoc/environment_setup/documents/setup_verification", "userdoc/environment_setup/documents/ssd_setup", "userdoc/environment_setup/documents/windows_setup", "userdoc/environment_setup/environment_setup", "userdoc/faqs/faqs", "userdoc/fundamentals/fundamentals", "userdoc/fundamentals/lessons/build_process", "userdoc/fundamentals/lessons/cmsis_register", "userdoc/fundamentals/lessons/introduction", "userdoc/fundamentals/lessons/stm32f411_overview", "userdoc/fundamentals/lessons/vmodel", "userdoc/glossary/glossary", "userdoc/introduction/introduction", "userdoc/lessons/interns/adna-njuhovic/Clock", "userdoc/lessons/interns/adna-njuhovic/GPIO", "userdoc/lessons/interns/adna-njuhovic/Timer", "userdoc/lessons/interns/adna-njuhovic/USART", "userdoc/lessons/interns/adna-njuhovic/lessons", "userdoc/lessons/interns/adna-njuhovic/stm32overview", "userdoc/lessons/interns/adna-njuhovic/vmodel", "userdoc/lessons/interns/demir-hasicic/Clock_initialization", "userdoc/lessons/interns/demir-hasicic/GPIO", "userdoc/lessons/interns/demir-hasicic/Timer", "userdoc/lessons/interns/demir-hasicic/USART", "userdoc/lessons/interns/demir-hasicic/lessons", "userdoc/lessons/interns/demir-hasicic/stm32overview", "userdoc/lessons/interns/demir-hasicic/vmodel", "userdoc/lessons/interns/emina-mesic/ClockInitOverview", "userdoc/lessons/interns/emina-mesic/GPIOoverview", "userdoc/lessons/interns/emina-mesic/USARToverview", "userdoc/lessons/interns/emina-mesic/lessons", "userdoc/lessons/interns/emina-mesic/stm32overview", "userdoc/lessons/interns/emina-mesic/timerOverview", "userdoc/lessons/interns/emina-mesic/vmodel", "userdoc/lessons/interns/lamija-fatic/Clock", "userdoc/lessons/interns/lamija-fatic/GPIO", "userdoc/lessons/interns/lamija-fatic/STM32F411MCU", "userdoc/lessons/interns/lamija-fatic/USART", "userdoc/lessons/interns/lamija-fatic/lessons", "userdoc/lessons/interns/lamija-fatic/timer", "userdoc/lessons/interns/lamija-fatic/v-model", "userdoc/lessons/interns/lessons", "userdoc/lessons/interns/muhibija-kavazovic/Clock", "userdoc/lessons/interns/muhibija-kavazovic/GPIO", "userdoc/lessons/interns/muhibija-kavazovic/Timer", "userdoc/lessons/interns/muhibija-kavazovic/USART", "userdoc/lessons/interns/muhibija-kavazovic/lessons", "userdoc/lessons/interns/muhibija-kavazovic/stm32f411", "userdoc/lessons/interns/muhibija-kavazovic/vmodel", "userdoc/lessons/interns/semin-murtic/Clock", "userdoc/lessons/interns/semin-murtic/GPIO", "userdoc/lessons/interns/semin-murtic/STM32F411", "userdoc/lessons/interns/semin-murtic/Timer", "userdoc/lessons/interns/semin-murtic/USART", "userdoc/lessons/interns/semin-murtic/V-Model", "userdoc/lessons/interns/semin-murtic/lessons", "userdoc/lessons/interns/tarik-sinanovic/lessons", "userdoc/lessons/lessons", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/functional_requirements", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/informational_requirements", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/non-functional_requirements", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/requirements", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/functional_requirements", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/informational_requirements", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/non-functional_requirements", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/requirements", "userdoc/requirements/interns/adna-njuhovic/requirements", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/clock_requirements", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/functional_requirements", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/informational_requirements", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/non-functional_requirements", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/functional_requirements", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/informational_requirements", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/non-functional_requirements", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/requirements", "userdoc/requirements/interns/demir-hasicic/requirements", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/functional_requirements", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/informational_requirements", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/non-functional_requirements", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/requirements", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/functional_requirements", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/informational_requirements", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/non-functional_requirements", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/requirements", "userdoc/requirements/interns/emina-mesic/requirements", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/functional_requirements", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/informational_requirements", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/non-functional_requirements", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/requirements", "userdoc/requirements/interns/lamija-fatic/USART_requirements/functional_requirements", "userdoc/requirements/interns/lamija-fatic/USART_requirements/informational_requirements", "userdoc/requirements/interns/lamija-fatic/USART_requirements/non-functional_requirements", "userdoc/requirements/interns/lamija-fatic/USART_requirements/requirements", "userdoc/requirements/interns/lamija-fatic/requirements", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/functional_requirements", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/informational_requirements", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/non-functional_requirements", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/requierments", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/functional_requirements", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/informational_requirements", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/non-functional_requirements", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/requirements", "userdoc/requirements/interns/muhibija-kavazovic/requirements", "userdoc/requirements/interns/requirements", "userdoc/requirements/interns/semin-murtic/GPIO/GPIO_requirements", "userdoc/requirements/interns/semin-murtic/GPIO/functional_requirements", "userdoc/requirements/interns/semin-murtic/GPIO/informational_requirements", "userdoc/requirements/interns/semin-murtic/GPIO/non-functional_requirements", "userdoc/requirements/interns/semin-murtic/USART/USART_requirements", "userdoc/requirements/interns/semin-murtic/USART/functional_requirements", "userdoc/requirements/interns/semin-murtic/USART/informational_requirements", "userdoc/requirements/interns/semin-murtic/USART/non-functional_requirements", "userdoc/requirements/interns/semin-murtic/requirements", "userdoc/requirements/interns/tarik-sinanovic/requirements", "userdoc/requirements/requirements", "userdoc/resources/resources"], "filenames": ["index.rst", "userdoc/environment_setup/documents/VScode_setup.rst", "userdoc/environment_setup/documents/linux_setup.rst", "userdoc/environment_setup/documents/setup_verification.rst", "userdoc/environment_setup/documents/ssd_setup.rst", "userdoc/environment_setup/documents/windows_setup.rst", "userdoc/environment_setup/environment_setup.rst", "userdoc/faqs/faqs.rst", "userdoc/fundamentals/fundamentals.rst", "userdoc/fundamentals/lessons/build_process.rst", "userdoc/fundamentals/lessons/cmsis_register.rst", "userdoc/fundamentals/lessons/introduction.rst", "userdoc/fundamentals/lessons/stm32f411_overview.rst", "userdoc/fundamentals/lessons/vmodel.rst", "userdoc/glossary/glossary.rst", "userdoc/introduction/introduction.rst", "userdoc/lessons/interns/adna-njuhovic/Clock.rst", "userdoc/lessons/interns/adna-njuhovic/GPIO.rst", "userdoc/lessons/interns/adna-njuhovic/Timer.rst", "userdoc/lessons/interns/adna-njuhovic/USART.rst", "userdoc/lessons/interns/adna-njuhovic/lessons.rst", "userdoc/lessons/interns/adna-njuhovic/stm32overview.rst", "userdoc/lessons/interns/adna-njuhovic/vmodel.rst", "userdoc/lessons/interns/demir-hasicic/Clock_initialization.rst", "userdoc/lessons/interns/demir-hasicic/GPIO.rst", "userdoc/lessons/interns/demir-hasicic/Timer.rst", "userdoc/lessons/interns/demir-hasicic/USART.rst", "userdoc/lessons/interns/demir-hasicic/lessons.rst", "userdoc/lessons/interns/demir-hasicic/stm32overview.rst", "userdoc/lessons/interns/demir-hasicic/vmodel.rst", "userdoc/lessons/interns/emina-mesic/ClockInitOverview.rst", "userdoc/lessons/interns/emina-mesic/GPIOoverview.rst", "userdoc/lessons/interns/emina-mesic/USARToverview.rst", "userdoc/lessons/interns/emina-mesic/lessons.rst", "userdoc/lessons/interns/emina-mesic/stm32overview.rst", "userdoc/lessons/interns/emina-mesic/timerOverview.rst", "userdoc/lessons/interns/emina-mesic/vmodel.rst", "userdoc/lessons/interns/lamija-fatic/Clock.rst", "userdoc/lessons/interns/lamija-fatic/GPIO.rst", "userdoc/lessons/interns/lamija-fatic/STM32F411MCU.rst", "userdoc/lessons/interns/lamija-fatic/USART.rst", "userdoc/lessons/interns/lamija-fatic/lessons.rst", "userdoc/lessons/interns/lamija-fatic/timer.rst", "userdoc/lessons/interns/lamija-fatic/v-model.rst", "userdoc/lessons/interns/lessons.rst", "userdoc/lessons/interns/muhibija-kavazovic/Clock.rst", "userdoc/lessons/interns/muhibija-kavazovic/GPIO.rst", "userdoc/lessons/interns/muhibija-kavazovic/Timer.rst", "userdoc/lessons/interns/muhibija-kavazovic/USART.rst", "userdoc/lessons/interns/muhibija-kavazovic/lessons.rst", "userdoc/lessons/interns/muhibija-kavazovic/stm32f411.rst", "userdoc/lessons/interns/muhibija-kavazovic/vmodel.rst", "userdoc/lessons/interns/semin-murtic/Clock.rst", "userdoc/lessons/interns/semin-murtic/GPIO.rst", "userdoc/lessons/interns/semin-murtic/STM32F411.rst", "userdoc/lessons/interns/semin-murtic/Timer.rst", "userdoc/lessons/interns/semin-murtic/USART.rst", "userdoc/lessons/interns/semin-murtic/V-Model.rst", "userdoc/lessons/interns/semin-murtic/lessons.rst", "userdoc/lessons/interns/tarik-sinanovic/lessons.rst", "userdoc/lessons/lessons.rst", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/functional_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/informational_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/GPIO_requirements/requirements.rst", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/functional_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/informational_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/adna-njuhovic/USART_requirements/requirements.rst", "userdoc/requirements/interns/adna-njuhovic/requirements.rst", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/clock_requirements.rst", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/functional_requirements.rst", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/informational_requirements.rst", "userdoc/requirements/interns/demir-hasicic/ClockInit_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/functional_requirements.rst", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/informational_requirements.rst", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/demir-hasicic/Timer_requirements/requirements.rst", "userdoc/requirements/interns/demir-hasicic/requirements.rst", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/functional_requirements.rst", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/informational_requirements.rst", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/emina-mesic/ClockInit_requirements/requirements.rst", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/functional_requirements.rst", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/informational_requirements.rst", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/emina-mesic/TIMER_requirements/requirements.rst", "userdoc/requirements/interns/emina-mesic/requirements.rst", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/functional_requirements.rst", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/informational_requirements.rst", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/lamija-fatic/GPIO_requirements/requirements.rst", "userdoc/requirements/interns/lamija-fatic/USART_requirements/functional_requirements.rst", "userdoc/requirements/interns/lamija-fatic/USART_requirements/informational_requirements.rst", "userdoc/requirements/interns/lamija-fatic/USART_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/lamija-fatic/USART_requirements/requirements.rst", "userdoc/requirements/interns/lamija-fatic/requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/functional_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/informational_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/ClockInit_requirements/requierments.rst", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/functional_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/informational_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/non-functional_requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/TIMER_requirements/requirements.rst", "userdoc/requirements/interns/muhibija-kavazovic/requirements.rst", "userdoc/requirements/interns/requirements.rst", "userdoc/requirements/interns/semin-murtic/GPIO/GPIO_requirements.rst", "userdoc/requirements/interns/semin-murtic/GPIO/functional_requirements.rst", "userdoc/requirements/interns/semin-murtic/GPIO/informational_requirements.rst", "userdoc/requirements/interns/semin-murtic/GPIO/non-functional_requirements.rst", "userdoc/requirements/interns/semin-murtic/USART/USART_requirements.rst", "userdoc/requirements/interns/semin-murtic/USART/functional_requirements.rst", "userdoc/requirements/interns/semin-murtic/USART/informational_requirements.rst", "userdoc/requirements/interns/semin-murtic/USART/non-functional_requirements.rst", "userdoc/requirements/interns/semin-murtic/requirements.rst", "userdoc/requirements/interns/tarik-sinanovic/requirements.rst", "userdoc/requirements/requirements.rst", "userdoc/resources/resources.rst"], "titles": ["Welcome to 4th MAASU Internship\u2019s documentation!", "<span class=\"section-number\">3.5. </span>VSCode Setup", "<span class=\"section-number\">3.3. </span>Development Environment Setup for Linux", "<span class=\"section-number\">3.4. </span>Verify installed tools", "<span class=\"section-number\">3.1. </span>How to Format the MAASU SSD", "<span class=\"section-number\">3.2. </span>Development Environment Setup for Windows", "<span class=\"section-number\">3. </span>Development Environment Setup", "<span class=\"section-number\">6. </span>Frequently Asked Questions", "<span class=\"section-number\">2. </span>Fundamentals", "<span class=\"section-number\">2.3. </span>The Build Process", "<span class=\"section-number\">2.4. </span>CMSIS and Register Definitions", "<span class=\"section-number\">2.1. </span>Introduction", "<span class=\"section-number\">2.2. </span>STM32F411 Overview", "<span class=\"section-number\">2.5. </span>SDLC V-Model", "<span class=\"section-number\">7. </span>Glossary", "<span class=\"section-number\">1. </span>Introduction", "<span class=\"section-number\">4.1.1.4. </span>Clock Initialization", "<span class=\"section-number\">4.1.1.3. </span>GPIO Firmware for STM32F411 MCU", "<span class=\"section-number\">4.1.1.6. </span>Timer Lesson", "<span class=\"section-number\">4.1.1.5. </span>USART Functionalities for the STM32F411", "<span class=\"section-number\">4.1.1. </span>Lessons by Adna Njuhovi\u0107", "<span class=\"section-number\">4.1.1.2. </span>MCU (Microcontroller Unit)", "<span class=\"section-number\">4.1.1.1. </span>V Model in Embedded Systems Engineering", "<span class=\"section-number\">4.1.2.4. </span>Clock Initialization", "<span class=\"section-number\">4.1.2.3. </span>GPIO", "<span class=\"section-number\">4.1.2.6. </span>Timer", "<span class=\"section-number\">4.1.2.5. </span>USART", "<span class=\"section-number\">4.1.2. </span>Lessons by Demir Hasi\u010di\u0107", "<span class=\"section-number\">4.1.2.2. </span>STM32F411", "<span class=\"section-number\">4.1.2.1. </span>V-model", "<span class=\"section-number\">4.1.3.4. </span>Clock Initialization Overview", "<span class=\"section-number\">4.1.3.3. </span>GPIO Overview", "<span class=\"section-number\">4.1.3.5. </span>USART Overview", "<span class=\"section-number\">4.1.3. </span>Lessons by Emina Me\u0161i\u0107", "<span class=\"section-number\">4.1.3.2. </span>STM32F411 Overview", "<span class=\"section-number\">4.1.3.6. </span>Timers in STM32", "<span class=\"section-number\">4.1.3.1. </span>V-Model Overview", "<span class=\"section-number\">4.1.4.4. </span>STM32 Clock Initialization", "<span class=\"section-number\">4.1.4.3. </span>GPIO for STM32F411 MCU", "<span class=\"section-number\">4.1.4.2. </span>SMT32F411 Overview", "<span class=\"section-number\">4.1.4.5. </span>Universal Synchronous Asynchronous Receiver Transmitter (USART)", "<span class=\"section-number\">4.1.4. </span>Lessons by Lamija Fati\u0107", "<span class=\"section-number\">4.1.4.6. </span>STM32F411 Timer", "<span class=\"section-number\">4.1.4.1. </span>V-Model in Embedded Engineering", "<span class=\"section-number\">4.1. </span>Lessons written by each intern", "<span class=\"section-number\">4.1.5.3. </span>Clock Initialization on STM32F411", "<span class=\"section-number\">4.1.5.4. </span>GPIO on STM32F411", "<span class=\"section-number\">4.1.5.6. </span>Timer on STM32F411", "<span class=\"section-number\">4.1.5.5. </span>USART on STM32F411", "<span class=\"section-number\">4.1.5. </span>Lessons by Muhibija Kavazovi\u0107", "<span class=\"section-number\">4.1.5.2. </span>STM32F411 Overview", "<span class=\"section-number\">4.1.5.1. </span>V-Model Overview", "<span class=\"section-number\">4.1.6.4. </span>Clock", "<span class=\"section-number\">4.1.6.3. </span>GPIO", "<span class=\"section-number\">4.1.6.2. </span>STM32F411", "<span class=\"section-number\">4.1.6.6. </span>Timer", "<span class=\"section-number\">4.1.6.5. </span>USART", "<span class=\"section-number\">4.1.6.1. </span>V-Model", "<span class=\"section-number\">4.1.6. </span>Lessons by Semin Murti\u0107", "<span class=\"section-number\">4.1.7. </span>Lessons by Tarik Sinanovi\u0107", "<span class=\"section-number\">4. </span>Lessons", "<span class=\"section-number\">5.1.1.1.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.1.1.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.1.1.3. </span>Non-Functional Requirements", "<span class=\"section-number\">5.1.1.1. </span>Requirements for GPIO", "<span class=\"section-number\">5.1.1.2.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.1.2.1. </span>Informational requirements", "<span class=\"section-number\">5.1.1.2.3. </span>Non-functional requirements", "<span class=\"section-number\">5.1.1.2. </span>Requirements for USART", "<span class=\"section-number\">5.1.1. </span>Requirements by Adna Njuhovi\u0107", "<span class=\"section-number\">5.1.2.1. </span>Clock Initialization Requirements", "<span class=\"section-number\">5.1.2.1.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.2.1.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.2.1.3. </span>Non-Functional Requirements", "<span class=\"section-number\">5.1.2.2.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.2.2.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.2.2.3. </span>Non-Functional Requirements", "<span class=\"section-number\">5.1.2.2. </span>Timer Module Requirements", "<span class=\"section-number\">5.1.2. </span>Requirements by Demir Hasi\u010di\u0107", "<span class=\"section-number\">5.1.3.1.2. </span>Functional Requirements for the Clock Initialization Function", "<span class=\"section-number\">5.1.3.1.1. </span>Informational Requirements for Clock Initialization Function", "<span class=\"section-number\">5.1.3.1.3. </span>Non-Functional Requirements for the Clock Initialization Function", "<span class=\"section-number\">5.1.3.1. </span>Clock Initialization Requirements", "<span class=\"section-number\">5.1.3.2.2. </span>Functional Requirements for the Timer Module", "<span class=\"section-number\">5.1.3.2.1. </span>Informational Requirements for the Timer Module", "<span class=\"section-number\">5.1.3.2.3. </span>Non-Functional Requirements for the Timer Module", "<span class=\"section-number\">5.1.3.2. </span>Timer Module Requirements", "<span class=\"section-number\">5.1.3. </span>Requirements by Emina Me\u0161i\u0107", "<span class=\"section-number\">5.1.4.1.2. </span>Functional Requirements", "<span class=\"section-number\">5.1.4.1.1. </span>Informational Requirements", "<span class=\"section-number\">5.1.4.1.3. </span>Non-functional Requirements", "<span class=\"section-number\">5.1.4.1. </span>GPIO Requirements", "<span class=\"section-number\">5.1.4.2.1. </span>Functional Requirements", "<span class=\"section-number\">5.1.4.2.3. </span>Informational Requirements", "<span class=\"section-number\">5.1.4.2.2. </span>Non-functional Requirements", "<span class=\"section-number\">5.1.4.2. </span>USART requirements", "<span class=\"section-number\">5.1.4. </span>Requirements by Lamija Fati\u0107", "<span class=\"section-number\">5.1.5.1.2. </span>Functional requirements", "<span class=\"section-number\">5.1.5.1.1. </span>Informational requirements", "<span class=\"section-number\">5.1.5.1.3. </span>Non-functional requirements", "<span class=\"section-number\">5.1.5.1. </span>ClockInit Requirements", "<span class=\"section-number\">5.1.5.2.2. </span>Functional requirements", "<span class=\"section-number\">5.1.5.2.1. </span>Informational requirements", "<span class=\"section-number\">5.1.5.2.3. </span>Non-functional requirements", "<span class=\"section-number\">5.1.5.2. </span>Timer Module Requirements", "<span class=\"section-number\">5.1.5. </span>Requirements by Muhibija Kavazovi\u0107", "<span class=\"section-number\">5.1. </span>Requirements written by each intern", "<span class=\"section-number\">5.1.6.1. </span>GPIO Requirements", "<span class=\"section-number\">5.1.6.1.2. </span>Functional requirements", "<span class=\"section-number\">5.1.6.1.1. </span>Informational requirements", "<span class=\"section-number\">5.1.6.1.3. </span>Non-Functional requirements", "<span class=\"section-number\">5.1.6.2. </span>USART Requirements", "<span class=\"section-number\">5.1.6.2.2. </span>Functional requirements", "<span class=\"section-number\">5.1.6.2.1. </span>Informational requirements", "<span class=\"section-number\">5.1.6.2.3. </span>Non-Functional requirements", "<span class=\"section-number\">5.1.6. </span>Requirements by Semin Murti\u0107", "<span class=\"section-number\">5.1.7. </span>Requirements by Tarik Sinanovi\u0107", "<span class=\"section-number\">5. </span>Requirements", "<span class=\"section-number\">8. </span>Resources"], "terms": {"introduct": [0, 8, 20, 33, 41, 49], "about": [0, 12, 13, 24, 28, 29, 66], "job": 0, "fundament": [0, 12, 15, 17, 20, 23, 24, 40, 56, 118], "stm32f411": [0, 8, 11, 15, 20, 23, 24, 25, 27, 30, 31, 33, 35, 37, 40, 41, 44, 49, 52, 55, 58, 72, 75, 80, 84, 89, 90, 102, 113, 118], "overview": [0, 1, 8, 9, 20, 33, 41, 42, 44, 49, 58], "The": [0, 1, 8, 10, 11, 12, 13, 15, 16, 17, 19, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 47, 48, 49, 50, 52, 53, 55, 56, 57, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 113, 114, 118], "build": [0, 3, 6, 8, 12, 13, 22, 28, 41, 43], "process": [0, 1, 8, 11, 13, 15, 16, 17, 22, 23, 26, 28, 29, 30, 34, 35, 36, 40, 41, 43, 50, 51, 52, 57, 58, 61, 73, 76, 84, 89, 94, 98, 99, 108, 110, 114], "cmsi": [0, 8, 23, 37, 52], "regist": [0, 8, 16, 18, 19, 20, 21, 26, 28, 33, 35, 41, 42, 47, 49, 55, 58, 61, 62, 65, 66, 71, 72, 74, 75, 79, 80, 81, 83, 84, 88, 89, 92, 93, 97, 101, 102, 103, 108, 109, 112, 113], "definit": [0, 8, 43, 93], "sdlc": [0, 8, 20, 36, 41], "v": [0, 8, 12, 15, 20, 27, 28, 33, 41, 44, 49, 58], "model": [0, 8, 15, 20, 27, 33, 41, 44, 49, 58, 94], "develop": [0, 1, 11, 12, 13, 15, 20, 28, 29, 33, 36, 39, 43, 50, 51, 57, 61, 63, 110], "environ": [0, 12, 13, 17, 22, 29, 38, 40, 43, 50, 63, 99, 118], "setup": [0, 12, 17, 18, 23, 25, 40, 42, 56, 76, 94, 118], "how": [0, 6, 7, 9, 12, 19, 23, 29, 35, 38, 42, 43, 45, 47, 50, 51, 52, 55, 57, 84], "format": [0, 6, 7, 15, 19, 26, 32, 39, 48, 93], "ssd": [0, 6, 7], "window": [0, 4, 6, 7, 12], "linux": [0, 4, 6, 7], "verifi": [0, 1, 6, 13, 22, 36, 40, 51, 57, 71, 79, 92, 94], "instal": [0, 1, 4, 5, 6, 7], "tool": [0, 5, 6, 26, 42, 43, 50], "vscode": [0, 6], "lesson": [0, 23, 25], "written": [0, 29, 40, 56, 60, 74, 84, 93, 100, 101, 102, 104, 105, 117], "each": [0, 1, 9, 10, 12, 13, 17, 19, 21, 22, 23, 24, 26, 29, 31, 35, 36, 38, 39, 40, 42, 43, 46, 51, 53, 54, 55, 57, 60, 61, 62, 75, 84, 88, 89, 94, 102, 108, 109, 110, 114, 117], "intern": [0, 12, 13, 15, 16, 18, 22, 23, 24, 30, 34, 37, 38, 45, 53, 54, 60, 61, 62, 72, 88, 97, 98, 108, 109, 117], "requir": [0, 1, 3, 11, 12, 13, 15, 16, 17, 18, 21, 22, 23, 24, 29, 30, 33, 35, 36, 37, 38, 39, 40, 42, 43, 44, 45, 46, 51, 52, 56, 57], "frequent": [0, 12, 29, 34], "ask": [0, 4, 15], "question": [0, 15, 43], "glossari": 0, "resourc": [0, 15, 43, 85, 110], "gener": [0, 1, 8, 12, 16, 17, 20, 21, 25, 28, 30, 31, 34, 35, 37, 38, 39, 42, 45, 46, 48, 49, 50, 52, 58, 62, 66, 71, 72, 74, 75, 80, 83, 84, 85, 88, 89, 92, 93, 98, 102, 103, 109], "stm32": [0, 6, 15, 21, 25, 26, 28, 33, 34, 41, 44, 46, 49, 50, 52, 53, 54, 63, 81, 84], "refer": [0, 1, 7, 10, 12, 22, 39, 42, 55, 56, 84, 113], "program": [0, 3, 13, 15, 19, 22, 28, 29, 34, 39, 43, 50, 54, 55, 65, 81, 89], "research": 0, "learn": [0, 15], "id": [1, 12, 21], "util": [1, 2, 4, 15, 32, 85], "thi": [1, 2, 3, 7, 8, 9, 11, 12, 13, 15, 17, 18, 19, 20, 22, 23, 24, 25, 26, 28, 29, 30, 35, 36, 38, 39, 40, 42, 43, 44, 45, 46, 48, 51, 52, 53, 55, 56, 60, 75, 80, 84, 98, 99, 100, 102, 104, 105, 106, 113, 117, 118], "project": [1, 8, 11, 13, 15, 21, 22, 29, 36, 43, 44, 52, 57, 60, 105, 106, 110, 117, 118], "both": [1, 12, 13, 17, 19, 22, 26, 31, 32, 34, 36, 38, 40, 42, 43, 54, 55, 56, 62, 66, 84, 88, 89, 92, 93, 112, 113], "i": [1, 2, 4, 7, 8, 9, 10, 11, 12, 13, 15, 16, 20, 21, 22, 23, 24, 26, 28, 29, 30, 32, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 47, 48, 50, 51, 52, 54, 55, 56, 57, 58, 61, 62, 63, 65, 66, 71, 72, 75, 79, 80, 84, 88, 89, 92, 93, 98, 101, 102, 103, 108, 109, 113], "visual": [1, 2, 13, 22, 36, 43], "studio": [1, 2], "code": [1, 2, 6, 8, 9, 11, 15, 20, 25, 28, 29, 34, 36, 39, 41, 47, 51, 58, 79, 81, 101, 108, 109, 110, 118], "To": [1, 2, 4, 5, 6, 7, 12, 15, 16, 17, 21, 23, 26, 30, 31, 32, 37, 38, 42, 46, 52, 55, 84], "eas": 1, "overal": [1, 13, 22, 23, 43, 52, 99], "workflow": 1, "well": [1, 13, 15, 22, 29, 34, 43, 51, 52, 57, 90, 92], "make": [1, 2, 3, 4, 5, 6, 10, 11, 12, 13, 15, 16, 17, 19, 26, 29, 32, 34, 36, 37, 38, 39, 40, 42, 43, 48, 50, 52, 55, 57], "uniform": 1, "certain": [1, 28, 51, 98], "extens": [1, 29, 34, 36, 39, 43, 57], "must": [1, 12, 13, 22, 32, 38, 42, 43, 47, 55, 56, 61, 65, 66, 71, 73, 74, 76, 79, 81, 83, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 102, 108, 110, 112, 113, 114], "first": [1, 2, 9, 12, 13, 22, 28, 31, 38, 39, 40, 46, 53, 56, 90], "creat": [1, 4, 5, 7, 9, 13, 22, 29, 35, 36, 39, 42, 43, 55, 84], "without": [1, 5, 6, 9, 12, 13, 17, 22, 23, 24, 28, 29, 31, 38, 48, 56, 63, 81, 85, 88, 90, 93, 94, 99, 103, 109, 110, 114, 118], "hassl": 1, "which": [1, 9, 11, 12, 13, 16, 19, 22, 23, 24, 26, 28, 29, 34, 35, 36, 37, 38, 40, 42, 43, 46, 50, 52, 53, 55, 56, 57, 80, 84, 89, 93, 113], "follow": [1, 2, 3, 4, 5, 6, 7, 9, 12, 13, 15, 16, 19, 22, 23, 26, 29, 31, 34, 36, 43, 45, 52, 57, 66, 75, 89, 93, 98, 102, 118], "predefin": [1, 55], "templat": 1, "incorpor": [1, 13], "necessari": [1, 6, 12, 16, 22, 40, 42, 43], "inform": [1, 13, 19, 24, 26, 28, 29, 37, 43, 64, 68, 69, 70, 77, 78, 82, 86, 87, 88, 91, 95, 96, 100, 101, 104, 105, 107, 111, 115, 118], "specif": [1, 11, 12, 13, 17, 21, 22, 23, 24, 25, 28, 35, 36, 37, 38, 39, 42, 43, 46, 47, 51, 53, 55, 57, 61, 75, 84, 88, 89, 92, 101, 102, 108, 110, 118], "categori": [1, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 114], "snippet": 1, "ar": [1, 3, 6, 7, 9, 10, 11, 12, 13, 15, 16, 18, 19, 21, 22, 23, 24, 25, 28, 29, 31, 32, 34, 35, 36, 38, 39, 40, 42, 43, 46, 47, 50, 51, 52, 53, 55, 56, 57, 75, 79, 80, 81, 84, 88, 89, 90, 93, 101, 102, 109, 113], "us": [1, 2, 6, 7, 8, 9, 12, 16, 18, 19, 20, 21, 22, 23, 24, 25, 28, 29, 30, 31, 32, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 47, 49, 50, 51, 52, 53, 54, 56, 58, 61, 62, 65, 66, 72, 75, 80, 81, 84, 85, 88, 89, 92, 93, 94, 97, 98, 101, 102, 103, 108, 109, 110, 113, 114, 118], "There": [1, 13], "sever": [1, 9, 12, 13, 17, 19, 22, 26, 34, 35, 40, 42, 45, 53, 55], "differ": [1, 12, 16, 20, 24, 29, 35, 38, 39, 42, 43, 52, 55, 57, 80, 84, 93, 94, 102, 110], "shall": [1, 2, 5, 44, 60, 61, 63, 65, 67, 79, 97, 101, 103, 106, 108, 109, 112, 117], "ad": 1, "have": [1, 15, 17, 21, 38, 43, 84, 90, 102, 112], "straightforward": [1, 36, 38], "wai": [1, 13, 15, 24, 31, 43, 46, 108], "manag": [1, 4, 12, 13, 16, 17, 19, 21, 23, 28, 31, 33, 35, 36, 37, 38, 39, 40, 42, 43, 46, 52, 54, 55, 56, 72, 75, 80, 89, 90, 92, 93, 94, 109], "them": [1, 9, 11, 12, 26, 28, 30, 32, 36, 37, 39, 42, 43, 46, 52, 61, 80, 109], "need": [1, 9, 12, 13, 16, 17, 21, 22, 23, 28, 29, 30, 31, 32, 35, 36, 37, 38, 39, 40, 43, 46, 48, 50, 51, 52, 56, 57, 61, 84, 108, 109, 110, 118], "download": [1, 2, 3, 5, 6], "call": [1, 9, 13, 29, 79], "ha": [1, 10, 12, 13, 17, 22, 23, 28, 31, 34, 35, 36, 37, 40, 42, 43, 52, 53, 55, 56, 57, 62, 80, 84, 89, 93, 109, 113], "zjffun": 1, "snippetsmanag": 1, "when": [1, 3, 4, 7, 8, 9, 10, 12, 17, 22, 24, 29, 31, 35, 36, 38, 39, 40, 42, 43, 46, 50, 53, 55, 56, 61, 63, 65, 67, 72, 75, 76, 80, 88, 89, 93, 98, 99, 101, 103], "you": [1, 4, 7, 12, 15, 17, 35, 38, 43, 52, 55, 118], "enabl": [1, 5, 11, 13, 15, 16, 17, 18, 19, 21, 23, 24, 26, 28, 30, 31, 32, 34, 35, 38, 39, 40, 41, 42, 46, 47, 48, 52, 53, 54, 55, 56, 61, 65, 66, 71, 72, 74, 75, 79, 80, 83, 84, 85, 88, 89, 92, 93, 94, 97, 101, 102, 108, 109, 112, 113], "mention": [1, 51], "can": [1, 7, 12, 13, 16, 17, 21, 23, 24, 28, 29, 31, 35, 36, 38, 39, 40, 42, 43, 45, 46, 52, 53, 54, 55, 56, 57, 75, 80, 84, 89, 93, 98, 102, 109, 113, 118], "click": [1, 4], "squar": 1, "left": [1, 22, 36, 47, 51, 58, 102], "side": [1, 13, 22, 36, 51, 58], "bar": [1, 4], "label": [1, 61, 62, 63, 66, 67, 79, 80, 81, 83, 84, 85, 88, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 114], "an": [1, 3, 7, 9, 10, 11, 12, 13, 15, 16, 20, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 34, 35, 36, 37, 38, 39, 42, 43, 45, 46, 48, 52, 53, 54, 55, 61, 62, 63, 67, 71, 72, 73, 79, 80, 83, 85, 88, 89, 92, 93, 94, 98, 101, 108, 113, 118], "open": [1, 12, 17, 21, 24, 31, 38, 53, 62, 88, 89, 109, 118], "4": [1, 5, 7, 12, 13, 15, 16, 20, 21, 25, 26, 30, 32, 35, 36, 37, 41, 42, 48, 52, 54, 71, 72, 75, 84, 102, 110], "add": [1, 5, 7, 12, 48], "snipet": 1, "relev": [1, 8, 44, 54, 60, 106, 117], "onli": [1, 12, 13, 21, 48, 56, 62, 88, 90], "workspac": 1, "hover": 1, "over": [1, 11, 12, 16, 20, 23, 24, 25, 26, 38, 40, 42, 46, 48, 52, 54, 56, 85, 93, 94, 103], "new": [1, 12, 36, 40, 56, 63, 92], "A": [1, 12, 13, 16, 19, 21, 22, 28, 29, 30, 31, 34, 36, 37, 39, 42, 45, 48, 50, 52, 62, 98, 108, 109, 118], "dropdown": 1, "menu": 1, "provid": [1, 11, 12, 13, 15, 16, 17, 18, 21, 22, 23, 24, 25, 26, 28, 30, 31, 36, 37, 38, 39, 40, 42, 43, 46, 52, 54, 55, 56, 61, 62, 66, 67, 72, 80, 81, 85, 88, 90, 92, 93, 97, 101, 103, 108, 110, 113, 118], "list": [1, 4], "languag": [1, 13, 15, 22], "want": [1, 10, 12, 13, 17, 43, 46, 55], "For": [1, 7, 12, 16, 17, 19, 21, 24, 25, 26, 30, 32, 35, 37, 38, 40, 42, 43, 50, 55, 56, 84, 93, 102, 108, 109], "we": [1, 7, 9, 10, 12, 13, 15, 17, 23, 28, 35, 43, 45, 46, 52], "select": [1, 4, 12, 13, 15, 16, 21, 22, 23, 26, 30, 32, 37, 40, 42, 43, 45, 48, 52, 55, 56, 58, 65, 66, 71, 72, 74, 75, 80, 88, 89, 92, 93, 97, 101], "restructuredtext": 1, "file": [1, 4, 9, 28, 39, 52], "past": 1, "block": [1, 8, 25, 102], "insert": [1, 84], "prefix": 1, "req": 1, "bodi": 1, "1": [1, 5, 7, 12, 13, 16, 18, 19, 20, 23, 24, 25, 26, 28, 30, 31, 32, 34, 35, 36, 37, 38, 40, 41, 42, 45, 47, 48, 52, 53, 54, 55, 58, 62, 63, 65, 67, 71, 72, 74, 75, 76, 79, 81, 84, 85, 88, 90, 93, 94, 97, 98, 101, 102, 103, 110, 113, 118], "2": [1, 7, 12, 13, 16, 19, 20, 21, 23, 25, 26, 28, 30, 32, 34, 35, 36, 38, 40, 41, 42, 45, 48, 49, 50, 52, 54, 56, 65, 67, 71, 72, 73, 74, 75, 79, 81, 84, 90, 93, 97, 98, 102, 113], "3": [1, 5, 7, 11, 12, 13, 18, 19, 20, 21, 23, 25, 26, 28, 34, 35, 36, 38, 39, 40, 42, 46, 47, 48, 50, 54, 55, 67, 75, 79, 84, 90, 93, 99, 102, 110, 114], "req_int3_": 1, "current_seconds_unix": 1, "statu": [1, 12, 23, 28, 32, 39, 40, 54, 56, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 114], "draft": [1, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 114], "date": [1, 92, 94], "releas": [1, 22, 57, 92, 94], "prioriti": [1, 11, 21, 22, 28, 52, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 114], "low": [1, 11, 12, 13, 16, 17, 21, 22, 23, 24, 28, 30, 31, 34, 35, 38, 39, 41, 42, 45, 46, 50, 51, 54, 55, 58, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 93, 94, 98, 99, 102, 108, 109, 110, 112, 113, 114, 118], "submit": [1, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 114], "im": 1, "prezim": 1, "modifi": [1, 12, 17, 38, 46, 84, 108, 110], "function": [1, 9, 12, 13, 18, 20, 21, 22, 23, 24, 25, 26, 28, 29, 31, 32, 33, 34, 36, 38, 39, 40, 41, 44, 45, 49, 51, 52, 54, 57, 58, 62, 64, 68, 69, 70, 72, 75, 77, 78, 82, 84, 86, 87, 89, 91, 93, 95, 96, 98, 100, 102, 104, 105, 107, 109, 111, 113, 115], "safeti": [1, 13, 17, 22, 50, 51, 57, 89], "asil": 1, "verif": [1, 8, 20, 29, 36, 43, 51, 58], "valid": [1, 8, 12, 20, 29, 36, 41, 47, 51, 55, 58, 65, 74, 81, 84, 88, 90, 98, 101, 103, 108], "descript": [1, 37, 52, 58], "5": [1, 7, 12, 13, 20, 31, 32, 35, 36, 41, 42, 63, 67, 76, 85, 90, 94, 99, 103], "custom": [1, 13, 15, 22, 36, 43, 52, 57], "sphinx": 1, "direct": [1, 13, 19, 28, 38, 39, 50, 54, 56, 84, 92, 93, 108, 113], "req_int3_1728980918": 1, "style": [1, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 114], "red_bar": [1, 61, 62, 63, 65, 66, 67, 71, 72, 73, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 114], "minel": 1, "salihag": 1, "step": [1, 2, 3, 4, 12, 13, 16, 22, 26, 29, 32, 33, 35, 36, 37, 41, 42, 43, 54, 58, 76, 85, 108], "configur": [1, 11, 20, 28, 33, 34, 35, 39, 40, 41, 49, 50, 54, 55, 56, 58, 61, 62, 65, 66, 67, 71, 72, 74, 75, 76, 79, 80, 81, 83, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 113, 118], "ssh": [1, 7], "kei": [1, 4, 7, 11, 16, 17, 20, 22, 33, 34, 36, 37, 39, 40, 43, 49, 52, 53, 54, 58, 80, 102, 118], "connect": [1, 12, 17, 31, 32, 34, 37, 38, 40, 46, 57, 58, 72, 80, 88, 94, 109, 113], "your": [1, 2, 4, 6, 15, 38, 42, 43], "github": [1, 3, 42], "account": 1, "seamless": [1, 110], "usag": [1, 12, 17, 19, 20, 23, 34, 37, 38, 43, 46, 52, 54, 110], "updat": [1, 2, 12, 22, 23, 25, 37, 38, 43, 52, 61, 72, 74, 75, 80, 88, 94, 102, 108], "packag": [1, 2, 7, 12, 21, 39], "sure": [1, 2, 4, 12, 13, 42], "up": [1, 2, 5, 6, 9, 10, 11, 12, 16, 17, 21, 23, 24, 25, 28, 30, 31, 33, 34, 35, 38, 39, 40, 42, 43, 45, 46, 47, 49, 50, 52, 54, 56, 61, 62, 67, 72, 79, 80, 84, 88, 89, 90, 93, 94, 97, 102, 108, 109, 110, 113, 114], "run": [1, 4, 9, 12, 16, 21, 22, 23, 25, 34, 39, 52, 54, 55, 72, 76, 84, 98], "sudo": [1, 2, 7], "apt": [1, 2], "get": [1, 2, 12, 37], "next": [1, 2, 4, 7, 12, 13, 22, 38, 40, 56, 84], "command": [1, 2, 3, 4, 7, 9], "after": [1, 4, 9, 13, 22, 29, 30, 40, 47, 53, 56, 80, 81, 92, 94, 98, 101], "correctli": [1, 12, 22, 38, 39, 42, 51, 55, 56, 88, 102, 110], "check": [1, 12, 13, 16, 19, 22, 26, 28, 29, 31, 32, 37, 39, 40, 52, 54, 56, 57, 65, 66, 71, 88, 92, 113], "its": [1, 12, 13, 15, 16, 17, 22, 34, 35, 36, 37, 38, 39, 42, 43, 47, 50, 51, 52, 53, 54, 66, 72, 83, 84, 97, 108, 109], "version": [1, 6, 43], "displai": [1, 4, 37, 39, 88], "user": [1, 13, 16, 17, 22, 29, 36, 37, 43, 51, 53, 57, 61, 73, 88, 92, 94, 101, 103, 108], "now": [1, 3, 13], "name": [1, 2, 13, 36, 52], "email": 1, "These": [1, 9, 12, 13, 17, 21, 24, 28, 37, 39, 40, 42, 43, 53, 56, 84], "associ": [1, 13, 75, 89], "commit": [1, 15, 22], "config": 1, "global": [1, 37], "your_email": 1, "exampl": [1, 3, 9, 13, 16, 20, 21, 23, 33, 35, 38, 41, 49, 53, 56, 58, 102, 118], "com": [1, 3], "secur": [1, 11, 52, 94], "rsa": 1, "encrypt": [1, 94], "keygen": 1, "t": [1, 7, 12, 36, 37, 43], "b": [1, 17, 109], "4096": 1, "c": [1, 5, 9, 12, 15, 19, 25, 28, 34, 52, 63, 67, 90, 99, 103, 109], "prompt": [1, 3, 4, 7], "press": [1, 4, 12, 46, 63], "enter": [1, 3, 4, 28, 88], "accept": [1, 13, 22, 29, 36, 40, 43, 51, 57, 93], "default": [1, 12, 25, 38, 40, 42, 54, 55, 56, 72, 103], "locat": [1, 7, 12, 28, 39, 40, 102], "save": [1, 12, 22, 28, 31, 34, 37, 38, 52, 61, 89], "home": [1, 39], "your_usernam": 1, "id_rsa": [1, 7], "also": [1, 12, 13, 22, 29, 39, 42, 52, 55, 108], "set": [1, 2, 5, 6, 7, 15, 16, 18, 19, 20, 21, 23, 24, 28, 30, 31, 33, 34, 35, 37, 38, 39, 40, 42, 45, 46, 47, 49, 50, 52, 54, 55, 56, 58, 61, 63, 65, 66, 71, 72, 74, 75, 79, 80, 83, 84, 88, 89, 92, 93, 97, 101, 102, 103, 108, 109, 112], "option": [1, 9, 11, 16, 19, 21, 22, 23, 24, 26, 31, 32, 39, 40, 48, 52, 53, 93, 109], "passphras": 1, "copi": [1, 9], "clipboard": 1, "cat": 1, "pub": 1, "entir": [1, 15, 22, 29, 31, 36, 38, 40, 43, 51], "output": [1, 9, 18, 20, 21, 23, 24, 25, 30, 31, 34, 35, 37, 38, 42, 45, 46, 47, 50, 55, 58, 61, 62, 63, 71, 72, 74, 75, 80, 81, 83, 84, 88, 89, 90, 97, 98, 101, 102, 103, 108, 109, 110], "public": 1, "log": [1, 19, 26, 88, 89, 92, 94], "go": [1, 9, 10, 29, 80], "gpg": 1, "give": [1, 30], "titl": 1, "e": [1, 12, 13, 16, 17, 19, 21, 26, 31, 32, 35, 37, 39, 45, 48, 51, 52, 54, 55, 63, 81, 93, 94, 101, 102, 108, 109, 110], "g": [1, 12, 16, 17, 19, 21, 26, 31, 32, 35, 37, 39, 45, 48, 51, 52, 54, 55, 63, 81, 93, 94, 101, 102, 108, 110], "maasu": [1, 6, 14], "test": [1, 13, 15, 22, 29, 36, 43, 51, 57, 118], "work": [1, 12, 13, 15, 22, 23, 29, 36, 43, 51, 52, 57, 102, 110, 118], "should": [1, 9, 13, 16, 31, 38, 42, 43, 51, 81, 85, 89, 102, 110, 113, 114], "receiv": [1, 12, 19, 21, 26, 32, 41, 42, 44, 48, 56, 58, 65, 67, 88, 89, 93, 112], "messag": [1, 19], "confirm": [1, 16, 22, 40, 71, 97], "ve": 1, "successfulli": [1, 56], "authent": 1, "try": 1, "clone": [1, 3], "repositori": [1, 3, 13, 42], "everyth": 1, "from": [1, 2, 7, 12, 13, 18, 20, 22, 28, 29, 31, 33, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 54, 55, 56, 58, 67, 84, 85, 88, 89, 90, 93, 98, 99, 103], "usernam": 1, "If": [1, 7, 9, 10, 12, 17, 40, 43, 46, 47, 48, 53, 55, 56, 79, 102], "complet": [1, 4, 13, 28, 36, 40, 43, 56, 57, 61, 65, 73, 76, 84, 85, 92, 93, 94, 99, 101, 108, 110, 114], "That": 1, "": [1, 7, 9, 12, 13, 16, 22, 23, 24, 25, 28, 29, 30, 31, 32, 35, 36, 38, 39, 40, 42, 43, 45, 46, 47, 51, 52, 53, 54, 55, 57, 74, 75, 80, 81, 84, 92, 93], "readi": [1, 9, 12, 13, 19, 22, 23, 37, 40, 42, 52, 56, 57, 72, 80, 92], "repo": 1, "ubuntu": [2, 4, 7], "system": [2, 4, 7, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 23, 24, 25, 28, 29, 30, 34, 35, 36, 37, 38, 39, 40, 42, 43, 44, 47, 49, 50, 51, 54, 55, 57, 61, 65, 66, 71, 72, 73, 76, 79, 80, 81, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 101, 102, 103, 108, 109, 110, 112, 114, 118], "type": [2, 4, 7, 11, 12, 13, 17, 19, 21, 24, 29, 31, 38, 43, 54, 62, 88, 89, 108, 109], "snap": 2, "classic": 2, "applic": [2, 9, 11, 13, 15, 16, 17, 19, 20, 22, 23, 25, 26, 30, 31, 32, 33, 37, 38, 39, 40, 42, 45, 46, 48, 49, 51, 52, 54, 56, 58, 63, 75, 80, 84, 88, 89, 90, 98, 102, 108], "link": [2, 5, 6, 9, 13, 21, 22, 28, 36, 39], "choos": [2, 4, 12, 19, 37, 43, 45, 47, 56], "o": [2, 12, 34, 39, 50, 58], "onc": [2, 12, 13, 17, 22, 37, 40, 53, 56, 57], "replac": [2, 4, 43], "packagenam": [2, 7], "actual": [2, 12, 13, 22, 23, 26, 29, 36, 43, 51], "dpkg": [2, 7], "execut": [2, 9, 11, 12, 13, 16, 21, 22, 28, 34, 36, 38, 39, 42, 43, 50, 55, 81, 88, 108], "termin": [2, 3, 7, 19, 26, 48], "y": [2, 38, 84], "gcc": [2, 5, 6, 9, 39], "arm": [2, 5, 6, 9, 10, 11, 12, 21, 28, 34, 39, 50, 54], "none": [2, 5, 9, 19, 26, 32, 39, 88], "eabi": [2, 5, 9, 39], "stlink": 2, "git": [2, 3, 5, 6, 7, 43], "dfu": 2, "sourc": [2, 5, 6, 9, 12, 16, 19, 23, 28, 30, 34, 35, 39, 41, 42, 45, 54, 58, 65, 71, 72, 73, 79, 80, 81, 97, 109, 118], "all": [3, 4, 9, 10, 12, 13, 17, 29, 38, 43, 44, 56, 57, 60, 61, 63, 85, 99, 100, 103, 104, 105, 106, 108, 110, 117, 118], "start": [3, 12, 13, 16, 18, 19, 22, 30, 32, 35, 40, 42, 54, 55, 56, 57, 74, 75, 83, 84, 92, 93, 101, 102, 113], "http": 3, "cpq": 3, "bare": 3, "metal": 3, "guid": [3, 6, 7, 12, 15, 22, 25, 118], "cd": 3, "0": [3, 12, 17, 19, 21, 24, 25, 26, 28, 31, 32, 34, 35, 38, 40, 46, 47, 48, 53, 54, 55, 56, 62, 67, 71, 75, 81, 84, 85, 88, 94, 99, 101, 102, 103, 108, 112], "minim": [3, 38, 43, 63, 88, 89, 94, 99, 110], "On": [4, 31, 42, 55], "search": 4, "cmd": 4, "right": [4, 12, 22, 36, 43, 47, 51, 58, 102], "administr": 4, "In": [4, 9, 12, 13, 16, 17, 18, 24, 28, 30, 35, 40, 42, 43, 46, 55, 56, 57, 66, 73, 84, 90, 93, 113], "disk": 4, "diskpart": 4, "avail": [4, 9, 10, 12, 13, 40, 56, 61, 80, 81, 84, 88, 89, 94, 108, 109, 110, 114], "drive": [4, 12, 17, 21, 24, 31, 37, 38, 62, 75, 88, 89, 90], "identifi": [4, 12, 13, 22, 88], "size": [4, 13, 21, 22, 32, 38, 40, 56, 85, 93, 113], "carefulli": [4, 23, 38, 45, 109], "number": [4, 12, 19, 26, 28, 39, 48, 84, 88, 108, 112, 113], "correct": [4, 12, 23, 39, 42, 43, 52, 66, 88, 92, 98, 101, 103, 109], "Be": 4, "cautiou": 4, "wrong": 4, "eras": 4, "clean": 4, "primari": [4, 15, 16, 17, 45, 93, 97], "partit": 4, "ntf": 4, "f": 4, "quick": [4, 16, 17, 52, 88], "restart": [4, 90], "pc": [4, 9], "while": [4, 12, 15, 16, 19, 22, 28, 30, 31, 36, 37, 39, 42, 43, 45, 47, 48, 55, 84, 89, 102], "delet": 4, "multipl": [4, 11, 12, 17, 23, 24, 29, 30, 31, 34, 38, 39, 40, 46, 50, 52, 56, 72, 80, 93, 113], "time": [4, 7, 12, 13, 15, 16, 17, 18, 19, 21, 22, 23, 24, 25, 26, 28, 30, 34, 35, 36, 37, 38, 39, 40, 42, 43, 45, 47, 48, 50, 52, 54, 55, 57, 62, 67, 75, 79, 80, 81, 84, 88, 89, 90, 93, 94, 98, 102, 108, 110], "bio": 4, "look": [4, 10], "boot": [4, 9], "devic": [4, 10, 12, 17, 19, 21, 26, 31, 32, 34, 37, 38, 39, 40, 42, 46, 48, 50, 54, 56, 63, 89, 93, 94, 98, 113], "usb": [4, 12, 16, 21, 28, 34, 39, 54, 109], "contain": [4, 12, 13, 16, 28, 39, 44, 53, 60, 80, 100, 104, 105, 106, 117], "iso": [4, 12], "oper": [4, 11, 12, 13, 16, 17, 21, 23, 24, 25, 28, 31, 34, 35, 37, 38, 39, 40, 42, 43, 45, 46, 47, 48, 50, 52, 54, 55, 56, 61, 62, 63, 65, 67, 71, 72, 73, 75, 76, 79, 80, 81, 84, 85, 88, 89, 90, 92, 93, 94, 97, 98, 99, 102, 103, 108, 109, 110, 113, 114], "destin": 4, "instruct": [5, 7, 9, 11, 12, 16, 21, 28, 31, 34, 39, 50], "10": [5, 12, 16, 21, 24, 30, 37, 38, 39, 48, 52, 53, 79, 85, 90, 99, 109, 110, 114], "2021": 5, "win32": 5, "ex": 5, "path": 5, "variabl": [5, 23, 35, 37, 42, 52, 55, 71, 72, 75, 80, 81, 84], "dure": [5, 12, 13, 21, 22, 28, 34, 35, 39, 40, 52, 55, 56, 63, 67, 75, 84, 85, 88, 89, 90, 93, 94, 99, 102, 109, 113], "folder": 5, "guil": 5, "w32": 5, "bin": 5, "zip": 5, "unpack": 5, "intoo": 5, "mode": [5, 17, 19, 20, 24, 26, 28, 31, 32, 34, 35, 38, 39, 41, 46, 49, 50, 52, 54, 58, 61, 62, 63, 65, 66, 74, 75, 76, 83, 84, 88, 89, 90, 92, 93, 94, 99, 101, 102, 108, 109, 110, 112, 113], "11": [5, 12, 21, 24, 28, 38, 52, 53, 54, 109], "symbol": [5, 57], "support": [5, 11, 12, 13, 16, 19, 21, 22, 24, 26, 32, 33, 38, 40, 42, 48, 50, 52, 54, 56, 61, 62, 63, 65, 66, 67, 72, 75, 80, 81, 84, 85, 88, 89, 90, 92, 93, 94, 97, 102, 103, 108, 110, 113, 114, 118], "alreadi": [5, 10], "microcontrol": [6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 23, 24, 25, 26, 28, 30, 31, 32, 34, 35, 37, 38, 40, 41, 42, 44, 45, 46, 48, 50, 52, 53, 54, 55, 56, 62, 63, 72, 75, 80, 81, 84, 89, 92, 94, 98, 102, 109, 112, 118], "stm32cubeid": [6, 50], "regardless": [6, 22, 61], "compil": [6, 9, 28, 39], "gnu": [6, 118], "autom": [6, 34, 39, 42], "st": [6, 9, 12], "flash": [6, 9, 12, 21, 23, 28, 34, 39, 50, 54], "control": [6, 11, 12, 16, 17, 18, 19, 21, 23, 24, 25, 26, 28, 30, 31, 32, 34, 35, 39, 40, 41, 42, 43, 47, 48, 50, 53, 54, 55, 58, 62, 65, 66, 72, 75, 80, 84, 85, 88, 89, 93, 102, 103, 108, 109, 112, 113], "perform": [6, 11, 12, 13, 16, 21, 22, 23, 28, 30, 34, 38, 39, 40, 43, 45, 50, 52, 54, 56, 62, 72, 80, 88, 89, 94, 98, 99, 102, 103], "prefer": [6, 12, 13, 17, 21, 46], "navig": 6, "page": 6, "lark": 6, "document": [6, 12, 13, 15, 22, 29, 36, 42, 43, 57, 90, 92, 94, 110, 118], "where": [7, 9, 12, 13, 16, 17, 22, 30, 36, 37, 38, 40, 42, 43, 45, 48, 50, 51, 52, 56, 57, 75, 80, 84, 93, 98, 102, 113], "entranc": 7, "offic": 7, "milana": 7, "preloga": 7, "12a": 7, "11th": 7, "floor": 7, "pleas": 7, "see": 7, "pictur": 7, "attach": 7, "below": [7, 9, 28, 35, 67, 90], "further": [7, 13], "clarif": 7, "detail": [7, 9, 12, 13, 15, 22, 29, 36, 41, 42, 43, 51, 55, 57, 66, 118], "tom": 7, "hardwar": [7, 11, 12, 19, 21, 24, 28, 37, 38, 39, 40, 43, 47, 52, 54, 65, 80, 93, 94, 110, 114, 118], "deb": 7, "problem": [7, 13, 29, 51, 57], "clock": [7, 8, 11, 18, 19, 20, 24, 25, 26, 27, 31, 32, 33, 35, 38, 40, 41, 42, 44, 46, 47, 48, 49, 50, 55, 56, 58, 61, 65, 66, 67, 71, 72, 73, 74, 75, 78, 83, 84, 85, 87, 90, 93, 97, 98, 99, 102, 106, 108, 109, 112, 113, 118], "switch": [7, 12, 17, 23, 30, 31, 37, 38, 46, 72, 73, 80, 84, 89, 90], "experienc": [7, 15], "issu": [7, 22, 36, 38, 43, 56, 57, 97], "between": [7, 12, 13, 16, 19, 20, 21, 22, 23, 26, 28, 29, 30, 32, 36, 37, 38, 39, 40, 43, 46, 48, 50, 51, 52, 54, 55, 56, 63, 67, 72, 80, 81, 84, 88, 90, 93, 94, 102, 103, 113], "fix": [7, 22, 29, 35, 72, 94], "timedatectl": 7, "local": 7, "rtc": [7, 12, 16, 21, 23, 30, 34, 37, 52], "ensur": [7, 9, 12, 13, 15, 16, 19, 21, 22, 23, 24, 26, 29, 30, 35, 36, 37, 38, 39, 40, 42, 43, 45, 47, 48, 51, 52, 54, 55, 56, 57, 61, 62, 71, 74, 75, 81, 84, 88, 89, 90, 92, 94, 97, 98, 99, 101, 102, 103, 108, 114], "won": 7, "out": [7, 12, 13, 22, 34, 40, 89, 93], "sync": [7, 23], "knowledg": [8, 15], "elabor": 8, "section": [8, 9, 43, 44, 46, 60, 75, 100, 104, 105, 106, 117], "featur": [8, 11, 13, 19, 21, 28, 33, 40, 41, 42, 43, 48, 49, 58, 75, 84, 89, 93, 94], "diagram": [8, 28, 29, 43], "gpio": [8, 10, 20, 25, 26, 27, 32, 33, 34, 35, 37, 40, 41, 42, 44, 48, 49, 50, 55, 58, 61, 62, 63, 69, 75, 80, 83, 84, 88, 89, 90, 96, 98, 103, 106, 108, 109, 110, 115], "initi": [8, 9, 20, 22, 26, 27, 33, 36, 39, 41, 44, 49, 50, 52, 58, 73, 76, 78, 85, 87, 89, 94, 97, 98, 99, 106, 114], "usart": [8, 20, 21, 27, 28, 31, 33, 34, 38, 39, 41, 44, 49, 50, 58, 65, 66, 67, 69, 92, 93, 94, 96, 103, 106, 112, 113, 114, 115], "timer": [8, 16, 20, 21, 23, 24, 27, 28, 30, 33, 37, 39, 41, 44, 45, 49, 50, 52, 58, 74, 75, 76, 78, 87, 89, 101, 102, 103, 105, 106, 108], "design": [8, 11, 15, 17, 18, 21, 22, 23, 24, 28, 29, 34, 36, 38, 39, 43, 50, 51, 52, 57, 62, 80, 84, 93, 102], "phase": [8, 12, 16, 20, 23, 29, 30, 33, 34, 41, 48, 49, 52, 57, 65, 72, 80, 93, 98, 99], "import": [8, 20, 23, 36, 37, 40, 43, 51, 52, 58, 102], "principl": [8, 15, 20, 49], "advantag": [8, 15, 20, 33, 42, 43, 49, 52], "disadvantag": [8, 20, 33], "conclus": [8, 20, 29, 33, 49], "befor": [9, 12, 13, 16, 22, 30, 40, 42, 43, 56, 61, 65, 80, 92, 93, 98, 102, 108, 112], "dive": 9, "let": [9, 12], "review": [9, 13, 22, 57], "turn": [9, 12, 17, 28, 32, 38, 46, 61], "machin": [9, 39], "upload": [9, 28, 39], "figur": [9, 28], "show": [9, 28, 29], "simplifi": [9, 12, 28, 36, 48], "our": [9, 11, 15, 21], "pass": [9, 19, 28, 101], "cross": [9, 13, 22], "individu": [9, 12, 17, 21, 22, 24, 28, 29, 43, 46, 51, 53, 54, 57, 61, 89, 108], "object": [9, 22, 25, 28, 36, 39, 43], "togeth": [9, 22, 28, 29, 36, 51, 57, 84], "linker": [9, 28, 39, 118], "form": [9, 22, 28], "programm": [9, 16, 28, 39, 52], "bit": [9, 11, 12, 16, 19, 20, 21, 23, 24, 25, 26, 28, 30, 31, 32, 34, 35, 37, 38, 39, 40, 42, 46, 47, 48, 50, 54, 55, 56, 61, 65, 66, 71, 72, 73, 74, 75, 79, 80, 81, 83, 84, 85, 88, 89, 92, 93, 94, 97, 101, 102, 108, 112, 113], "more": [9, 10, 12, 13, 17, 19, 22, 31, 32, 36, 38, 39, 40, 46, 50, 51, 52, 54, 55, 56, 63, 67, 76, 81, 90, 93, 99, 103, 110, 113, 114, 118], "concret": 9, "script": [9, 39, 118], "linker_script": 9, "ld": 9, "startup": [9, 23, 37, 39, 52, 97], "main": [9, 12, 16, 29, 34, 36, 37, 39, 40, 42, 43, 52, 54, 80, 84, 89, 98], "along": [9, 46], "tell": 9, "place": [9, 13, 22, 39, 40], "memori": [9, 10, 11, 12, 19, 21, 23, 28, 34, 39, 43, 50, 54, 56, 72, 80, 81, 92, 93, 110, 113, 114, 118], "final": [9, 13, 18, 22, 23, 28, 30, 35, 36, 39, 72, 98], "binari": 9, "blink": 9, "elf": [9, 39], "practic": [9, 20, 22, 23, 32, 38, 40, 43, 49], "invok": 9, "separ": [9, 66, 108], "sinc": [9, 12, 13, 35, 36, 43, 55, 56], "pre": 9, "handl": [9, 11, 12, 13, 16, 19, 21, 34, 35, 38, 39, 40, 42, 43, 50, 52, 79, 89, 90, 92, 94, 97, 102, 108, 110, 114, 118], "just": [9, 40], "interest": 9, "ani": [9, 12, 13, 22, 29, 38, 42, 43, 51, 61, 76, 88, 90, 108, 110], "intermedi": [9, 16, 97, 98], "line": [9, 12, 28, 31, 34, 39, 40, 48, 66, 93], "return": [9, 79, 101, 108], "wl": 9, "map": [9, 12, 13, 22, 25, 26, 42, 55, 75, 88, 90, 92, 93, 102, 109, 110], "filenam": 9, "target": [9, 12, 16, 30, 37, 39, 75, 98], "host": [9, 12, 34], "commun": [9, 13, 16, 20, 21, 22, 23, 24, 28, 32, 34, 36, 39, 40, 43, 45, 46, 49, 50, 52, 54, 58, 62, 65, 66, 67, 75, 81, 88, 89, 92, 93, 94, 102, 109, 113], "through": [9, 12, 13, 19, 28, 38, 40, 53, 54, 55, 56, 65, 66, 72, 73, 90, 92, 93, 94, 109, 113], "openocd": 9, "store": [9, 28, 39, 40, 50, 84], "non": [9, 13, 22, 39, 64, 68, 69, 70, 77, 78, 82, 86, 87, 91, 95, 96, 100, 104, 105, 107, 109, 111, 115], "volatil": [9, 39], "specifi": [9, 12, 13, 22, 36, 38, 42, 43, 47, 54, 57, 84, 88, 101, 102, 103, 108], "data": [9, 11, 13, 16, 20, 21, 22, 24, 26, 28, 32, 33, 34, 36, 38, 39, 40, 43, 46, 48, 50, 52, 54, 58, 65, 66, 67, 80, 88, 89, 92, 93, 94, 98, 108, 113, 114, 118], "sram": [9, 12, 21, 34, 50, 54], "uniniti": 9, "bss": 9, "fill": 9, "zero": [9, 12, 28, 42, 47], "Then": 9, "access": [10, 11, 15, 19, 21, 23, 28, 34, 36, 38, 39, 50, 54, 56, 92, 93, 109, 113], "had": 10, "manual": [10, 12, 118], "address": [10, 22, 81, 93], "defin": [10, 12, 13, 16, 18, 21, 22, 24, 29, 32, 35, 36, 38, 42, 43, 47, 48, 51, 53, 55, 57, 61, 74, 84, 101, 102, 108], "do": [10, 13, 29, 43, 52, 80], "everi": [10, 13, 22, 36, 39, 43, 51, 55], "singl": [10, 11, 12, 19, 21, 29, 39, 40, 56, 80, 84, 89, 93, 113], "peripher": [10, 11, 12, 16, 17, 18, 19, 21, 23, 24, 25, 26, 28, 30, 31, 32, 33, 38, 39, 40, 41, 45, 46, 47, 48, 50, 52, 54, 56, 72, 73, 75, 80, 81, 88, 89, 90, 92, 93, 98, 101, 102, 103, 109, 110, 113, 118], "would": [10, 17], "probabl": [10, 13], "insan": 10, "luckili": 10, "someon": 10, "done": [10, 11, 12, 13, 29, 40, 55, 56, 84], "legwork": 10, "u": 10, "collect": [10, 22, 57, 118], "compon": [10, 12, 13, 16, 19, 21, 22, 24, 26, 28, 29, 30, 35, 36, 37, 38, 39, 42, 43, 45, 50, 51, 52, 57, 84, 88, 89], "cortex": [10, 11, 12, 21, 23, 28, 34, 37, 39, 50, 54], "base": [10, 11, 12, 13, 15, 17, 19, 21, 22, 23, 25, 26, 28, 29, 31, 35, 36, 37, 38, 39, 40, 42, 43, 45, 47, 50, 52, 55, 56, 61, 65, 66, 71, 74, 75, 84, 92, 93, 101, 102, 109], "includ": [10, 11, 12, 13, 15, 16, 18, 19, 21, 22, 24, 25, 26, 28, 30, 34, 35, 36, 38, 39, 40, 42, 43, 45, 48, 50, 53, 54, 55, 56, 63, 66, 72, 75, 76, 84, 89, 92, 93, 94, 97, 102, 103, 108, 113], "api": 10, "core": [10, 11, 12, 21, 28, 32, 33, 37, 39, 45, 50, 54, 72, 75, 98], "dsp": [10, 11, 12, 21, 28, 34, 39, 50], "librari": [10, 23, 37, 50, 52], "rto": 10, "abstract": [10, 37, 52], "layer": 10, "stm32f4": 10, "cover": [10, 12, 23, 25, 94, 118], "made": [10, 13], "stmicroelectron": [10, 39], "mcu": [11, 12, 15, 20, 40, 41, 44, 58, 90], "unit": [11, 12, 13, 15, 20, 22, 28, 29, 34, 36, 41, 43, 44, 50, 51, 57], "embed": [11, 12, 15, 19, 20, 24, 25, 26, 29, 34, 38, 39, 40, 41, 42, 44, 50, 52, 118], "integr": [11, 12, 13, 21, 22, 29, 34, 36, 39, 40, 43, 51, 52, 57, 65, 89, 93, 94], "processor": [11, 21, 28, 34, 39, 50, 72, 80, 93], "chip": [11, 12, 15, 21, 24, 34, 38, 39], "m4": [11, 12, 21, 28, 34, 39, 50, 54], "architectur": [11, 13, 21, 22, 28, 29, 36, 39, 43, 51, 57, 98], "hold": [11, 12, 21, 28, 40, 53, 54, 56], "32": [11, 12, 16, 17, 21, 23, 28, 30, 34, 37, 38, 39, 50, 52], "here": [11, 12, 16, 17, 23, 32, 37, 45, 52, 53], "some": [11, 12, 28, 39, 109], "armv7": [11, 21, 28, 39], "m": [11, 21, 28, 39, 63, 65, 67, 72, 79, 81, 85, 94], "offer": [11, 12, 13, 15, 16, 18, 21, 28, 34, 37, 39, 40, 42, 50, 52, 72], "high": [11, 12, 13, 16, 17, 18, 21, 22, 23, 24, 28, 29, 30, 31, 34, 35, 36, 38, 39, 40, 41, 42, 43, 45, 46, 47, 48, 50, 51, 54, 55, 58, 61, 62, 63, 72, 75, 80, 84, 88, 89, 90, 92, 93, 94, 97, 98, 109, 114], "stage": [11, 13, 15, 21, 22, 29, 36, 39, 41, 51, 57], "fetch": [11, 21, 88], "decod": [11, 21], "pipelin": [11, 21], "allow": [11, 12, 15, 16, 17, 18, 19, 21, 22, 23, 24, 28, 29, 30, 31, 32, 35, 36, 37, 38, 39, 40, 42, 43, 45, 46, 50, 52, 53, 54, 55, 56, 61, 65, 72, 75, 79, 80, 83, 85, 88, 89, 90, 92, 93, 94, 97, 102, 103, 108, 109, 110, 118], "effici": [11, 12, 13, 16, 17, 18, 21, 22, 23, 24, 26, 28, 30, 31, 32, 34, 37, 38, 39, 40, 43, 45, 50, 52, 54, 56, 89, 93, 99, 114], "faster": [11, 12, 16, 19, 26, 28, 32, 37, 39, 42, 46, 52, 56, 93, 113], "digit": [11, 12, 21, 28, 31, 34, 38, 39, 46, 50, 54, 89], "signal": [11, 12, 16, 17, 19, 20, 21, 24, 25, 28, 30, 31, 34, 35, 37, 38, 39, 40, 42, 46, 48, 49, 50, 52, 54, 55, 56, 61, 62, 63, 71, 74, 75, 84, 85, 88, 89, 90, 93, 101, 102, 103, 109, 113], "capabl": [11, 21, 24, 30, 33, 39, 42, 50, 52, 93, 110], "cycl": [11, 13, 18, 21, 22, 35, 36, 42, 43, 47, 54, 56, 58, 74, 75, 81, 84, 85, 88, 90, 101, 102, 103, 113], "multipli": [11, 12, 16, 21, 23, 30, 37, 45, 52, 54, 71, 72, 80, 97, 98], "accumul": [11, 21], "mac": [11, 21], "addit": [11, 32, 41, 48, 56, 81, 94, 113], "essenti": [11, 12, 13, 16, 17, 18, 21, 22, 23, 24, 26, 37, 38, 39, 40, 42, 43, 45, 47, 52, 54, 56, 93, 118], "suitabl": [11, 13, 16, 17, 18, 23, 29, 30, 34, 36, 37, 38, 43, 45, 48, 50, 51, 52, 56, 57, 62], "float": [11, 12, 17, 21, 24, 28, 31, 34, 38, 39, 50, 88, 89], "point": [11, 12, 13, 21, 22, 28, 34, 36, 39, 50], "fpu": [11, 12, 21, 28, 34, 39, 50, 54], "come": [11, 39], "benefici": [11, 13, 43, 52], "involv": [11, 12, 13, 16, 22, 28, 30, 31, 36, 39, 43, 45, 56, 89], "complex": [11, 13, 22, 29, 34, 39, 51, 52, 57, 84], "mathemat": [11, 43], "calcul": [11, 12, 19, 23, 25, 26, 35, 37, 39, 40, 42, 47, 48, 52, 58, 71, 72, 74, 83, 84, 85, 92, 98, 101, 102], "protect": [11, 12, 21, 52, 94, 109], "mpu": [11, 21], "enhanc": [11, 13, 15, 32, 34, 36, 40, 43, 52, 93], "reliabl": [11, 12, 13, 16, 19, 21, 22, 26, 34, 36, 40, 43, 52, 54, 56, 63, 67, 81, 90, 93, 94, 99, 114], "prevent": [11, 12, 13, 24, 31, 35, 38, 46, 74, 75, 84, 88, 89, 94], "unauthor": [11, 94], "region": 11, "nest": [11, 21], "vector": [11, 21, 28], "interrupt": [11, 12, 17, 18, 21, 28, 35, 38, 40, 42, 48, 55, 61, 63, 65, 66, 67, 80, 88, 89, 90, 93, 94, 103, 118], "nvic": [11, 21], "240": [11, 21], "level": [11, 12, 13, 17, 21, 22, 23, 24, 28, 36, 38, 39, 43, 46, 51, 89, 90, 93, 109, 110, 114, 118], "precis": [11, 12, 13, 16, 17, 18, 21, 23, 25, 30, 34, 35, 37, 38, 40, 42, 45, 47, 48, 50, 52, 54, 55, 56, 72, 80, 84, 85, 88, 98, 99, 102, 103, 113], "debug": [11, 12, 19, 21, 26, 33, 40, 43, 48, 88, 89, 92, 110, 118], "trace": [11, 12, 13, 21, 34], "optim": [11, 12, 13, 16, 20, 22, 23, 30, 34, 37, 38, 39, 40, 43, 45, 52, 54, 94, 98, 114], "power": [11, 12, 16, 21, 23, 28, 31, 33, 35, 37, 38, 39, 42, 45, 50, 52, 54, 61, 62, 63, 67, 76, 81, 88, 89, 90, 93, 94, 98, 99], "consumpt": [11, 12, 21, 28, 34, 37, 38, 39, 45, 50, 52, 54, 62, 63, 67, 85, 88, 89, 93, 94, 99], "batteri": [11, 39, 50, 52, 63], "energi": [11, 23, 28, 30, 37, 39, 50, 52, 94, 99], "part": [12, 15, 21, 23, 28, 29, 34, 37, 39, 52, 57, 80, 99, 118], "dynam": [12, 13, 21, 22, 28, 34, 39, 72, 90], "repres": [12, 13, 36, 37, 38, 40, 51, 55, 56, 57, 84], "entri": [12, 28, 39], "f4": [12, 28, 39], "seri": [12, 15, 21, 25, 28, 39, 52, 81, 118], "balanc": [12, 15, 16, 21, 28, 34, 39, 42, 45, 50, 52, 54, 62, 88], "combin": [12, 43, 50], "thei": [12, 13, 17, 28, 35, 39, 43, 55, 84], "rich": [12, 34, 39, 50], "compact": [12, 21, 39], "x": [12, 21, 39, 84], "mm": [12, 21, 39], "100": [12, 18, 20, 21, 25, 28, 33, 34, 35, 37, 39, 49, 50, 54, 55, 58, 71, 72, 75, 76, 80, 81, 84, 94, 97, 101, 102, 103], "mhz": [12, 18, 20, 21, 25, 26, 28, 32, 33, 34, 35, 37, 39, 47, 48, 49, 50, 54, 55, 58, 67, 71, 72, 75, 76, 80, 81, 84, 85, 97, 98, 102, 110], "achiev": [12, 16, 23, 30, 37, 45, 52, 62, 71, 75, 97, 98, 102], "exception": 12, "stop": [12, 19, 21, 25, 26, 32, 34, 39, 40, 48, 50, 52, 54, 56, 65, 75, 84, 93, 101, 102, 112, 113], "batch": [12, 28, 34, 39], "acquisit": [12, 28, 34, 39], "bam": [12, 28, 34, 39], "exchang": [12, 13, 19, 26, 28, 34, 40, 48, 56, 94], "keep": [12, 23, 36, 43, 57, 102, 109], "cpu": [12, 16, 21, 28, 31, 39, 50, 80, 85, 93], "other": [12, 13, 15, 17, 19, 21, 22, 24, 26, 28, 36, 38, 39, 40, 43, 48, 50, 52, 55, 56, 75, 81, 84, 94, 98, 103, 110, 118], "state": [12, 13, 17, 21, 23, 24, 28, 31, 38, 39, 42, 46, 53, 54, 55, 61, 62, 63, 88, 89, 90, 94, 103, 108, 109], "art": [12, 21, 28, 39, 54], "patent": 12, "technologi": 12, "voltag": [12, 23, 28, 34, 42, 50, 54, 89, 90, 99, 109], "7": [12, 15, 24, 28, 48, 52, 53, 75, 93, 94, 108, 112], "6": [12, 28, 30, 35, 47, 81, 109], "temperatur": [12, 28, 34, 63, 67, 90, 99, 103], "rang": [12, 16, 28, 30, 35, 39, 40, 42, 47, 50, 52, 54, 55, 63, 67, 72, 74, 84, 85, 89, 90, 98, 99, 101, 103], "40": [12, 28, 34, 63, 67, 90, 103], "85": [12, 28, 63, 67, 90, 103], "105": [12, 28], "125": [12, 28, 34, 39], "adapt": [12, 13, 22, 28, 36, 39, 43, 48, 52, 94], "real": [12, 13, 16, 17, 19, 21, 22, 23, 24, 26, 28, 30, 34, 37, 38, 39, 42, 43, 50, 52, 88, 89, 90, 94], "acceler": [12, 21, 28, 39, 54], "wait": [12, 16, 19, 23, 37, 54, 56, 81, 92, 97], "dmip": [12, 39], "25": [12, 20, 25, 28, 33, 35, 37, 42, 45, 58, 71, 80, 97, 102], "dhryston": 12, "512": [12, 21, 28, 34, 39, 54], "kbyte": 12, "128": [12, 21, 28, 34, 39, 54], "reset": [12, 16, 20, 21, 23, 24, 25, 30, 31, 37, 38, 42, 46, 54, 55, 58, 72, 75, 80, 88, 89, 90, 102, 103, 108, 109], "suppli": [12, 81, 99], "wide": [12, 15, 34, 39, 42, 48, 50, 90], "por": 12, "down": [12, 16, 17, 21, 23, 24, 25, 29, 31, 35, 36, 38, 42, 45, 46, 51, 54, 55, 57, 61, 62, 84, 88, 89, 97, 108, 109], "pdr": 12, "detector": 12, "pvd": 12, "brown": 12, "bor": 12, "26": [12, 72], "crystal": [12, 16, 30, 37, 45, 52, 80, 98], "oscil": [12, 16, 30, 34, 37, 45, 71, 72, 73, 80, 89, 97, 98], "16": [12, 16, 17, 21, 23, 24, 26, 28, 30, 31, 32, 34, 35, 37, 38, 39, 40, 46, 47, 48, 50, 53, 54, 55, 72, 74, 75, 81, 84, 85, 89, 102, 109, 110], "factori": 12, "trim": [12, 52], "rc": [12, 16, 30, 37, 52], "khz": [12, 16, 18, 23, 25, 30, 35, 37, 42, 47, 52, 58, 102, 103], "calibr": [12, 52], "\u03bca": [12, 21, 39, 54], "off": [12, 17, 31, 32, 38, 46, 61], "fast": [12, 21, 23, 24, 30, 34, 37, 38, 39, 52, 54, 56, 80], "wakeup": [12, 93], "42": [12, 54, 98], "typic": [12, 16, 23, 30, 34, 37, 39, 45, 46, 50, 52, 72, 81, 84, 89, 90, 93, 98], "65": 12, "max": [12, 47, 55, 84], "deep": [12, 15, 21, 54], "slow": [12, 29, 36, 55, 57], "9": [12, 19, 21, 32, 40, 46, 48, 54, 56, 65, 66, 92, 93, 113], "28": 12, "standbi": [12, 34, 52, 54, 90], "8": [12, 16, 19, 23, 24, 26, 30, 32, 34, 37, 40, 48, 52, 53, 54, 56, 65, 66, 75, 85, 90, 92, 93, 113], "vbat": 12, "analog": [12, 17, 21, 24, 28, 31, 34, 38, 39, 46, 50, 53, 54, 61, 75, 88, 89, 108, 109], "1x12": [12, 28], "msp": [12, 21, 39], "d": [12, 21, 28, 109], "convert": [12, 21, 28, 34, 39, 46, 50, 89], "channel": [12, 18, 19, 21, 25, 28, 34, 35, 42, 47, 54, 55, 74, 75, 83, 84, 94, 101, 102], "dma": [12, 19, 21, 28, 37, 39, 40, 48, 50, 56, 65, 80, 92, 93], "purpos": [12, 17, 21, 23, 24, 28, 31, 34, 38, 39, 43, 46, 50, 52, 55, 58, 62, 75, 84, 88], "stream": 12, "fifo": [12, 21, 93], "burst": 12, "six": [12, 28], "two": [12, 13, 17, 24, 28, 38, 43, 46, 48, 56, 62, 75, 84, 89, 93, 113], "four": [12, 61, 84, 102, 108], "ic": 12, "oc": 12, "puls": [12, 18, 21, 25, 33, 34, 41, 47, 58, 75, 84, 102], "counter": [12, 18, 28, 42, 55, 74, 75, 84, 101, 102, 103], "quadratur": 12, "increment": [12, 43, 75], "encod": [12, 18], "input": [12, 13, 17, 18, 20, 21, 23, 24, 31, 33, 34, 37, 38, 42, 45, 46, 47, 50, 58, 61, 62, 63, 71, 72, 74, 75, 80, 84, 88, 89, 90, 97, 98, 102, 108, 109], "watchdog": [12, 16, 30, 34, 37, 52, 54], "independ": [12, 17, 30, 31, 36, 40, 43, 48, 52, 102, 108], "systick": [12, 54], "wire": [12, 21, 34, 38, 40, 56, 93, 113], "swd": [12, 21, 34], "jtag": [12, 21, 34], "interfac": [12, 13, 17, 21, 23, 24, 28, 33, 37, 38, 39, 40, 50, 52, 54, 58, 80, 88, 89, 90, 92, 98, 109], "macrocel": [12, 34], "etm": [12, 21, 34], "port": [12, 21, 31, 32, 37, 38, 39, 40, 56, 58, 61, 89, 94, 108, 109, 110], "81": [12, 34], "78": 12, "77": 12, "toler": [12, 34, 67, 90, 94], "13": [12, 21, 114], "i2c": [12, 17, 21, 24, 34, 38, 39, 45, 46, 50, 54, 80, 88, 89, 90, 109, 110], "smbu": 12, "pmbu": 12, "12": [12, 16, 21, 34, 39, 42, 54, 85, 92, 94], "mbit": 12, "7816": 12, "lin": [12, 65], "irda": 12, "modem": 12, "spi": [12, 17, 21, 24, 28, 31, 34, 38, 39, 45, 46, 50, 54, 80, 88, 89, 90, 93, 98, 102, 109, 110], "i2ss": 12, "50": [12, 16, 18, 25, 26, 30, 35, 37, 42, 47, 50, 52, 55, 67, 71, 72, 75, 76, 80, 81, 84, 94, 99, 103], "spi2": 12, "spi3": 12, "mux": 12, "full": [12, 16, 28, 34, 57, 66, 84, 90, 93], "duplex": [12, 28, 40, 56, 66, 92, 93, 113], "i2": 12, "audio": [12, 18, 28, 34, 35, 39, 42, 50], "class": 12, "accuraci": [12, 16, 21, 23, 34, 37, 40, 52, 54, 56, 90, 93, 99, 108, 113], "via": [12, 17, 19, 46, 48, 56, 61, 65, 80, 89], "extern": [12, 13, 16, 17, 18, 19, 21, 22, 23, 24, 26, 30, 31, 34, 35, 37, 38, 42, 45, 46, 48, 50, 54, 55, 62, 72, 80, 88, 89, 93, 94, 97, 98], "sdio": [12, 28], "sd": 12, "mmc": 12, "emmc": 12, "speed": [12, 16, 17, 18, 21, 23, 24, 28, 30, 31, 32, 34, 35, 38, 39, 40, 41, 42, 45, 48, 50, 54, 55, 56, 58, 61, 62, 72, 75, 80, 88, 89, 90, 93, 97, 98, 102, 108, 109, 110, 113], "otg": [12, 28], "phy": [12, 34], "crc": [12, 21, 28, 37, 39], "96": [12, 21], "uniqu": [12, 13, 15, 21, 42], "subsecond": [12, 21], "calendar": [12, 21, 52], "complianc": 12, "ecopack2": [12, 21], "compliant": [12, 21], "pin": [12, 17, 18, 21, 24, 25, 26, 31, 32, 34, 35, 38, 40, 42, 46, 48, 50, 53, 54, 55, 56, 61, 62, 63, 75, 83, 84, 88, 89, 90, 92, 93, 102, 108, 109, 110, 112, 113, 114, 118], "critic": [12, 13, 15, 16, 22, 30, 37, 38, 40, 42, 43, 45, 50, 51, 52, 57, 62, 88, 90, 99, 113], "act": [12, 21, 31], "either": [12, 17, 21, 31, 35, 40, 42, 46, 55, 61, 84, 88, 92, 93], "send": [12, 20, 21, 26, 31, 40, 48, 56, 65, 88, 92, 93, 113], "interact": [12, 21, 22, 24, 29, 38, 39, 43, 51, 57, 88], "sensor": [12, 17, 19, 21, 24, 26, 31, 32, 34, 38, 39, 40, 46, 48, 50, 56, 63, 89, 90, 94], "led": [12, 18, 20, 21, 24, 31, 35, 38, 42, 47, 54, 55, 62, 89, 102], "motor": [12, 16, 18, 21, 31, 34, 35, 38, 39, 42, 47, 50, 52, 54, 55, 84, 89, 102], "versatil": [12, 18, 19, 24, 25, 26, 30, 32, 34, 35, 38, 39, 40, 42, 47, 50, 84], "mean": [12, 17, 19, 35, 46, 55, 56, 84, 113], "serv": [12, 24, 72], "variou": [12, 15, 16, 17, 22, 24, 26, 28, 30, 32, 34, 36, 37, 38, 39, 40, 42, 43, 45, 46, 48, 52, 55, 56, 72, 80], "role": [12, 22, 23, 24, 46], "often": [12, 13, 16, 23, 29, 30, 34, 37, 40, 43, 45, 46, 51, 52, 55, 80], "simultan": [12, 17, 24, 46, 66, 84, 93, 102, 103], "within": [12, 15, 22, 23, 28, 35, 39, 42, 43, 47, 55, 63, 67, 73, 74, 76, 79, 81, 84, 90, 94, 97, 98, 99, 103, 110, 114], "foundat": [12, 22, 39], "skill": [12, 15], "own": [12, 22, 36], "By": [12, 13, 23, 26, 28, 35, 38, 42, 45, 52], "behavior": [12, 17, 24, 28, 38, 46, 52, 74, 75, 81, 84, 89], "group": [12, 29, 44, 60, 106, 117], "moder": [12, 17, 21, 24, 25, 26, 39, 46, 48, 54, 61, 62, 108, 109], "altern": [12, 17, 21, 24, 25, 26, 31, 32, 34, 35, 38, 40, 42, 46, 48, 54, 55, 56, 58, 61, 75, 83, 84, 88, 89, 90, 92, 93, 108, 109, 110, 112], "per": [12, 15, 19, 26, 32, 35, 40, 42, 55, 56, 84, 90, 93, 99, 110, 113], "pair": [12, 22, 23, 29, 36, 53, 57], "one": [12, 13, 17, 19, 31, 35, 38, 40, 46, 47, 55, 56, 61, 75, 84, 89, 93, 102, 108, 113], "00": [12, 21, 24, 37, 38, 52, 53, 97, 109], "01": [12, 21, 24, 37, 38, 52, 53, 81, 109], "pupdr": [12, 21, 24, 46, 54, 62, 108, 109], "pull": [12, 17, 21, 24, 31, 38, 46, 54, 61, 62, 88, 89, 108, 109], "whether": [12, 13, 28, 43, 61, 80, 84], "resistor": [12, 17, 21, 24, 31, 38, 46, 53, 54, 61, 62, 88, 89, 108, 109], "neither": 12, "No": [12, 19, 22, 24, 25, 31, 32, 38, 43, 53, 56], "otyp": [12, 21, 24, 54, 108, 109], "push": [12, 17, 21, 24, 31, 38, 53, 54, 62, 88, 89, 108, 109], "drain": [12, 17, 21, 24, 31, 38, 53, 62, 88, 89, 109], "affect": [12, 17, 23, 24, 31, 35, 38, 99], "load": [12, 42, 50, 90, 93], "activ": [12, 13, 15, 16, 19, 23, 24, 31, 32, 35, 36, 37, 38, 39, 40, 42, 43, 52, 55, 56, 71, 72, 75, 80, 84, 89, 93, 101, 102, 103], "logic": [12, 24, 28, 38, 39, 43, 62, 63, 88, 89, 90, 110, 114], "ospeedr": [12, 21, 24, 54, 61, 108, 109], "medium": [12, 17, 21, 24, 31, 38, 53, 61, 62, 88, 89, 90, 92, 93, 94, 97, 99, 101, 103, 109, 113], "strength": [12, 38, 43, 90], "higher": [12, 16, 19, 23, 26, 30, 34, 35, 37, 40, 42, 45, 52, 72, 80, 98], "deal": [12, 17, 36], "transfer": [12, 19, 28, 32, 39, 40, 50, 56, 80, 92, 93, 94, 98, 114], "increas": [12, 26, 30, 37, 42, 47, 55, 94], "electromagnet": [12, 63], "interfer": [12, 46, 63], "afr": [12, 21, 24, 25, 26, 48, 54, 109], "split": [12, 34, 46], "afrl": [12, 24, 53, 74, 75, 108], "afrh": [12, 24, 74, 75, 89], "15": [12, 24, 53, 75, 102], "alloc": [12, 38, 39], "idr": [12, 21, 24, 54], "read": [12, 17, 21, 23, 24, 31, 38, 40, 46, 48, 53, 54, 56, 61, 71, 72, 88, 89, 92, 93], "current": [12, 17, 21, 23, 28, 31, 37, 39, 52, 61, 62, 72, 80, 89, 90, 109, 118], "odr": [12, 20, 21, 24, 33, 38, 46, 54, 108, 109], "directli": [12, 13, 17, 22, 23, 28, 31, 36, 38, 43, 47, 89, 102, 108], "write": [12, 13, 17, 19, 22, 24, 25, 28, 31, 35, 38, 40, 43, 46, 48, 53, 54, 55, 83, 88, 89], "valu": [12, 18, 19, 23, 25, 26, 28, 31, 32, 35, 37, 38, 40, 42, 43, 47, 48, 52, 53, 55, 56, 74, 75, 79, 81, 83, 84, 85, 88, 89, 93, 101, 102, 103, 108, 112, 113], "chang": [12, 13, 17, 28, 29, 35, 36, 38, 43, 46, 52, 53, 57, 63, 81, 88, 89, 90, 102, 108, 110, 113], "correspond": [12, 13, 17, 22, 24, 29, 36, 38, 42, 43, 46, 51, 53, 55, 56, 57, 61, 84, 88, 108], "bsrr": [12, 20, 21, 24, 33, 38, 46, 108, 109], "special": [12, 28, 39, 43], "clear": [12, 13, 17, 22, 25, 29, 35, 36, 38, 43, 46, 51, 52, 55, 65, 83, 92, 101, 103, 110], "lower": [12, 13, 16, 17, 24, 37, 38, 40, 42, 52, 56, 75, 80, 98, 102], "half": [12, 17, 35, 40, 56, 72, 84, 92, 93, 113], "upper": [12, 17, 24, 38], "ideal": [12, 16, 18, 23, 29, 30, 37, 38, 39, 40, 42, 43, 48, 50, 52, 57], "atom": [12, 17, 21, 24, 38, 46, 108, 109], "tailor": [12, 39], "monitor": [12, 13, 20, 21, 22, 23, 26, 33, 34, 39, 40, 48, 52, 54, 58, 72, 88, 89, 90], "present": [12, 34], "depend": [12, 13, 17, 22, 23, 31, 35, 37, 38, 43, 46, 48, 52, 55, 56, 84, 93, 101, 102, 108, 113], "characterist": [12, 38, 41, 47, 52, 109, 118], "adc": [12, 17, 21, 31, 34, 38, 39, 45, 46, 50, 52, 54, 63, 88, 89, 110], "dac": [12, 21, 31, 38, 39, 50, 54, 88, 89], "like": [12, 13, 16, 17, 19, 21, 22, 23, 24, 26, 28, 32, 35, 36, 37, 38, 39, 40, 42, 43, 46, 47, 48, 50, 51, 52, 55, 62, 72, 75, 84, 89, 93, 102, 109, 118], "effect": [12, 13, 21, 22, 42, 43, 54, 57, 61, 75], "understand": [12, 13, 15, 21, 22, 39, 43, 51, 110, 118], "instanc": [12, 17, 35, 48, 55, 84, 102], "ll": 12, "adjust": [12, 16, 18, 21, 28, 29, 33, 34, 35, 38, 40, 42, 45, 47, 52, 54, 55, 56, 81, 88, 98, 102, 109, 110, 113], "might": [12, 17, 46], "world": [12, 13, 22, 39, 43], "relai": [12, 17, 21, 31], "small": [12, 13, 28, 39, 57, 84], "detect": [12, 13, 22, 28, 29, 32, 39, 40, 43, 51, 56, 57, 62, 63, 65, 66, 88, 89, 90, 92, 93, 94, 97, 102, 113], "door": [12, 21], "close": [12, 15, 22, 43], "react": 12, "event": [12, 13, 18, 21, 25, 35, 36, 42, 55, 75, 84, 88, 89, 90, 93, 94, 102], "protocol": [12, 16, 19, 21, 24, 28, 40, 50, 52, 56, 62, 75, 89, 93, 94, 102, 109], "uart": [12, 17, 21, 24, 38, 45, 46, 48, 80, 88, 89, 102, 109, 110], "dedic": [12, 15, 40, 84], "width": [12, 18, 21, 25, 33, 41, 47, 58, 75, 84, 102], "modul": [12, 13, 16, 18, 19, 21, 22, 23, 25, 26, 29, 32, 33, 34, 36, 37, 39, 40, 41, 43, 45, 47, 48, 56, 57, 58, 63, 65, 66, 67, 75, 78, 87, 88, 89, 93, 101, 102, 103, 105, 106], "dim": [12, 18, 21, 35, 42, 102], "deliv": [12, 13, 35, 43], "mani": [12, 13, 19, 35, 36, 37, 42, 55, 84], "trigger": [12, 21, 35, 40, 42, 55, 61, 63, 79, 88, 89, 94], "button": [12, 24, 31, 38, 63, 89], "respond": [12, 35, 43, 90], "immedi": [12, 35], "respons": [12, 21, 23, 37, 42, 52, 56, 67, 72, 75, 84, 88, 89, 90, 94, 98], "especi": [12, 16, 36, 38, 40, 43, 51], "valuabl": [12, 15, 22, 36], "remain": [12, 24, 35, 42, 52, 75, 81, 84, 90, 102], "accur": [12, 13, 16, 23, 30, 37, 42, 45, 47, 48, 52, 54, 55, 62, 80, 88, 90, 93, 102, 103], "even": [12, 19, 26, 28, 32, 40, 56, 93, 94, 113], "occur": [12, 42, 46, 66, 88, 89, 92, 93], "takeawai": [12, 20], "flexibl": [12, 13, 15, 16, 17, 22, 23, 24, 29, 31, 34, 36, 37, 40, 42, 43, 46, 48, 52, 56, 57, 94, 110, 113], "master": [12, 25, 26, 80], "demand": [12, 23, 29, 34, 39, 45, 52], "solid": 12, "element": [12, 13, 20], "crucial": [12, 13, 16, 17, 23, 24, 32, 35, 37, 39, 40, 42, 43, 46, 50, 52, 54, 56, 98, 102], "rcc": [12, 16, 18, 19, 23, 25, 26, 30, 41, 42, 46, 47, 48, 54, 55, 58, 61, 71, 72, 75, 80, 81, 108, 109], "overse": 12, "circuitri": [12, 23, 89], "cr": [12, 23, 54, 72], "apb1enr": [12, 18, 25, 26, 42, 47, 54], "apb1": [12, 16, 23, 25, 35, 37, 40, 48, 54, 55, 56, 71, 72, 75, 79, 80, 81, 84, 97, 98, 102, 113], "bu": [12, 16, 30, 35, 37, 38, 40, 54, 56, 72, 75, 80, 84, 98, 102, 109, 113], "hsi": [12, 16, 23, 30, 34, 37, 45, 54, 72, 73, 81, 97, 98], "hse": [12, 16, 23, 30, 34, 37, 45, 54, 71, 72, 79, 80, 81, 89, 97, 98], "lsi": [12, 16, 23, 30, 34, 37, 54], "lse": [12, 16, 23, 30, 34, 37, 89], "hsebyp": [12, 52], "bypass": [12, 52, 89], "hseon": [12, 16, 23, 71, 79, 80, 97], "hserdi": [12, 16, 23, 52, 71, 72, 79, 80, 81, 97], "indic": [12, 19, 23, 24, 26, 39, 40, 52, 54, 71, 72, 79, 80, 113], "stabl": [12, 16, 23, 35, 37, 40, 43, 45, 52, 55, 56, 66, 67, 71, 72, 76, 90, 99, 103, 113], "pwren": 12, "vo": [12, 23, 54], "scale": [12, 23, 45, 52, 54, 57, 72], "pwr_cr": [12, 23], "14": 12, "vos_0": 12, "highest": 12, "vos_1": 12, "flash_acr_lat": [12, 23, 54], "90": 12, "3w": 12, "lock": [12, 16, 23, 30, 31, 34, 37, 49, 52, 58, 72, 80, 88, 89, 90, 97, 98], "loop": [12, 16, 23, 30, 34, 49, 52, 72, 80, 98, 108], "pllcfgr": [12, 23, 54, 72], "divid": [12, 13, 16, 18, 23, 24, 25, 30, 32, 37, 43, 45, 47, 52, 54, 55, 71, 72, 74, 75, 80, 84, 97, 98, 102], "desir": [12, 18, 23, 24, 26, 30, 31, 37, 42, 45, 47, 48, 52, 53, 55, 56, 74, 75, 80, 84, 88, 98], "pllm": [12, 16, 23, 30, 37, 45, 54, 71, 72, 80, 81, 97, 98], "hclk": 12, "plln": [12, 16, 23, 30, 37, 45, 54, 71, 72, 79, 80, 81, 97, 98], "pllp": [12, 16, 23, 30, 37, 45, 54, 71, 72, 79, 80, 81, 97, 98], "pllq": 12, "plli2": [12, 52], "rcc_pllcfgr": [12, 16, 30, 41, 58, 71, 79, 80, 97], "rcc_pllcfgr_pllm": [12, 80], "mask": 12, "rcc_pllcfgr_pllm_po": 12, "posit": [12, 18, 42, 55], "formula": [12, 18, 25, 26, 35, 40, 42, 47, 48, 56, 72, 75, 84, 92, 93, 98, 101, 102, 113], "vco": [12, 23, 52, 71, 80], "vital": [12, 54], "sensit": [12, 16, 48, 52, 54, 94], "task": [12, 13, 16, 19, 23, 24, 28, 34, 35, 38, 39, 42, 43, 46, 52, 54, 55, 62, 84], "properli": [12, 13, 26, 52], "reduc": [12, 13, 30, 36, 37, 40, 42, 47, 50, 52, 54, 56, 84, 93, 110], "care": 12, "appropri": [12, 13, 25, 26, 30, 37, 39, 42, 55, 56, 72, 80, 88, 92, 108], "meet": [12, 13, 16, 22, 29, 30, 36, 43, 51, 57, 94], "paramet": [12, 16, 17, 19, 23, 26, 28, 30, 32, 35, 40, 42, 45, 52, 56, 58, 84, 92, 93, 94, 98, 101, 102, 108, 113], "proper": [12, 13, 16, 22, 23, 42, 52, 54, 56, 75, 90, 92, 93, 102], "establish": 12, "univers": [12, 19, 26, 32, 41, 44, 48, 58, 89, 93], "synchron": [12, 19, 23, 26, 30, 32, 37, 41, 42, 44, 49, 52, 58, 65, 67, 74, 75, 92, 93, 98, 113], "asynchron": [12, 19, 26, 32, 41, 44, 49, 58, 65, 89, 92, 93, 113], "transmitt": [12, 19, 26, 32, 41, 44, 48, 56, 58, 67, 89, 93, 113], "facilit": [12, 19, 32, 34, 40, 42, 93, 94, 110], "unlik": [12, 17, 36, 43, 51], "focus": [12, 13, 15, 22, 36, 39, 54, 57, 118], "particularli": [12, 17, 22, 39, 42, 50, 102], "transmit": [12, 20, 26, 32, 40, 48, 56, 67, 92, 93, 94, 112], "sequenti": [12, 13, 22, 36, 43], "It": [12, 13, 16, 19, 22, 23, 26, 29, 30, 32, 34, 36, 37, 38, 39, 40, 42, 43, 46, 48, 50, 52, 53, 56, 57, 72, 80], "begin": [12, 13, 19, 22, 40, 43, 56, 74, 80, 103, 113], "end": [12, 13, 19, 22, 26, 51, 56, 93, 113], "mai": [12, 13, 19, 26, 36, 38, 40, 56, 93, 109], "pariti": [12, 19, 26, 32, 40, 48, 56, 65, 66, 92, 93, 94, 113], "error": [12, 13, 19, 24, 26, 28, 29, 32, 36, 39, 40, 43, 51, 56, 65, 66, 67, 79, 85, 88, 89, 92, 93, 94, 101, 102, 103, 108, 109, 110, 113], "elimin": [12, 13, 43], "sampl": [12, 32, 34, 40, 48, 56, 113], "rate": [12, 19, 23, 26, 32, 38, 41, 48, 54, 58, 65, 66, 67, 92, 93, 94, 112, 113, 114], "piec": 12, "being": [12, 17, 22], "taken": [12, 13, 39, 43], "second": [12, 19, 26, 32, 35, 40, 42, 53, 55, 56, 84, 93, 110, 113], "oversampl": [12, 26, 32, 41, 48, 54, 58, 92, 93, 94, 113], "than": [12, 23, 29, 36, 52, 63, 67, 75, 76, 81, 85, 90, 98, 99, 103, 110, 114], "minimum": [12, 85, 90], "improv": [12, 13, 22, 36, 39, 43, 52, 56, 93, 113], "filter": [12, 88, 89], "baud": [12, 19, 23, 26, 32, 41, 48, 54, 58, 65, 66, 67, 92, 93, 94, 112, 113, 114], "determin": [12, 13, 19, 24, 25, 26, 35, 42, 45, 47, 48, 53, 54, 55, 57, 72, 75, 83, 84, 89, 93, 98, 102], "smooth": [12, 90], "tx": [12, 26, 32, 40, 48, 54, 56, 66, 92, 93, 112, 113], "recept": [12, 32, 40, 48, 58, 65, 66, 92, 93, 94, 113], "rx": [12, 26, 32, 40, 48, 54, 56, 66, 92, 93, 112, 113], "af": [12, 25, 26, 42, 53, 55, 84], "usart1": [12, 19, 26, 37, 40, 48, 56, 72, 93, 113], "pa9": [12, 24, 26, 31, 40, 48, 56, 84, 93, 102, 112, 113], "pb6": [12, 26, 84, 102], "pa10": [12, 26, 40, 48, 56, 84, 93, 102, 112, 113], "pb7": [12, 26, 84, 102], "af7": [12, 26, 32, 48, 112, 113], "usart2": [12, 26, 32, 37, 40, 56, 72, 93, 113], "pa2": [12, 26, 32, 40, 56, 84, 93, 102, 113], "pd5": [12, 26], "pa3": [12, 26, 32, 40, 56, 84, 93, 102, 113], "pd6": [12, 26], "usart6": [12, 26, 40, 56, 93, 113], "pc6": [12, 26, 40, 56, 84, 93, 113], "pg14": [12, 26], "pc7": [12, 26, 40, 56, 84, 93, 113], "pg9": [12, 26], "af8": [12, 26, 113], "usartdiv": [12, 26, 32, 40, 48, 56, 93, 113], "fck": [12, 26, 54], "baudrat": [12, 19, 26, 54, 56, 114], "000": [12, 26, 35, 55, 81], "hz": [12, 47, 85, 103], "115200": [12, 19, 26, 56, 94, 114], "5f": 12, "round": [12, 47], "brr": [12, 19, 26, 32, 40, 48, 54, 56, 93, 112, 113], "cr1": [12, 18, 19, 25, 26, 32, 40, 47, 48, 54, 58, 92, 93, 102, 113], "ue": [12, 26, 32, 40, 54, 56, 93, 113], "te": [12, 19, 26, 32, 40, 54, 56, 65, 93, 113], "re": [12, 19, 26, 32, 40, 54, 56, 65, 89, 92, 93, 94, 113], "empti": [12, 19, 32, 40, 56, 92, 93], "txe": [12, 19, 32, 40, 54, 56, 92], "flag": [12, 16, 19, 28, 37, 52, 54, 89], "sr": [12, 19, 48, 54], "dr": [12, 19, 48, 54], "buffer": [12, 75, 93], "byte": [12, 40, 56, 94], "pa4": 12, "datasheet": [12, 25, 42, 55, 90], "explan": [12, 15, 18, 19], "tim1": [12, 35, 42, 55, 72, 75, 84, 101, 102], "apb2": [12, 16, 23, 25, 37, 40, 48, 55, 56, 71, 72, 75, 79, 80, 81, 84, 97, 98, 102, 113], "pa8": [12, 84, 102], "pe9": [12, 84], "af01": 12, "pe11": [12, 84], "pe13": [12, 84], "pa11": [12, 84, 102], "pe14": [12, 84], "tim2": [12, 35, 37, 42, 47, 55, 72, 75, 84, 102], "pa0": [12, 24, 84, 102], "pa5": [12, 17, 31, 84, 102], "pa1": [12, 84, 102], "pb3": [12, 84], "pb10": [12, 84], "pb11": [12, 84], "tim3": [12, 18, 35, 37, 42, 58, 72, 75, 84, 102], "pa6": [12, 42, 84, 102], "pb4": [12, 84, 102], "af02": 12, "pa7": [12, 84, 102], "pb5": [12, 84, 102], "pb0": [12, 25, 35, 55, 84, 102], "pc8": [12, 84, 102], "pb1": [12, 84, 102], "pc9": [12, 84, 102], "tim4": [12, 55, 75, 84, 102], "pd12": [12, 84, 102], "pd13": [12, 84, 102], "pb8": [12, 84, 102], "pd14": [12, 84, 102], "pb9": [12, 84, 102], "pd15": [12, 84, 102], "tim5": [12, 55, 75, 84, 102], "tim9": [12, 55, 75, 84, 102], "af03": 12, "tim10": [12, 55, 75, 84, 102], "tim11": [12, 55, 75, 84, 102], "tabl": 12, "outlin": [12, 36, 43], "help": [12, 13, 22, 35, 36, 43, 84], "avoid": [12, 17, 22, 52, 56, 88, 89, 90, 109], "those": [12, 29, 52, 55, 89], "enableclock": 12, "take": [12, 22, 36, 45, 56, 90, 113], "etc": [12, 19, 21, 37, 38, 42, 52, 54, 55, 56, 110], "configuregpio": 12, "isn": 12, "expect": [12, 13, 22, 29, 36, 43, 51, 57, 88], "shown": 12, "configurepwmmod": 12, "particular": [12, 28, 38], "pwmmode": [12, 75], "enumer": 12, "previou": [12, 13, 29, 43, 76], "captur": [12, 18, 25, 34, 35, 42, 47, 54, 55, 75, 84, 88, 89, 101, 102], "compar": [12, 18, 25, 34, 35, 37, 40, 42, 47, 52, 54, 55, 74, 75, 83, 84, 101, 102], "ccmr": [12, 25, 42, 55, 75, 84, 102], "appli": [12, 13, 16, 18, 37, 42, 43, 80, 88, 108], "addition": [12, 15, 40, 42], "ccer": [12, 18, 25, 42, 47, 54, 55, 74, 84, 102], "enum": 12, "easi": [12, 13, 29, 36, 40, 57, 92, 94], "apb": [12, 16, 30, 55, 80, 84], "prescal": [12, 16, 18, 23, 25, 35, 37, 42, 47, 58, 71, 72, 74, 75, 79, 80, 81, 83, 84, 85, 93, 97, 98, 101, 102], "auto": [12, 18, 25, 35, 42, 47, 55, 75, 84, 101, 102], "reload": [12, 18, 25, 35, 42, 47, 55, 75, 84, 101, 102], "arr": [12, 18, 25, 35, 42, 47, 54, 55, 74, 75, 83, 84, 85, 101, 102, 103], "period": [12, 16, 18, 23, 25, 35, 42, 47, 55, 63, 74, 75, 79, 81, 83, 84, 85, 89, 93, 102], "approach": [12, 13, 17, 22, 29, 36, 43], "exce": [12, 43, 47, 55, 63, 81, 90], "maximum": [12, 16, 37, 47, 55, 75, 80, 81, 85, 94, 97, 98, 99, 102], "65535": [12, 35, 47, 55, 75, 84], "until": [12, 19, 88], "fit": [12, 22, 47, 55, 74], "recalcul": [12, 72], "comput": [12, 19, 25, 26, 31, 32, 34, 39, 40, 48, 56], "express": [12, 19], "percentag": [12, 18, 35, 42, 55, 75, 84], "proport": 12, "shine": 12, "bright": [12, 18, 35, 42, 47, 55, 102], "ccr": [12, 18, 25, 35, 42, 47, 55, 74, 83, 84, 85, 101, 102, 103], "ccr1": [12, 18, 47, 55, 75], "ccr2": [12, 55, 75], "ccr3": [12, 25, 35, 55, 75], "ccr4": [12, 75], "halt": [12, 75], "count": [12, 18, 25, 34, 35, 42, 47, 54, 55, 84, 89, 102], "symmetr": [12, 25, 42, 54, 55, 84], "waveform": [12, 18, 42], "around": [12, 23, 42], "produc": [12, 16, 23, 29, 35, 42, 47, 55, 80, 98], "transit": [12, 38, 42, 52, 55, 63, 88, 89, 90], "most": [12, 13, 15, 36, 40, 42], "sai": 12, "20": [12, 25, 35, 42, 58], "rcc_apb1enr_tim3en": [12, 18, 25, 35, 42, 55], "so": [12, 13], "gpiob": [12, 25, 110], "af2": [12, 25, 35, 55, 74, 75, 102], "becaus": [12, 29, 37, 42, 43], "pwm_mode_1_ch3": 12, "tim_ccmr2_oc3m_1": 12, "tim_ccmr2_oc3m_2": 12, "tim_ccmr2_oc3p": 12, "ccmr2": [12, 35, 55, 74], "abov": [12, 46], "preload": [12, 35, 74, 75, 83, 84], "glitch": [12, 35, 74, 75], "oc3m_1": 12, "oc3m_2": 12, "less": [12, 16, 23, 29, 30, 37, 39, 40, 43, 45, 52, 56, 57, 67, 75, 81, 85, 110, 114], "otherwis": [12, 75], "oc3p": [12, 35, 55], "50000000": [12, 26], "20000": 12, "2500": [12, 35, 55], "therefor": 12, "psc": [12, 18, 25, 35, 42, 47, 55, 74, 75, 101, 102, 103], "reach": [12, 13, 16, 30, 35, 37, 39, 42, 52, 55, 102], "again": [12, 53], "625": [12, 25, 35, 55], "tim_cr1_cen": [12, 18, 25, 35, 47, 55], "hertz": 12, "deriv": [12, 18, 98], "ccmr1": [12, 18, 47, 74], "similar": [12, 22, 29], "oc1m": 12, "match": [12, 22, 30, 32, 56, 101, 108, 110], "oc1p": 12, "polar": [12, 48, 65, 84, 93], "thu": [12, 13, 17, 35, 42], "tim_cr1_cm": 12, "demonstr": [12, 19, 25, 26], "shape": [13, 22, 29, 36, 43, 51, 57], "known": [13, 22, 39, 52], "softwar": [13, 15, 18, 22, 23, 29, 34, 36, 37, 43, 44, 51, 52, 57, 63, 93, 94, 97, 100, 104, 105, 106, 117], "life": [13, 15, 36, 39, 43], "systemat": [13, 36, 43], "represent": [13, 36], "idea": [13, 15], "leg": 13, "progress": [13, 22, 36, 40], "gather": [13, 22, 29, 43, 118], "analysi": [13, 22, 29, 34, 36, 39, 43, 51, 57, 89], "implement": [13, 22, 36, 43, 51, 52, 56, 79, 94, 108, 118], "mainten": [13, 22, 36, 43, 92], "analyz": [13, 22], "scope": [13, 22], "built": [13, 36, 38, 39, 66, 93, 98], "qualiti": [13, 22, 29, 36, 43], "deploy": [13, 22, 36, 43], "static": 13, "techniqu": [13, 22, 35, 42, 55, 84], "evalu": 13, "product": [13, 22, 36, 50], "find": [13, 43], "met": [13, 22], "busi": [13, 22], "cure": 13, "perspect": 13, "veri": [13, 17, 24, 31, 37, 38, 53, 88, 89, 109], "know": 13, "exactli": [13, 29], "what": [13, 20, 29, 43], "plan": [13, 22, 36, 43, 57], "under": [13, 67, 81, 90, 99, 110], "futur": [13, 43, 94], "case": [13, 22, 39, 42, 49, 50, 58, 73, 94, 109], "arhitectur": 13, "comprehend": 13, "usual": [13, 37], "technic": [13, 15, 22], "put": 13, "ultim": 13, "choic": [13, 22, 43], "consid": [13, 17, 22, 28, 109], "financi": 13, "viabil": 13, "distinct": 13, "anoth": [13, 34], "hld": [13, 22], "At": 13, "understood": [13, 22], "lld": 13, "comprehens": [13, 15, 42, 94, 118], "compat": [13, 63, 81, 90, 93, 94], "assist": 13, "erad": 13, "major": [13, 36, 51], "mistak": [13, 29], "flaw": 13, "earli": [13, 22, 29, 36, 43, 51, 57], "were": [13, 118], "standard": [13, 22, 23, 31, 37, 38, 43, 48, 56, 81, 84, 90, 94, 109], "undergo": [13, 22], "join": 13, "bug": [13, 22, 29, 94], "among": [13, 22], "themselv": 13, "inter": [13, 89], "uat": [13, 22, 57], "resembl": [13, 36], "defect": [13, 43, 51], "identif": 13, "hte": 13, "encourag": [13, 15, 22], "cost": [13, 22, 43], "effor": 13, "remedi": 13, "later": [13, 22], "lifecycl": [13, 43], "resolut": [13, 50, 85, 103], "fault": [13, 94], "clearli": [13, 22], "promot": [13, 43], "method": [13, 40, 42, 108], "orderli": 13, "engin": [13, 15, 20, 41, 44, 51], "big": [13, 40, 43], "bang": [13, 43], "freqent": 13, "tradit": [13, 36, 43, 51], "whic": 13, "result": [13, 16, 29, 30, 35, 40, 42, 52, 71, 80, 88], "fouc": 13, "regul": [13, 42, 55, 88, 99, 102, 109], "cooper": 13, "team": [13, 15, 22, 36, 43], "collabor": [13, 22, 43], "methodologi": [13, 15, 41, 51, 57], "better": [13, 22, 54, 108], "assur": [13, 22, 29, 43], "satisfi": 13, "goe": 13, "strict": [13, 23, 43], "larg": [13, 39, 43, 57], "hierarch": 13, "As": [13, 31, 37, 52], "becom": [13, 22, 36, 42, 53, 102], "refin": [13, 22, 43], "success": [13, 43, 94, 101], "cohes": 13, "scalabl": [13, 39, 94], "concept": [13, 15, 25, 33, 36, 49, 118], "accommod": [13, 15, 29, 81, 110], "IT": [13, 22], "irrespect": 13, "durat": [13, 15, 22, 35, 42, 102], "referenc": 13, "correl": 13, "tangibl": 13, "maintain": [13, 22, 30, 43, 52, 56, 67, 81, 88, 90, 92, 94, 99, 103, 114], "why": [13, 23, 43, 52], "due": [13, 29, 34, 39, 52], "rigid": [13, 29], "deliver": [13, 36], "proactiv": 13, "track": [13, 18, 35, 36, 43, 57], "found": [13, 50], "traceabl": [13, 22, 36, 43], "prove": 13, "situat": [13, 56], "imper": 13, "relat": [13, 35, 42, 50, 84, 100, 104, 105], "risk": [13, 43, 51], "interdepend": 13, "waterfal": [13, 43], "structur": [13, 22, 29, 36, 37, 43, 51, 57, 81], "organ": [13, 22, 29, 57, 118], "carri": [13, 19, 26, 28], "much": [13, 29, 52], "aerospac": [13, 29, 51], "automot": [13, 15, 29, 39, 50, 51], "healthcar": [13, 29], "industri": [13, 15, 34, 39, 50, 51], "strong": [13, 15, 22, 36], "emphasi": [13, 29, 36], "procedur": 13, "guarante": 13, "fulfil": [13, 22], "possibl": [13, 29, 52, 56, 72, 89, 109, 112], "highli": [13, 16, 26, 30, 37, 40, 47, 48, 72], "disciplin": [13, 36, 43], "simpl": [13, 18, 19, 39, 40, 48, 56, 108], "therebi": 13, "free": [13, 24, 28, 38], "good": [13, 28, 50, 52], "easier": [13, 36, 50, 56], "uncertainti": [13, 36], "doe": [13, 52, 103, 118], "iter": [13, 29, 36, 43, 51], "easili": [13, 43], "concurr": [13, 17, 36, 38], "inflex": [13, 29, 43], "linear": [13, 36, 43, 51], "difficult": [13, 57], "unexpect": [13, 103], "consum": [13, 23, 31, 34, 39, 50, 57, 76, 81, 90], "lot": 13, "overreli": [13, 36], "lead": 13, "expens": 13, "scientif": 13, "expertis": [13, 22], "natur": [13, 15, 36], "consider": [13, 43], "internship": [14, 15], "winter": [14, 15], "2024": [14, 92, 94], "excit": 15, "announc": 15, "upcom": 15, "firmwar": [15, 20, 44, 62], "opportun": 15, "chanc": 15, "gain": [15, 38], "hand": [15, 43], "experi": [15, 118], "delv": 15, "framework": [15, 36, 43, 57, 118], "german": 15, "candid": 15, "focu": [15, 39, 43, 51], "novemb": 15, "4th": 15, "till": 15, "decemb": 15, "20th": 15, "week": 15, "hybrid": [15, 43], "content": 15, "schedul": 15, "hour": [15, 103], "dai": 15, "mondai": 15, "fridai": 15, "educ": 15, "explor": 15, "adopt": 15, "throughout": [15, 22, 57], "grasp": [15, 36], "underli": 15, "member": [15, 36, 50], "who": 15, "mentor": 15, "insight": 15, "aspect": [15, 19, 28, 57], "modern": 15, "particip": 15, "healthi": 15, "academ": 15, "pursuit": 15, "still": 15, "contribut": [15, 52], "platform": [15, 63], "essenc": 15, "train": [15, 22], "materi": 15, "session": 15, "expert": 15, "share": [15, 19, 31, 32, 38, 40, 48, 81, 93], "engag": 15, "discuss": 15, "frequenc": [16, 18, 28, 30, 31, 32, 34, 35, 37, 40, 42, 45, 47, 48, 52, 54, 56, 58, 62, 66, 67, 71, 72, 74, 75, 80, 81, 84, 85, 93, 97, 98, 101, 102, 103, 113], "approxim": [16, 30, 37], "768": [16, 23, 30, 37, 52], "long": [16, 19, 23, 26, 30, 35, 37, 39, 47, 52, 55], "across": [16, 43, 81, 99, 110], "buse": [16, 23, 37, 38, 71, 72, 75, 80, 97, 98], "central": [16, 45, 80], "rcc_cr": [16, 41, 71, 79, 80, 97], "stabil": [16, 23, 30, 37, 38, 43, 52, 61, 71, 72, 79, 80, 81, 88, 89, 90, 97], "rcc_cfgr": [16, 23, 30, 41, 58, 71, 79, 80, 97], "ahb": [16, 23, 30, 37, 71, 72, 79, 80, 97, 98], "advanc": [16, 19, 30, 34, 39, 41, 42, 50, 72, 75, 80, 84, 98], "proceed": [16, 61, 108], "recommend": 16, "yield": [16, 45], "08": 16, "192": 16, "400": [16, 37], "post": [16, 72], "pllon": [16, 52, 79, 97], "pllrdy": [16, 52, 71, 79, 81, 97], "sw": [16, 23, 30, 37, 71, 72, 79, 97], "potenti": [16, 40, 51, 56, 113], "summari": [16, 17, 41, 49, 56], "gpiox_mod": [17, 31, 38, 40, 75, 88, 89], "gpiox_otyp": [17, 31, 38, 88, 89], "gpiox_ospeedr": [17, 31, 38, 88, 89], "gpiox_pupdr": [17, 31, 38, 88, 89], "ones": 17, "gpiox_odr": [17, 31, 38, 89], "respect": [17, 25, 40, 46, 56, 71, 93], "gpioa": [17, 24, 26, 31, 46, 48, 110], "could": 17, "gpiox_bsrr": [17, 31, 38, 88, 89], "halv": 17, "br": 17, "unintent": 17, "comparison": 17, "multi": [17, 38, 93], "caution": 17, "unintention": 17, "safer": [17, 46], "driven": [17, 43, 67, 89], "multitask": [17, 109], "xor": 17, "ON": [17, 31, 46, 102], "delai": [18, 23, 35, 42, 47, 55, 84, 88, 90, 94, 102, 108], "basic": [18, 23, 29, 40, 43, 47, 52, 56, 113], "common": [18, 19, 35, 40, 43, 49, 56], "measur": [18, 26, 35, 40, 42, 47, 55, 56, 84, 102, 113], "duti": [18, 35, 42, 47, 54, 58, 74, 75, 84, 85, 88, 101, 102, 103], "rotari": 18, "rotat": 18, "motion": 18, "robot": [18, 42], "84": [18, 98], "83": [18, 42], "999": [18, 102], "500": [18, 90], "tim_ccmr1_oc1m_pwm1": 18, "tim_ccer_cc1": [18, 42, 47, 102], "vari": [18, 42, 55, 90, 102], "tone": [18, 35, 42, 55], "transmiss": [18, 19, 26, 32, 40, 48, 52, 54, 58, 65, 66, 92, 93, 94, 112, 113], "same": [19, 56, 72, 80, 92, 93], "term": [19, 23, 26, 30, 31, 37, 52], "instead": [19, 40, 43], "sent": [19, 39, 40, 56], "signifi": 19, "frame": [19, 26, 40, 43, 48, 65, 66, 92, 93], "commonli": [19, 26, 29, 32, 37, 38, 40, 42, 46, 48, 52, 56], "putti": [19, 26], "tera": [19, 26], "gp": [19, 26], "bp": [19, 26, 32, 40, 56, 67, 94, 114], "9600": [19, 26, 32, 48, 56], "prone": 19, "distanc": [19, 26, 40], "noisi": [19, 88], "consist": [19, 26, 36, 38, 43, 52, 81, 89, 93, 94, 98, 109, 114], "convei": [19, 26], "mechan": [19, 26, 43, 76, 79, 89, 90, 93, 94, 97, 108, 109], "total": [19, 28, 42, 76, 81, 113], "odd": [19, 26, 32, 40, 56, 93, 113], "usart_brr": [19, 48, 65, 66, 92, 93], "usart_cr1": [19, 48, 66, 92, 112], "length": [19, 40, 48, 65, 66, 84, 92, 93, 112], "usart_cr2": [19, 48, 65, 92, 93], "usart_cr3": [19, 48, 65, 93], "apb2enr": [19, 42, 48], "rcc_apb2enr_usart1en": [19, 48], "systemcoreclock": [19, 23, 37, 52, 71, 72, 80], "usart_cr1_t": [19, 26, 40, 48, 92], "usart_cr1_r": [19, 26, 40, 48, 92], "usart_cr1_u": [19, 26, 32, 40, 48, 56, 92, 112], "void": 19, "usart_sendchar": 19, "char": 19, "usart_sr_tx": [19, 48], "string": 19, "const": 19, "hello": 19, "int": 19, "toggl": [20, 24, 31, 46, 108], "pll": [20, 23, 33, 34, 41, 49, 54, 58, 71, 72, 79, 80, 81, 97, 98], "obtain": [20, 37], "signific": [20, 29, 63, 94], "serial": [20, 21, 26, 33, 34, 40, 48, 54, 58, 89, 93, 94, 113], "charact": [20, 48], "pwm": [20, 21, 24, 33, 41, 49, 58, 62, 63, 74, 75, 83, 84, 85, 88, 90, 101, 102, 103], "onto": 21, "kb": [21, 28, 34, 39, 54, 81, 85, 114], "masteri": 21, "sequenc": [22, 36, 53, 88, 90], "One": 22, "finish": 22, "accord": [22, 37, 51, 52, 57, 88, 92], "best": [22, 29, 39, 43, 57], "against": [22, 36, 43, 52], "ongo": [22, 73], "rigor": [22, 43, 51], "thorough": [22, 29, 36, 43], "Its": [22, 36], "goal": [22, 36, 110], "assess": 22, "view": 22, "fulli": [22, 40], "intend": [22, 36, 109], "feasibl": 22, "break": [22, 36, 51, 93], "flow": [22, 40, 43, 48, 56, 65, 93, 113], "lai": 22, "seamlessli": 22, "plai": [22, 46], "earlier": [22, 43], "resolv": [22, 43], "conduct": 22, "catch": [22, 29, 36, 43], "last": [22, 31, 46, 53, 56], "minut": 22, "distribut": [22, 30], "chao": 22, "teamwork": 22, "continu": [22, 40, 43, 56, 88, 89, 94, 103], "thoroughli": [22, 43], "broadli": 22, "align": [22, 36, 42, 43, 54, 58, 75, 84, 90], "emphas": [22, 29, 36, 43, 50, 51], "howev": [22, 29], "factor": [22, 23, 30, 48, 52, 56, 80, 102, 113], "disabl": [23, 28, 32, 37, 38, 40, 52, 54, 56, 61, 65, 72, 88, 89, 92, 101, 102, 103, 109, 113], "domain": [23, 30, 80], "conveni": 23, "primarili": [23, 35, 51, 52], "backup": [23, 30, 37, 52], "extend": 23, "sysclk": [23, 52], "divis": [23, 30, 40, 52, 71, 80, 102], "field": [23, 71, 72, 74, 97, 102], "hpre": [23, 37, 71, 72, 79], "ppre1": [23, 37, 71, 72, 79], "ppre2": [23, 37, 71, 72, 79], "flash_acr": 23, "latenc": [23, 63, 67, 90, 94], "reflect": [23, 28, 52, 71, 72, 80, 89], "alwai": [23, 43, 52, 113], "200": [23, 30, 45, 52, 71, 79, 97], "impact": [23, 43, 110], "fine": [23, 30, 52], "tune": [23, 30, 45, 52], "govern": 24, "multiplex": 24, "manipul": [24, 28, 46], "rcc_ahb1enr": [24, 31, 38, 40, 41], "gpioa_mod": [24, 31], "gpioa_otyp": [24, 31], "gpioa_ospeedr": [24, 31], "gpioa_pupdr": [24, 31], "gpioa_odr": [24, 31], "gpioa_bsrr": [24, 31], "gpioa_idr": [24, 31], "0x2": [25, 26], "2499": [25, 35, 55], "434": 26, "03": 26, "rcc_apb1enr_usart2en": 26, "0x7": 26, "robust": [26, 34, 43], "solut": 26, "indispens": 26, "physic": [28, 56, 88, 90, 118], "decim": [28, 39], "video": 28, "rest": [28, 38], "autonom": 28, "cyclic": [28, 39], "redund": [28, 39, 52], "accident": [28, 56, 88], "corrupt": [28, 113], "256": [28, 39], "ram": [28, 34, 39, 81, 85], "3x": 28, "mbp": [28, 67], "5x": 28, "i\u00b2c": [28, 39], "1x": 28, "48": 28, "i\u00b2": 28, "2x": 28, "storag": [28, 34, 39], "temporarili": [28, 39], "quickli": 28, "temporari": [28, 39, 81, 90], "arithmet": [28, 39], "stack": 28, "pointer": 28, "condit": [28, 38, 61, 66, 67, 81, 90, 92, 93, 99, 110], "overflow": 28, "rather": [29, 36], "too": [29, 36], "illustr": [29, 43], "relationship": [29, 36, 43, 51], "pseudocod": 29, "happen": 29, "pro": [29, 58], "con": [29, 58], "caught": [29, 51], "hard": 29, "Not": [29, 32, 40, 52, 56, 57, 92], "suit": [29, 34, 43, 52], "lack": [29, 36], "revis": 29, "varieti": [30, 42, 52], "though": 30, "enablel": [30, 80], "charg": [30, 80], "63": [30, 52], "432": [30, 52], "25mhz": 30, "1mhz": 30, "200mhz": 30, "100mhz": 30, "light": 31, "highlight": [31, 50, 51], "gpiox_idr": [31, 88, 89], "gpiox_lckr": [31, 88, 89], "gpiox_afrl": [31, 88, 89], "gpiox_afrh": [31, 88, 89], "damag": 31, "vcc": [31, 46], "ground": [31, 40], "bsy": [31, 38], "bry": [31, 38], "0x0020": 31, "0x200000": 31, "reli": [32, 37, 40, 52, 75, 88, 89, 93], "f_pclk": [32, 48], "over8": [32, 40, 48, 56, 93, 113], "pclk": [32, 48], "8x": [32, 40, 48, 56, 92, 93, 113], "16x": [32, 40, 48, 54, 56, 92, 93, 113], "cr2": [32, 40], "safe": [32, 38, 56, 88, 89], "assign": [32, 38, 40, 42, 56, 75, 88, 108, 109], "back": [32, 84, 97], "usart_dr": [32, 40, 48, 56, 92, 93], "rxne": [32, 40, 56, 92], "usart_sr": [32, 40, 56, 92, 93], "scenario": [33, 36, 38, 40, 48, 52, 110], "coupl": 34, "7v": [34, 54], "6v": [34, 50, 54, 90], "sleep": [34, 50], "depth": 34, "electron": [34, 50], "wearabl": [34, 39, 50], "game": 34, "iot": [34, 39, 50], "smart": 34, "stand": [34, 43], "elaps": [35, 84], "interv": [35, 42, 47, 55, 88, 90], "influenc": 35, "brighter": [35, 42, 55], "outcom": 36, "translat": 36, "subsystem": 36, "algorithm": 36, "benefit": 36, "alik": 36, "priorit": [36, 52, 90], "cours": 36, "With": [36, 39, 56], "transpar": 36, "limit": [36, 43, 47, 57, 97, 99, 109], "evolv": [36, 43], "challeng": 36, "mid": 36, "doesn": [36, 37], "slower": [36, 40, 52, 56], "intens": 36, "substanti": 36, "sometim": 36, "awai": 36, "formal": [36, 43], "itself": [36, 93], "heavili": 36, "arrang": 36, "attent": [36, 43], "nevertheless": 37, "suffici": 37, "black": [37, 52], "pill": [37, 52], "mainli": [37, 43], "thank": 37, "timekeep": [37, 52, 99], "ahb1": [37, 38, 109], "h": [37, 84, 109], "i2c1": 37, "adc1": 37, "spi1": 37, "3v": [38, 67, 90, 99, 110, 114], "0v": [38, 50, 90], "actuat": [38, 50, 94], "AND": 38, "slew": 38, "race": 38, "0x00000004": 38, "0x00040000": 38, "simpler": 38, "caus": [38, 89, 90], "thread": 38, "circuit": [39, 84, 88, 89], "applianc": 39, "medic": 39, "equip": 39, "rom": 39, "famili": [39, 50], "ultra": 39, "m0": [39, 65], "m3": 39, "m7": 39, "numer": [39, 102], "stm32l": 39, "remot": 39, "stm32f": 39, "portabl": [39, 94], "stm32h": 39, "ai": 39, "edg": [39, 42, 54, 58, 61, 84, 88, 89, 90], "stm32g": 39, "stm32f1": 39, "wa": 39, "launch": 39, "june": 39, "2007": 39, "popular": [39, 50], "belong": 39, "coremark": 39, "score": 39, "339": 39, "human": 39, "readabl": [39, 43], "transform": 39, "prepar": [39, 43], "encompass": 40, "delin": 40, "packet": [40, 56, 113], "introduc": [40, 43, 84], "simplic": 40, "absenc": 40, "rel": 40, "emploi": 40, "short": [40, 43, 84], "fpclk": [40, 56, 93, 113], "incom": [40, 93], "suscept": 40, "nois": [40, 88, 89, 90, 93], "deactiv": [40, 102], "usart_cr1_over8": [40, 58, 92], "recent": 40, "tdr": [40, 56], "automat": [40, 52], "lost": 40, "overwritten": 40, "tc": [40, 56, 92], "been": [40, 56], "shift": 40, "rcc_apb1enr": [40, 41, 74, 75, 84, 101], "rcc_apb2enr": [40, 41, 74, 75, 84, 101], "word": [40, 43, 48, 65, 66, 92, 112, 113], "cr3": [40, 92], "smt32f411": [41, 44], "histor": 41, "fact": 41, "systemcoreclockupd": [41, 58, 72, 79, 80], "ca": 41, "ea": 41, "servic": 42, "routin": 42, "given": [42, 45], "divers": 42, "equal": [42, 98], "dc": [42, 55], "averag": 42, "decreas": [42, 55, 94], "alter": [42, 43, 90], "wherea": 42, "beep": 42, "servo": [42, 55], "angl": 42, "rcc_apb2enr_tim1en": [42, 55], "rcc_apb1enr_tim2en": [42, 47, 55], "offici": [42, 118], "tim_ccmr1": [42, 101, 102], "tim_ccmr2": [42, 102], "tim_ccer_cc2": [42, 102], "center": [42, 54, 58, 84], "gpiox_afr": [42, 74, 75], "49": 42, "tim3_ccmr1": 42, "tim3_ccer": 42, "tim3_cr1": 42, "maxim": [43, 110], "describ": 43, "answer": 43, "deadlin": 43, "order": 43, "streamlin": 43, "moreov": 43, "weak": 43, "exist": [43, 63], "reason": 43, "agil": 43, "scrum": 43, "sprint": 43, "kanban": 43, "lean": 43, "wast": 43, "devop": 43, "extrem": 43, "xp": 43, "spiral": 43, "rad": 43, "rapid": [43, 110], "prototyp": 43, "feedback": [43, 110], "stepwis": 43, "upfront": 43, "fdd": 43, "wagil": 43, "deliveri": 43, "timelin": 43, "chosen": [43, 45, 109], "alongsid": [43, 52], "late": 43, "nine": 43, "rsd": 43, "blueprint": 43, "guidelin": 43, "revert": [43, 76], "refactor": 43, "don": 43, "hesit": 43, "pai": 43, "constraint": [43, 94, 114], "sil": 43, "hil": 43, "mil": 43, "simul": [43, 118], "adna": [44, 60, 61, 62, 63, 65, 66, 67, 106, 117], "njuhovi\u0107": [44, 60, 106, 117], "demir": [44, 60, 71, 72, 73, 74, 75, 76, 106, 117], "hasi\u010di\u0107": [44, 60, 106, 117], "emina": [44, 60, 79, 80, 81, 83, 84, 85, 106, 117], "me\u0161i\u0107": [44, 60, 106, 117], "lamija": [44, 60, 88, 89, 90, 92, 93, 94, 106, 117], "fati\u0107": [44, 60, 88, 89, 90, 92, 93, 94, 106, 117], "muhibija": [44, 60, 97, 98, 99, 100, 101, 102, 103, 104, 106, 117], "kavazovi\u0107": [44, 60, 100, 104, 106, 117], "semin": [44, 60, 106, 108, 109, 110, 112, 113, 114, 117], "murti\u0107": [44, 60, 106, 117], "tarik": [44, 60, 106, 117], "sinanovi\u0107": [44, 60, 106, 117], "16mhz": 45, "ahb1enr": [46, 61, 108, 109], "rcc_ahb1enr_gpioaen": 46, "gnd": 46, "properti": 47, "fall": [47, 61, 84, 88, 89, 90, 97], "frac": [47, 48, 98, 102], "stai": [47, 55], "tim_cr1": [47, 74, 75, 83, 101, 102], "tim_ccer": [47, 101], "tim_ccmr": [47, 83], "assum": [47, 48], "1000": 47, "16000000": [47, 48], "approx": 47, "44": 47, "substitut": 47, "5332": 47, "subtract": 47, "index": 47, "2666": 47, "tim_ccmr1_oc1m_po": 47, "bidirect": 48, "wireless": 48, "bluetooth": 48, "wi": 48, "fi": 48, "sclk": 48, "clken": [48, 65], "cpol": [48, 65], "cpha": [48, 65], "exact": 48, "f_": [48, 98, 102], "usart_sr_rxn": 48, "512kb": 50, "128kb": 50, "ampl": 50, "space": [50, 51], "great": 50, "conserv": 50, "idl": [50, 66, 93, 94], "keil": 50, "mdk": 50, "middlewar": 50, "stm32cubemx": 50, "hal": 50, "network": 50, "smartwatch": 50, "recap": [50, 51], "parallel": 51, "behav": 51, "peak": 51, "origin": 51, "checkpoint": 51, "mitig": 51, "drawback": 51, "convers": [52, 89], "fallback": [52, 76], "excel": 52, "timestamp": [52, 88, 89], "wake": [52, 54, 93], "hsirdi": 52, "css": 52, "failur": [52, 73, 79, 85, 94, 97, 99, 110, 113, 114], "csson": 52, "hsical": 52, "hsitrim": 52, "hsion": 52, "system_stm32f4xx": 52, "jitter": 52, "instabl": 52, "breakdown": 53, "reserv": 53, "cannot": [53, 56, 88], "except": 53, "lckk": 53, "lck": 53, "bssr": 54, "regular": [55, 88], "few": 55, "millisecond": [55, 73, 76, 90, 94, 97, 99, 103, 108, 110, 114], "dimmer": 55, "sound": 55, "upward": 55, "downward": 55, "three": [56, 62, 98], "mark": [56, 88, 113], "loss": [56, 88, 94, 113, 114], "likewis": 56, "abl": [56, 85], "smallest": 57, "smaller": [57, 84], "middl": 58, "req_int3_1733150675": 61, "njuhov": [61, 62, 63, 65, 66, 67], "req_int3_1733150719": 61, "req_int3_1733150849": 61, "req_int3_1733150895": 61, "req_int3_1733150940": 61, "req_int3_1733150994": 61, "req_int3_1733151043": 61, "req_int3_1733151084": 61, "req_int3_1733151135": 61, "req_int3_1733151195": 61, "req_int3_1733151264": 61, "rise": [61, 88, 89, 90], "req_int3_1733151320": 61, "req_int3_1733152925": 62, "req_int3_1733154840": 62, "req_int3_1733155407": 62, "req_int3_1733155631": 62, "req_int3_1732823366": 62, "req_int3_1732824388": 62, "req_int3_1732824488": 62, "req_int3_1732824695": 62, "req_int3_1732824774": 62, "req_int3_1732824812": 62, "req_int3_1732825038": 62, "req_int3_1732830122": 63, "req_int3_1732830550": 63, "req_int3_1732830581": 63, "req_int3_1732830663": 63, "req_int3_1732830727": 63, "arduino": [63, 118], "esp32": [63, 118], "req_int3_1732830769": 63, "inact": [63, 94, 103], "req_int3_1732830819": 63, "req_int3_1732830886": 63, "req_int3_1732999989": 65, "req_int3_1733000284": 65, "req_int3_1733000329": 65, "pce": [65, 66], "p": [65, 66, 72], "req_int3_1733000553": 65, "m1": 65, "req_int3_1733000634": 65, "req_int3_1733000678": 65, "req_int3_1733000727": 65, "tcie": 65, "req_int3_1733000772": 65, "rxneie": 65, "req_int3_1733000813": 65, "dmat": 65, "req_int3_1733000902": 65, "dmar": 65, "req_int3_1733000966": 65, "rt": 65, "request": [65, 88, 94], "ct": 65, "rtse": 65, "ctse": 65, "req_int3_1733001087": 65, "linen": 65, "req_int3_1733001146": 65, "req_int3_1733095930": 65, "usart_rdr": 65, "req_int3_1733095967": 65, "req_int3_1733095996": 65, "req_int3_1732998234": 66, "req_int3_1732998760": 66, "req_int3_1733092500": 66, "req_int3_1733092858": 66, "req_int3_1732998902": 66, "overrun": 66, "req_int3_1732999465": 66, "idlei": 66, "req_int3_1732999575": 66, "req_int3_1732999740": 66, "req_int3_1732999842": 66, "req_int3_1733001417": 67, "1200": 67, "req_int3_1733001593": 67, "normal": [67, 90], "req_int3_1733001623": 67, "mw": 67, "req_int3_1733001805": 67, "req_int3_1733001835": 67, "req_int3_1733001868": 67, "72": 67, "req_int3_1733001916": 67, "drift": 67, "req_int3_1733001997": 67, "determinist": 67, "\u00b5": [67, 94], "enablehseoscil": 71, "req_int3_1732140048": 71, "hasic": [71, 72, 73, 74, 75, 76], "verifyhsest": 71, "req_int3_1732215721": 71, "configurepllm": 71, "req_int3_1732216124": 71, "configureplln": 71, "req_int3_1732216146": 71, "configurepllp": 71, "req_int3_1732216165": 71, "verifypllst": 71, "req_int3_1732216188": 71, "setsystemclocksourc": 71, "req_int3_1732216207": 71, "verifysystemclocksourc": 71, "req_int3_1732216226": 71, "configureahbprescal": 71, "req_int3_1732216248": 71, "verifyahbclockfrequ": 71, "req_int3_1732216266": 71, "configureapb1prescal": 71, "req_int3_1732216282": 71, "verifyapb1frequ": 71, "req_int3_1732216298": 71, "configureapb2prescal": 71, "req_int3_1732216322": 71, "verifyapb2frequ": 71, "req_int3_1732216337": 71, "validatehseconfigur": 71, "req_int3_1732216352": 71, "validatepllst": 71, "req_int3_1732216368": 71, "validatesystemclocksourc": 71, "req_int3_1732216383": 71, "verifyclockfrequ": 71, "req_int3_1732216402": 71, "updatesystemcoreclock": 71, "req_int3_1732216416": 71, "rccregist": [72, 75], "req_int3_1732139624": 72, "controlregist": 72, "req_int3_1732213194": 72, "pllconfigurationregist": 72, "req_int3_1732213228": 72, "clocksourc": 72, "req_int3_1732213600": 72, "clockconfigurationregist": 72, "req_int3_1732213243": 72, "cfgr": 72, "highspeedinternaloscil": 72, "req_int3_1732213258": 72, "upon": 72, "highspeedexternaloscil": 72, "req_int3_1732213270": 72, "phaselockedloop": 72, "req_int3_1732213291": 72, "pllformula": 72, "req_int3_1732213487": 72, "f_pll": 72, "f_input": 72, "n": 72, "reduct": [72, 93], "advancedhighperformancebu": 72, "req_int3_1732213389": 72, "advancedperipheralbus1": [72, 75], "req_int3_1732213402": 72, "advancedperipheralbus2": [72, 75], "req_int3_1732213415": 72, "tim8": 72, "hserdybit": 72, "req_int3_1732213433": 72, "swfield": 72, "req_int3_1732213445": 72, "swsfield": 72, "req_int3_1732213459": 72, "clockprescal": 72, "req_int3_1732213474": 72, "req_int3_1732213505": 72, "timingconstraint": 73, "req_int3_1732140084": 73, "interferenceminim": 73, "req_int3_1732217665": 73, "disrupt": [73, 99], "switchtohsionfailur": 73, "req_int3_1732217305": 73, "notifyuseronfailur": 73, "req_int3_1732217396": 73, "notifi": [73, 88, 89, 90], "enabletimerclock": 74, "req_int3_1733094026": 74, "timxen": [74, 75, 84], "configurealternatefunct": 74, "req_int3_1733094064": 74, "af1": [74, 75, 102, 113], "af3": [74, 75, 102], "settimerprescal": 74, "req_int3_1733094116": 74, "settimerperiod": 74, "req_int3_1733094148": 74, "setoutputcomparemod": 74, "req_int3_1733094173": 74, "ocxm": [74, 75, 84, 101, 102], "110": [74, 75, 101, 102], "111": [74, 75], "enableoutputcomparepreload": 74, "req_int3_1733094233": 74, "ocxp": [74, 75, 84], "enablecapturecompareoutput": 74, "req_int3_1733094287": 74, "ccxe": [74, 75, 101], "setdutycycl": 74, "req_int3_1733094378": 74, "ccrx": [74, 75], "enabletimercount": 74, "req_int3_1733094514": 74, "cen": [74, 75, 83, 101, 102], "req_int3_1733093382": 75, "req_int3_1733093366": 75, "req_int3_1733093347": 75, "timerclockenablebit": 75, "req_int3_1733093331": 75, "tim2en": 75, "tim3en": 75, "tim4en": 75, "tim5en": 75, "tim1en": [75, 101], "tim9en": 75, "tim10en": 75, "17": 75, "tim11en": 75, "18": 75, "gpioconfigur": 75, "req_int3_1733095231": 75, "gpioalternatefunctionregist": 75, "req_int3_1733093297": 75, "af0": [75, 89], "af15": [75, 89], "timeralternatefunctionmap": 75, "req_int3_1733093279": 75, "ch1": 75, "ch4": 75, "req_int3_1733093263": 75, "arr_max": 75, "req_int3_1733093244": 75, "ocxmconfigur": 75, "req_int3_1733091758": 75, "ocxpeconfigur": 75, "req_int3_1733091828": 75, "ccxeconfigur": 75, "req_int3_1733091856": 75, "rout": 75, "dutycycleconfigur": 75, "req_int3_1733093406": 75, "timercontrolregist": 75, "req_int3_1733093427": 75, "req_int3_1733091570": 75, "timerinitializationtim": 76, "req_int3_1733085671": 76, "powerconsumpt": 76, "req_int3_1733094719": 76, "fallbackmechan": 76, "req_int3_1733095118": 76, "fail": [76, 79, 97, 113], "req_int3_1732703613": 79, "mesic": [79, 80, 81, 83, 84, 85], "req_int3_1732703739": 79, "req_int3_1732703759": 79, "req_int3_1732703775": 79, "req_int3_1732703807": 79, "req_int3_1732703832": 79, "req_int3_1732703880": 79, "req_int3_1732703921": 79, "req_int3_1732704074": 79, "timeout": [79, 94, 109], "req_int3_1732703947": 79, "req_int3_1732704107": 79, "req_int3_1732703968": 79, "req_int3_1732704127": 79, "req_int3_1732703982": 79, "req_int3_1732704000": 79, "req_int3_1732704470": 79, "retri": [79, 94], "req_int3_1732704139": 79, "attempt": [79, 88, 94], "3rd": 79, "req_int3_1732702736": 80, "req_int3_1732702714": 80, "slave": 80, "req_int3_1732743911": 80, "bandwidth": 80, "req_int3_1732802082": 80, "req_int3_1732745166": 80, "req_int3_1732745250": 80, "stm32f411xc": 80, "req_int3_1732799454": 80, "rcc_cr_hseon": 80, "req_int3_1732799588": 80, "rcc_cr_hserdi": 80, "req_int3_1732799696": 80, "rcc_cr_pllon": 80, "req_int3_1732745947": 80, "req_int3_1732799788": 80, "req_int3_1732747113": 80, "req_int3_1732799984": 80, "rcc_pllcfgr_pllsrc": 80, "req_int3_1732799851": 80, "req_int3_1732799876": 80, "rcc_pllcfgr_plln": 80, "req_int3_1732799894": 80, "rcc_pllcfgr_pllp": 80, "req_int3_1732747483": 80, "req_int3_1732800081": 80, "rcc_cfgr_sw": 80, "req_int3_1732800098": 80, "req_int3_1732800389": 80, "rcc_cfgr_hpre": 80, "req_int3_1732800404": 80, "rcc_cfgr_ppre1": 80, "req_int3_1732800424": 80, "rcc_cfgr_ppre2": 80, "req_int3_1732748298": 80, "req_int3_1732751078": 81, "req_int3_1732751108": 81, "req_int3_1732751118": 81, "req_int3_1732751162": 81, "reconfigur": [81, 90], "req_int3_1732751173": 81, "msi": 81, "modular": [81, 94], "req_int3_1732751183": 81, "deviat": [81, 103], "req_int3_1732794621": 81, "req_int3_1732751348": 81, "req_int3_1732751635": 81, "req_int3_1732794754": 81, "req_int3_1732752434": 81, "req_int3_1732753490": 81, "least": [81, 85, 94, 103, 110], "degrad": 81, "req_int3_1732753522": 81, "reus": 81, "req_int3_1732899866": 83, "req_int3_1732899876": 83, "req_int3_1732899895": 83, "req_int3_1732899916": 83, "req_int3_1732899927": 83, "req_int3_1732899936": 83, "req_int3_1732899952": 83, "req_int3_1732899972": 83, "req_int3_1732899963": 83, "tim_psc": 83, "req_int3_1732900014": 83, "req_int3_1732900022": 83, "tim_arr": 83, "req_int3_1732900041": 83, "req_int3_1732900036": 83, "tim_ccr": 83, "req_int3_1732900030": 83, "req_int3_1732900062": 83, "req_int3_1732897578": 84, "req_int3_1732897596": 84, "req_int3_1732897628": 84, "req_int3_1732897641": 84, "complementari": 84, "dead": 84, "req_int3_1732897656": 84, "opposit": 84, "bridg": 84, "req_int3_1732897673": 84, "never": 84, "req_int3_1732897701": 84, "req_int3_1732897713": 84, "req_int3_1732897727": 84, "req_int3_1732897741": 84, "req_int3_1732897783": 84, "req_int3_1732897798": 84, "req_int3_1732897825": 84, "req_int3_1732897832": 84, "tim1_ch1": 84, "req_int3_1732897858": 84, "tim1_ch2": 84, "req_int3_1732897998": 84, "tim1_ch3": 84, "req_int3_1732898008": 84, "tim1_ch4": 84, "req_int3_1732898041": 84, "req_int3_1732898061": 84, "tim2_ch1": 84, "pa15": 84, "req_int3_1732898232": 84, "tim2_ch2": 84, "req_int3_1732898242": 84, "tim2_ch3": 84, "req_int3_1732898269": 84, "tim2_ch4": 84, "req_int3_1732898293": 84, "req_int3_1732898318": 84, "tim3_ch1": 84, "req_int3_1732898407": 84, "tim3_ch2": 84, "req_int3_1732898417": 84, "tim3_ch3": 84, "req_int3_1732898436": 84, "tim3_ch4": 84, "req_int3_1732898513": 84, "req_int3_1732898525": 84, "tim4_ch1": 84, "req_int3_1732898536": 84, "tim4_ch2": 84, "req_int3_1732898550": 84, "tim4_ch3": 84, "req_int3_1732898597": 84, "tim4_ch4": 84, "req_int3_1732898631": 84, "req_int3_1732898653": 84, "tim5_ch1": 84, "req_int3_1732898686": 84, "tim5_ch2": 84, "req_int3_1732898690": 84, "tim5_ch3": 84, "req_int3_1732898715": 84, "tim5_ch4": 84, "req_int3_1732898740": 84, "req_int3_1732898755": 84, "tim9_ch1": 84, "pe5": 84, "req_int3_1732898773": 84, "tim9_ch2": 84, "pe6": 84, "req_int3_1732898806": 84, "req_int3_1732898818": 84, "tim10_ch1": 84, "req_int3_1732898832": 84, "req_int3_1732898842": 84, "tim11_ch1": 84, "req_int3_1732899018": 84, "req_int3_1732899027": 84, "timx_ccmr1": 84, "req_int3_1732899023": 84, "timx_ccmr2": 84, "req_int3_1732899087": 84, "req_int3_1732899073": 84, "timx_ccmri": 84, "req_int3_1732899068": 84, "req_int3_1732899062": 84, "req_int3_1732899058": 84, "req_int3_1732899054": 84, "req_int3_1732899218": 84, "req_int3_1732899229": 84, "req_int3_1732899244": 84, "req_int3_1732899288": 84, "req_int3_1732899281": 84, "req_int3_1732899273": 84, "req_int3_1732899266": 84, "req_int3_1732899259": 84, "req_int3_1732899328": 84, "req_int3_1732902472": 84, "req_int3_1732899344": 84, "req_int3_1732902534": 84, "req_int3_1732899371": 84, "timx_psc": 84, "req_int3_1732899364": 84, "timx_arr": 84, "req_int3_1732899356": 84, "req_int3_1732899353": 84, "req_int3_1732899348": 84, "timx_ccri": 84, "req_int3_1732899403": 84, "timx_cr1": 84, "req_int3_1732899412": 84, "timx_cr1_cen": 84, "req_int3_1732899426": 84, "req_int3_1732899438": 84, "req_int3_1732899398": 84, "tim_ccer_ccy": 84, "req_int3_1732900228": 85, "req_int3_1732900249": 85, "margin": 85, "req_int3_1732900245": 85, "req_int3_1732900234": 85, "req_int3_1732900354": 85, "req_int3_1732900399": 85, "req_int3_1732900443": 85, "req_int3_1732900459": 85, "million": [85, 99], "req_int3_1732900856": 85, "req_int3_1732900896": 85, "req_int3_1732902339": 85, "53": 85, "req_int3_1732902372": 85, "0015": 85, "65536": 85, "req_int3_1731028084": 88, "abil": 88, "precondit": 88, "action": [88, 94], "req_int3_17310280859": 88, "req_int3_173102808713": 88, "req_int3_173102808812": 88, "req_int3_1731028089": 88, "req_int3_173102809012": 88, "req_int3_173102808614": 88, "req_int3_1731028091": 88, "req_int3_173102809211": 88, "req_int3_1731028093": 88, "fastest": [88, 89], "req_int3_173102809411": 88, "report": 88, "req_int3_173102808711": 88, "req_int3_1731028095": 88, "req_int3_1731028096": 88, "req_int3_1731028097": 88, "req_int3_1731028098": 88, "req_int3_1731028099": 88, "exti": [88, 89], "req_int3_1731028100": 88, "req_int3_1731028101": 88, "req_int3_1731028102": 88, "modif": [88, 89, 94], "req_int3_1731028103": 88, "req_int3_1731028104": 88, "req_int3_1731028105": 88, "functiona": 88, "req_int3_1731028106": 88, "poll": [88, 89, 90], "req_int3_1731028135": 88, "record": 88, "debounc": [88, 89, 90], "req_int3_1731028136": 88, "subject": 88, "suppress": [88, 93], "req_int3_1731028137": 88, "unus": [88, 89], "req_int3_1731028138": 88, "fan": 88, "req_int3_1731028126": 88, "req_int3_1731028127": 88, "req_int3_1731028128": 88, "notif": [88, 89, 90], "req_int3_1731028129": 88, "req_int3_1731028130": 88, "invalid": [88, 89, 102, 109, 110], "req_int3_1732716116": 88, "fatic": 88, "retain": [88, 89], "req_int3_1732716132": 88, "req_int3_1732716165": 88, "retriev": 88, "req_int3_17310286668": 89, "req_int3_17310286990": 89, "req_int3_17310286991": 89, "req_int3_17310286992": 89, "req_int3_173102869924111": 89, "req_int3_17310286993": 89, "req_int3_17310286994": 89, "req_int3_17310286995": 89, "req_int3_17310286997": 89, "req_int3_173102866136": 89, "req_int3_1731028666": 89, "freez": 89, "unintend": [89, 90], "req_int3_1731028665": 89, "remov": 89, "unstabl": 89, "req_int3_1731028663": 89, "req_int3_1731028662": 89, "req_int3_1731028667": 89, "req_int3_17310286685888": 89, "req_int3_173102866956": 89, "req_int3_1731028670119": 89, "req_int3_1731028670987": 89, "req_int3_1731028663457": 89, "retent": 89, "req_int3_1731028664778": 89, "errat": 89, "req_int3_1731028665447": 89, "req_int3_1731028666111": 89, "req_int3_1731028667787": 89, "bitwis": 89, "req_int3_1731028675522": 89, "req_int3_1731028668125": 89, "req_int3_1731028666324": 89, "pc14": 89, "pc15": 89, "ph0": 89, "andph1": 89, "req_int3_17310286677": 89, "req_int3_1731028671147": 89, "req_int3_1731028671": 89, "req_int3_1731028672478": 89, "req_int3_1731028672": 89, "req_int3_1731028674": 89, "req_int3_1731028675": 89, "req_int3_173102867747888": 89, "req_int3_1731028677": 89, "req_int3_1731028680": 89, "req_int3_1731028683": 89, "req_int3_1731028684": 89, "aid": [89, 94], "req_int3_1731028685": 89, "fluctuat": [89, 90], "req_int3_1731028686": 89, "req_int3_1731028689": 89, "req_int3_1731028690": 89, "req_int3_1731028691": 89, "req_int3_1731028693": 89, "req_int3_1731028140": 90, "req_int3_1731028141": 90, "soft": 90, "req_int3_1731028143": 90, "microsecond": 90, "req_int3_1731028144": 90, "req_int3_1731028145": 90, "reject": 90, "50mv": 90, "req_int3_1731028146": 90, "20ma": 90, "req_int3_1731028147": 90, "conflict": [90, 109], "req_int3_1731028148": 90, "req_int3_1731028149": 90, "1m": 90, "20m": 90, "req_int3_1731028152": 90, "discrep": 90, "thermal": 90, "req_int3_1731028153": 90, "80": [90, 110], "sustain": 90, "preserv": 90, "req_int3_1731028154": 90, "req_int3_1731028155": 90, "req_int3_1731028156": 90, "req_int3_1731028157": 90, "req_int3_1731028158": 90, "10\u00b5a": 90, "req_int3_1731028159": 90, "500khz": 90, "req_int3_1731028161": 90, "req_int3_1731028162": 90, "longer": [90, 101], "req_int3_1731028166": 90, "author": 90, "unlock": 90, "req_int3_1731028167": 90, "req_int3_173102818189": 92, "req_int3_173102818190": 92, "req_int3_173102818191": 92, "req_int3_173102818192": 92, "req_int3_173102818193": 92, "req_int3_173102818194": 92, "req_int3_173102818195": 92, "usart_cr1_p": 92, "req_int3_173102818196": 92, "usart_cr1_m": 92, "req_int3_173102818197": 92, "req_int3_173102818198": 92, "usart_cr3_dmat": 92, "usart_cr3_dmar": 92, "req_int3_173102818199": 92, "usart_cr1_hdsel": 92, "req_int3_1731028182098": 92, "req_int3_173102818201": 92, "req_int3_173102818202": 92, "req_int3_173102818203": 92, "req_int3_173102818204": 92, "req_int3_173102818205": 92, "req_int3_173102818206": 92, "req_int3_173102818207": 92, "req_int3_173102818208": 92, "usart_sr_f": 92, "usabl": 92, "req_int3_17310281820880": 92, "02": [92, 94], "friendli": 92, "req_int3_17310281820881": 92, "req_int3_17310281818": 93, "req_int3_17310281819": 93, "req_int3_173102818200": 93, "guard": 93, "usart_gtpr": 93, "req_int3_17310281820": 93, "req_int3_17310281821": 93, "req_int3_17310281822": 93, "req_int3_17310281823": 93, "req_int3_17310281824": 93, "wjere": 93, "om": 93, "req_int3_17310281825": 93, "req_int3_17310281826": 93, "req_int3_17310281827": 93, "req_int3_17310281828": 93, "req_int3_17310281829": 93, "req_int3_17310281830": 93, "req_int3_17310281831": 93, "req_int3_17310281832": 93, "req_int3_17310281834": 93, "req_int3_17310281785": 93, "req_int3_17310281786": 93, "req_int3_17310281787": 93, "req_int3_17310281788": 93, "req_int3_17310281789": 93, "req_int3_17310281792": 93, "mantissa": 93, "fraction": 93, "req_int3_17310281793": 93, "req_int3_17310281794": 93, "req_int3_17310281795": 93, "req_int3_17310281796": 93, "req_int3_17310281797": 93, "req_int3_17310281801": 93, "req_int3_17310281802": 93, "req_int3_17310281803": 93, "mute": 93, "multiprocessor": 93, "req_int3_17310281804": 93, "req_int3_17310281805": 93, "ignor": 93, "unavail": 93, "req_int3_17310281807": 93, "throughput": 93, "req_int3_17310281808": 93, "req_int3_17310281809": 93, "req_int3_17310281810": 93, "req_int3_17310281811": 93, "req_int3_17310281812": 93, "req_int3_17310281813": 93, "req_int3_17310281814": 93, "req_int3_17310281815": 93, "req_int3_17310281816": 93, "req_int3_17310281817": 93, "req_int3_17310281820876": 94, "req_int3_17310281820877": 94, "req_int3_17310281820878": 94, "exceed": 94, "req_int3_17310281820879": 94, "intercept": 94, "breach": 94, "req_int3_17310281820882": 94, "100m": 94, "req_int3_17310281820883": 94, "audit": 94, "req_int3_17310281820884": 94, "occurr": 94, "req_int3_17310281820885": 94, "checksum": 94, "req_int3_17310281820886": 94, "req_int3_17310281820887": 94, "req_int3_17310281820888": 94, "uptim": 94, "99": 94, "uninterrupt": 94, "req_int3_17310281820889": 94, "recoveri": 94, "req_int3_17310281820890": 94, "req_int3_17310281820891": 94, "upgrad": 94, "req_int3_17310281820892": 94, "req_int3_17310281820893": 94, "req_int3_17310281820894": 94, "presenc": 94, "req_int3_17310281820895": 94, "troubleshoot": [94, 110], "req_int3_1732197193": 97, "kavazov": [97, 98, 99, 101, 102, 103], "req_int3_1732216602": 97, "req_int3_1732216676": 97, "req_int3_1732216846": 97, "req_int3_1732216893": 97, "pllsrc": 97, "req_int3_1732216932": 97, "req_int3_1732217151": 97, "req_int3_1732217179": 97, "req_int3_1732217216": 97, "req_int3_1732217255": 97, "req_int3_1732217367": 97, "req_int3_1732217399": 97, "req_int3_1732217431": 97, "req_int3_1732217474": 97, "req_int3_1732217506": 97, "req_int3_1732092747": 98, "req_int3_1732355270": 98, "req_int3_1732355340": 98, "req_int3_1732355371": 98, "req_int3_1732230545": 98, "req_int3_1732230707": 98, "pllclk": 98, "text": [98, 102], "finput": 98, "IF": 98, "req_int3_1732355713": 98, "req_int3_1732375834": 98, "req_int3_1732356104": 98, "60": 98, "120": 98, "req_int3_1732356468": 98, "30": 98, "req_int3_1732356614": 98, "req_int3_1732217804": 99, "70": 99, "req_int3_1732374663": 99, "req_int3_1732229536": 99, "ppm": 99, "req_int3_1732229582": 99, "variat": 99, "nomin": 99, "req_int3_1732229641": 99, "10mw": 99, "req_int3_1732375246": 99, "constrain": 99, "req_int3_1732229721": 99, "recov": 99, "req_int3_1732966802": 101, "req_int3_1732966837": 101, "req_int3_1732966929": 101, "req_int3_1732966971": 101, "previous": 101, "req_int3_1732967007": 101, "req_int3_1732967046": 101, "cc1e": 101, "cc2e": 101, "cc3e": 101, "cc4e": 101, "req_int3_1732967080": 101, "req_int3_1732967114": 101, "req_int3_1732967149": 101, "outsid": [101, 103, 118], "req_int3_1732967196": 101, "req_int3_1732967373": 102, "req_int3_1732967420": 102, "req_int3_1733096231": 102, "req_int3_1733096491": 102, "req_int3_1733096547": 102, "req_int3_1733144970": 102, "req_int3_1733145222": 102, "a0": 102, "req_int3_1733145302": 102, "req_int3_1733145369": 102, "req_int3_1732967451": 102, "req_int3_1733146550": 102, "req_int3_1733146661": 102, "req_int3_1733146753": 102, "req_int3_1733146409": 102, "req_int3_1732968752": 102, "req_int3_1732968891": 102, "req_int3_1732968992": 102, "250": 102, "req_int3_1732969125": 102, "req_int3_1732969319": 102, "req_int3_1732969440": 102, "tim_ccer_cc3": 102, "tim_ccer_cc4": 102, "req_int3_1732969541": 102, "req_int3_1732969608": 102, "tim": 102, "f_tim": 102, "req_int3_1732970657": 102, "coordin": 102, "req_int3_1732971244": 102, "req_int3_1732971670": 102, "req_int3_1732971921": 103, "req_int3_1732972904": 103, "req_int3_1732972955": 103, "req_int3_1732972998": 103, "24": 103, "req_int3_1732973122": 103, "ambient": 103, "req_int3_1732973148": 103, "req_int3_1732973291": 103, "interf": 103, "req_int3_1732973338": 103, "clockinit": [105, 106], "req_int3_1732272300": 108, "murtic": [108, 109, 110, 112, 113, 114], "req_int3_1732147094": 108, "req_int3_1732226959": 108, "req_int3_1732314479": 108, "req_int3_1732314507": 108, "req_int3_1732314540": 108, "req_int3_1732314562": 108, "req_int3_1732314594": 108, "req_int3_1732314613": 108, "req_int3_1732314650": 108, "req_int3_1732314669": 108, "req_int3_1732314705": 108, "req_int3_1732314739": 108, "req_int3_1732314752": 108, "req_int3_1732314780": 108, "req_int3_1732314800": 108, "req_int3_1732314824": 108, "req_int3_1732314854": 108, "req_int3_1732227467": 108, "req_int3_1732315259": 108, "req_int3_1732315280": 108, "req_int3_1732315297": 108, "encapsul": 108, "reusabl": [108, 110], "req_int3_1732315323": 108, "req_int3_1732315350": 108, "req_int3_1732315372": 108, "paus": 108, "req_int3_1732315389": 108, "req_int3_1732149913": 109, "stmf2f411": 109, "req_int3_1732656386": 109, "altough": 109, "req_int3_1732225413": 109, "req_int3_1732225508": 109, "pheripher": 109, "req_int3_1732225887": 109, "req_int3_1732225921": 109, "req_int3_1732272672": 109, "req_int3_1732315465": 109, "req_int3_1732315482": 109, "req_int3_1732315503": 109, "req_int3_1732315520": 109, "req_int3_1732315545": 109, "req_int3_1732315564": 109, "req_int3_1732315584": 109, "req_int3_1732315610": 109, "req_int3_1732315631": 109, "req_int3_1732315648": 109, "req_int3_1732315668": 109, "req_int3_1732315686": 109, "req_int3_1732315702": 109, "electr": [109, 118], "req_int3_1732315719": 109, "0x01": [109, 110], "0x02": [109, 110], "incorrect": [109, 110], "0x03": 109, "0x04": 109, "unsupport": 109, "0x05": 109, "req_int3_1732230084": 109, "req_int3_1732656534": 110, "req_int3_1732656555": 110, "13kb": 110, "req_int3_1732315798": 110, "req_int3_1732315821": 110, "req_int3_1732315844": 110, "req_int3_1732229921": 110, "req_int3_1732315872": 110, "concis": 110, "comment": 110, "req_int3_1732315903": 110, "req_int3_1732315921": 110, "diagnosi": 110, "req_int3_1732315940": 110, "req_int3_1732315961": 110, "req_int3_1732315978": 110, "req_int3_1732789271": 112, "req_int3_1732789141": 112, "req_int3_1732789166": 112, "usart1_cr1": 112, "req_int3_1732793965": 112, "req_int3_1732789455": 112, "req_int3_1732789556": 112, "req_int3_1732789671": 112, "req_int3_1732789710": 112, "req_int3_1732789807": 112, "req_int3_1732794522": 112, "cohic": 112, "req_int3_1732789887": 112, "req_int3_1732789951": 112, "reciev": [112, 113], "req_int3_1732783938": 113, "req_int3_1732785337": 113, "req_int3_1732785381": 113, "req_int3_1732785452": 113, "req_int3_1732785522": 113, "req_int3_1732785580": 113, "req_int3_1732785686": 113, "receiev": 113, "req_int3_1732785721": 113, "req_int3_1732785783": 113, "req_int3_1732785864": 113, "req_int3_1732786316": 113, "propag": 113, "req_int3_1732785935": 113, "req_int3_1732797208": 113, "req_int3_1732797345": 113, "req_int3_1732794782": 113, "req_int3_1732786086": 113, "req_int3_1732786173": 113, "req_int3_1732786486": 113, "req_int3_1732786595": 113, "req_int3_1732786700": 113, "req_int3_1732786813": 113, "req_int3_1732787036": 113, "req_int3_1732787558": 113, "fplck": 113, "req_int3_1732787756": 113, "req_int3_1732787805": 113, "req_int3_1732787864": 113, "req_int3_1732787935": 113, "req_int3_1732787989": 113, "req_int3_1732788084": 113, "regit": 113, "req_int3_1732795059": 113, "lenght": 113, "req_int3_1732788145": 113, "req_int3_1732788245": 113, "req_int3_1732788324": 113, "req_int3_1732788446": 113, "req_int3_1732796410": 113, "af4": 113, "req_int3_1732796534": 113, "req_int3_1732796573": 113, "af5": 113, "af11": 113, "req_int3_1732790222": 114, "req_int3_1732790466": 114, "req_int3_1732790734": 114, "req_int3_1732790896": 114, "req_int3_1732790937": 114, "stm32f411xce": 118, "sheet": 118, "stm32f411ce": 118, "layout": 118, "deepblu": 118, "tutori": 118, "walkthrough": 118, "klein": 118, "cubeid": 118, "wokwi": 118, "stm32f103": 118, "renod": 118}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"welcom": 0, "4th": 0, "maasu": [0, 4], "internship": 0, "": 0, "document": [0, 1], "content": [0, 20, 33, 41, 44, 57, 58, 60, 69, 70, 77, 82, 86, 87, 91, 100, 104, 105, 106, 107, 111, 115, 117], "vscode": [1, 2], "setup": [1, 2, 5, 6], "git": 1, "guid": 1, "develop": [2, 5, 6, 21, 22, 34, 118], "environ": [2, 5, 6], "linux": 2, "instal": [2, 3], "lark": 2, "necessari": 2, "tool": [2, 3], "verifi": 3, "how": 4, "format": 4, "ssd": 4, "window": 5, "o": [6, 53], "base": 6, "instruct": 6, "frequent": 7, "ask": 7, "question": 7, "fundament": [8, 21], "lesson": [8, 18, 20, 27, 33, 41, 44, 49, 58, 59, 60], "The": [9, 51], "build": [9, 39], "process": [9, 12, 25, 39, 42, 55, 56], "cmsi": 10, "regist": [10, 12, 17, 23, 24, 25, 30, 31, 32, 37, 38, 39, 40, 46, 48, 52, 53, 54, 56], "definit": [10, 12], "introduct": [11, 12, 15, 21, 23, 26, 32, 34, 35, 36, 38, 39, 40, 42, 43, 50, 51], "stm32f411": [12, 16, 17, 18, 19, 21, 26, 28, 34, 38, 39, 42, 45, 46, 47, 48, 50, 54, 56], "overview": [12, 16, 18, 21, 24, 30, 31, 32, 34, 36, 39, 45, 46, 47, 48, 50, 51, 52, 54, 55, 56], "featur": [12, 34, 38, 39, 50, 52, 54, 56], "block": 12, "diagram": 12, "gpio": [12, 17, 21, 24, 31, 38, 46, 53, 54, 64, 91, 107], "clock": [12, 16, 23, 30, 34, 37, 45, 52, 54, 70, 79, 80, 81, 82], "initi": [12, 16, 23, 25, 30, 37, 40, 42, 45, 54, 55, 56, 70, 79, 80, 81, 82], "kei": [12, 18, 19, 21, 23, 25, 26, 30, 32, 35, 45, 46, 47, 48, 50, 51, 55, 56], "term": 12, "abbrevi": 12, "exampl": [12, 17, 18, 19, 24, 25, 26, 31, 32, 40, 42, 45, 46, 47, 48, 55], "pll": [12, 16, 30, 37, 45, 52], "configur": [12, 16, 17, 18, 19, 21, 23, 24, 25, 26, 30, 31, 32, 37, 38, 42, 45, 46, 47, 48, 52, 53], "import": [12, 13, 22, 54], "applic": [12, 18, 21, 34, 35, 50, 55], "our": 12, "case": [12, 26, 48, 55], "conclus": [12, 13, 19, 22, 23, 24, 25, 26, 34, 36, 50, 51, 52], "usart": [12, 19, 26, 32, 40, 48, 54, 56, 68, 95, 111], "serial": [12, 19, 32, 56], "commun": [12, 19, 26, 48, 56], "explain": 12, "concept": [12, 23, 30, 45], "stm32": [12, 35, 37, 39, 42, 45, 118], "set": [12, 17, 25, 26, 32, 48, 53], "data": [12, 17, 19, 31, 53, 56], "transmiss": [12, 56], "practic": [12, 17, 18, 21, 47, 48], "summari": [12, 39, 43, 45, 47, 48, 52], "resourc": [12, 118], "timer": [12, 18, 25, 34, 35, 42, 47, 54, 55, 77, 83, 84, 85, 86, 104], "pwm": [12, 18, 25, 34, 35, 42, 47, 54, 55], "output": [12, 17, 52, 53, 54], "capabl": [12, 34], "frequenc": [12, 23, 25, 55], "duti": [12, 25, 55], "cycl": [12, 25, 55], "enabl": [12, 25, 37], "disabl": [12, 25], "center": [12, 25, 55], "align": [12, 25, 55], "edg": [12, 25, 55], "mode": [12, 18, 21, 25, 40, 42, 47, 48, 53, 55, 56], "sdlc": [13, 22, 43], "v": [13, 22, 25, 29, 31, 36, 43, 48, 51, 55, 57], "model": [13, 22, 29, 36, 43, 51, 57], "design": 13, "verif": [13, 22, 57], "phase": [13, 22, 36, 43, 45, 51], "code": [13, 22, 43, 57], "valid": [13, 22, 43, 57], "principl": [13, 22, 51], "when": 13, "us": [13, 17, 26, 48, 55], "advantag": [13, 22, 36, 51], "disadvantag": [13, 22, 36], "glossari": 14, "about": 15, "job": 15, "obtain": 16, "100": [16, 23, 30, 45, 52], "mhz": [16, 23, 30, 45, 52], "from": [16, 23, 30, 52], "25": [16, 23, 30, 52, 55], "input": [16, 30, 52, 53, 54], "signific": 16, "thi": 16, "firmwar": 17, "mcu": [17, 21, 38, 39, 56], "1": [17, 39, 46, 56], "what": [17, 19], "i": [17, 19, 53], "2": [17, 39, 46, 47], "function": [17, 19, 35, 37, 42, 46, 47, 48, 53, 55, 56, 61, 63, 65, 67, 71, 73, 74, 76, 79, 80, 81, 83, 85, 88, 90, 92, 94, 97, 99, 101, 103, 108, 110, 112, 114], "3": 17, "odr": [17, 31], "bsrr": [17, 31], "4": [17, 39], "differ": 17, "between": 17, "bit": [17, 52, 53], "reset": [17, 52, 53], "5": [17, 39, 52], "toggl": 17, "an": 17, "led": [17, 46], "signal": [18, 47], "gener": [18, 24, 47, 53, 54, 55, 118], "monitor": [19, 32, 56], "transmit": 19, "send": 19, "charact": 19, "over": 19, "adna": [20, 69], "njuhovi\u0107": [20, 69], "microcontrol": [21, 39], "unit": [21, 39], "element": 21, "embed": [21, 22, 43], "optim": 21, "usag": 21, "takeawai": 21, "system": [22, 45, 52], "engin": [22, 43], "compon": 23, "systemcoreclockupd": [23, 37, 52], "step": [23, 30, 39, 40, 52], "oscil": [23, 52], "tim3": [25, 55], "common": [26, 48], "up": [26, 32, 48, 53], "demir": [27, 78], "hasi\u010di\u0107": [27, 78], "adjust": 30, "scenario": 31, "requir": [32, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117], "emina": [33, 87], "me\u0161i\u0107": [33, 87], "core": 34, "power": 34, "manag": 34, "peripher": [34, 37], "interfac": [34, 56], "debug": 34, "support": 34, "puls": [35, 42, 54, 55], "width": [35, 42, 54, 55], "modul": [35, 42, 54, 55, 77, 83, 84, 85, 86, 104], "high": [37, 52, 53], "speed": [37, 52, 53], "sourc": [37, 52], "low": [37, 52, 53], "rcc": [37, 52], "rcc_cr": [37, 52], "control": [37, 38, 46, 52, 56], "rcc_pllcfgr": [37, 52], "rcc_cfgr": [37, 52], "rcc_ahb1enr": 37, "rcc_apb1enr": 37, "rcc_apb2enr": 37, "advanc": 38, "smt32f411": 39, "histor": 39, "fact": 39, "characterist": [39, 40], "addit": 39, "detail": 39, "univers": [40, 54], "synchron": [40, 48, 54, 56], "asynchron": [40, 48, 54, 56], "receiv": [40, 54], "transmitt": [40, 54], "baud": [40, 56], "rate": [40, 56], "oversampl": [40, 56], "lamija": [41, 96], "fati\u0107": [41, 96], "ca": 42, "ea": 42, "stage": 43, "methodologi": 43, "written": [44, 106], "each": [44, 106], "intern": [44, 52, 106], "lock": [45, 53], "loop": 45, "pa9": 46, "button": 46, "muhibija": [49, 105], "kavazovi\u0107": [49, 105], "hsi": 52, "hse": 52, "extern": 52, "lsi": 52, "lse": 52, "pllm": 52, "0": 52, "plln": 52, "14": 52, "6": 52, "pllp": 52, "17": 52, "16": 52, "sw": 52, "switch": 52, "statu": 52, "hpre": 52, "ahb": 52, "prescal": [52, 55], "ppre1": 52, "apb": 52, "ppre2": 52, "purpos": [53, 54], "port": 53, "gpiox_mod": 53, "gpiox_otyp": 53, "type": 53, "gpiox_ospeedr": 53, "gpiox_pupdr": 53, "pull": 53, "down": 53, "gpiox_idr": 53, "gpiox_odr": 53, "gpiox_bsrr": 53, "gpiox_lckr": 53, "altern": 53, "select": 53, "gpiox_afrl": 53, "gpiox_afrh": 53, "paramet": 55, "calcul": 55, "20": 55, "khz": 55, "descript": 56, "cr1": 56, "usart_cr1_over8": 56, "recept": 56, "connect": 56, "left": 57, "side": 57, "right": 57, "middl": 57, "pro": 57, "con": 57, "semin": [58, 115], "murti\u0107": [58, 115], "tarik": [59, 116], "sinanovi\u0107": [59, 116], "inform": [62, 66, 72, 75, 80, 84, 89, 93, 98, 102, 109, 113], "non": [63, 67, 73, 76, 81, 85, 90, 94, 99, 103, 110, 114], "clockinit": 100, "refer": 118, "program": 118, "research": 118, "learn": 118}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.viewcode": 1, "sphinx": 60}, "alltitles": {"Welcome to 4th MAASU Internship\u2019s documentation!": [[0, "welcome-to-4th-maasu-internship-s-documentation"]], "Contents:": [[0, null], [20, null], [33, null], [41, null], [44, null], [57, "contents"], [58, null], [60, null], [69, null], [70, null], [77, null], [82, null], [86, null], [87, null], [91, null], [100, null], [104, null], [105, null], [106, null], [107, null], [111, null], [115, null], [117, null]], "VSCode Setup": [[1, "vscode-setup"]], "Documentation": [[1, "documentation"]], "Git Setup Guide": [[1, "git-setup-guide"]], "Development Environment Setup for Linux": [[2, "development-environment-setup-for-linux"]], "Installing VSCode and Lark": [[2, "installing-vscode-and-lark"]], "Installing the necessary tools": [[2, "installing-the-necessary-tools"]], "Verify installed tools": [[3, "verify-installed-tools"]], "How to Format the MAASU SSD": [[4, "how-to-format-the-maasu-ssd"]], "Development Environment Setup for Windows": [[5, "development-environment-setup-for-windows"]], "Development Environment Setup": [[6, "development-environment-setup"]], "OS-based instructions": [[6, null]], "Frequently Asked Questions": [[7, "frequently-asked-questions"]], "Fundamentals": [[8, "fundamentals"]], "Lessons": [[8, null], [60, "lessons"]], "The Build Process": [[9, "the-build-process"]], "CMSIS and Register Definitions": [[10, "cmsis-and-register-definitions"]], "Introduction": [[11, "introduction"], [12, "introduction"], [15, "introduction"], [23, "introduction"], [26, "introduction"], [32, "introduction"], [34, "introduction"], [36, "introduction"], [38, "introduction"], [40, "introduction"], [42, "introduction"], [43, "introduction"], [51, "introduction"]], "STM32F411 Overview": [[12, "stm32f411-overview"], [21, "stm32f411-overview"], [34, "stm32f411-overview"], [50, "stm32f411-overview"]], "Features": [[12, "features"], [54, "features"]], "Block Diagram": [[12, "block-diagram"]], "Introduction to GPIO": [[12, "introduction-to-gpio"], [21, "introduction-to-gpio"]], "Introduction to clock Initialization": [[12, "introduction-to-clock-initialization"]], "Key Terms and Abbreviations": [[12, "key-terms-and-abbreviations"]], "Example PLL Configuration": [[12, "example-pll-configuration"]], "Importance of Clock Initialization": [[12, "importance-of-clock-initialization"]], "Application in Our Case": [[12, "application-in-our-case"]], "Conclusion": [[12, "conclusion"], [13, "conclusion"], [19, "conclusion"], [22, "conclusion"], [23, "conclusion"], [24, "conclusion"], [25, "conclusion"], [26, "conclusion"], [34, "conclusion"], [36, "conclusion"], [50, "conclusion"], [51, "conclusion"], [52, "conclusion"]], "Introduction to USART": [[12, "introduction-to-usart"]], "Serial Communication Explained": [[12, "serial-communication-explained"]], "Key Concepts": [[12, "key-concepts"], [12, "id1"]], "Configuring USART on STM32": [[12, "configuring-usart-on-stm32"]], "Setting USART Configuration": [[12, "setting-usart-configuration"]], "Data Transmission": [[12, "data-transmission"], [56, "data-transmission"]], "Practical Application": [[12, "practical-application"]], "Register Definitions": [[12, "register-definitions"]], "Summary": [[12, "summary"], [12, "id2"], [43, "summary"], [45, "summary"], [47, "summary"], [48, "summary"], [52, "summary"]], "Resources": [[12, "resources"], [118, "resources"]], "Introduction to Timer": [[12, "introduction-to-timer"]], "PWM Output Capabilities of STM32 Timers": [[12, "id3"]], "Initialization Process": [[12, "initialization-process"], [25, "initialization-process"]], "Setting PWM Frequency": [[12, "setting-pwm-frequency"], [25, "setting-pwm-frequency"]], "Configuring Duty Cycle": [[12, "configuring-duty-cycle"], [25, "configuring-duty-cycle"]], "Enabling and Disabling PWM Output": [[12, "enabling-and-disabling-pwm-output"]], "Center-Aligned and Edge-Aligned Modes": [[12, "center-aligned-and-edge-aligned-modes"]], "Examples for Setting Frequency and Duty Cycle": [[12, "examples-for-setting-frequency-and-duty-cycle"]], "SDLC V-Model": [[13, "sdlc-v-model"]], "V-Model Design": [[13, "v-model-design"]], "Verification Phases": [[13, "verification-phases"], [22, "verification-phases"]], "Coding Phases": [[13, "coding-phases"], [22, "coding-phases"]], "Validation Phases": [[13, "validation-phases"], [22, "validation-phases"]], "Importance of V-Model": [[13, "importance-of-v-model"], [22, "importance-of-v-model"]], "Principles of V-Model": [[13, "principles-of-v-model"], [22, "principles-of-v-model"]], "When to Use the V-Model?": [[13, "when-to-use-the-v-model"]], "Advantages of V-Model": [[13, "advantages-of-v-model"]], "Disadvantages of V-Model": [[13, "disadvantages-of-v-model"]], "Glossary": [[14, "glossary"]], "About the job": [[15, "about-the-job"]], "Clock Initialization": [[16, "clock-initialization"], [23, "clock-initialization"], [54, "clock-initialization"]], "Overview of Clock Initialization in the STM32F411": [[16, "overview-of-clock-initialization-in-the-stm32f411"]], "Configuring the PLL to Obtain 100 MHz from a 25 MHz Input": [[16, "configuring-the-pll-to-obtain-100-mhz-from-a-25-mhz-input"]], "Significance of This Configuration": [[16, "significance-of-this-configuration"]], "GPIO Firmware for STM32F411 MCU": [[17, "gpio-firmware-for-stm32f411-mcu"]], "1. What is GPIO?": [[17, "what-is-gpio"]], "2. GPIO Functionality and Configuration": [[17, "gpio-functionality-and-configuration"]], "3. GPIO Output Registers: ODR and BSRR": [[17, "gpio-output-registers-odr-and-bsrr"]], "4. Differences Between ODR (Output Data Register) and BSRR (Bit Set/Reset Register)": [[17, "differences-between-odr-output-data-register-and-bsrr-bit-set-reset-register"]], "5. Practical Example: Toggling an LED Using ODR and BSRR": [[17, "practical-example-toggling-an-led-using-odr-and-bsrr"]], "Timer Lesson": [[18, "timer-lesson"]], "Overview of Timers": [[18, "overview-of-timers"]], "Timer Modes in STM32F411": [[18, "timer-modes-in-stm32f411"]], "Key Timer Configurations for PWM Signal Generation": [[18, "key-timer-configurations-for-pwm-signal-generation"]], "Practical Example: Configuring PWM Signal Generation": [[18, "practical-example-configuring-pwm-signal-generation"]], "Applications of PWM Generation": [[18, "applications-of-pwm-generation"]], "USART Functionalities for the STM32F411": [[19, "usart-functionalities-for-the-stm32f411"]], "What is USART?": [[19, "what-is-usart"]], "Key Configurations for USART Communication": [[19, "key-configurations-for-usart-communication"], [26, "key-configurations-for-usart-communication"]], "Example: Configuring USART for Serial Monitor Communication": [[19, "example-configuring-usart-for-serial-monitor-communication"]], "Transmitting Data: Sending a Character Over USART": [[19, "transmitting-data-sending-a-character-over-usart"]], "Lessons by Adna Njuhovi\u0107": [[20, "lessons-by-adna-njuhovic"]], "MCU (Microcontroller Unit)": [[21, "mcu-microcontroller-unit"]], "Fundamental Elements": [[21, "fundamental-elements"]], "GPIO Modes and Configurations": [[21, "gpio-modes-and-configurations"]], "Configuring GPIO in Embedded Development": [[21, "configuring-gpio-in-embedded-development"]], "GPIO in Practical Applications": [[21, "gpio-in-practical-applications"]], "Optimizing GPIO Usage": [[21, "optimizing-gpio-usage"]], "Key Takeaways": [[21, "key-takeaways"]], "V Model in Embedded Systems Engineering": [[22, "v-model-in-embedded-systems-engineering"]], "SDLC V-model": [[22, "sdlc-v-model"]], "Development Phases": [[22, "development-phases"]], "Advantages and Disadvantages of V-Model": [[22, "advantages-and-disadvantages-of-v-model"]], "Key Concepts and Components": [[23, "key-concepts-and-components"]], "Key Registers and Configurations": [[23, "key-registers-and-configurations"]], "SystemCoreClockUpdate()": [[23, "systemcoreclockupdate"], [52, "systemcoreclockupdate"]], "Steps to Configure the Frequency of 100 MHz from a 25 MHz Oscillator Frequency": [[23, "steps-to-configure-the-frequency-of-100-mhz-from-a-25-mhz-oscillator-frequency"]], "GPIO": [[24, "gpio"], [53, "gpio"]], "General Overview of GPIO": [[24, "general-overview-of-gpio"]], "GPIO Registers": [[24, "gpio-registers"]], "Example Configurations": [[24, "example-configurations"]], "Timer": [[25, "timer"], [55, "timer"]], "Enabling/Disabling PWM": [[25, "enabling-disabling-pwm"]], "Modes: Center-Aligned vs Edge-Aligned": [[25, "modes-center-aligned-vs-edge-aligned"]], "Example: Configuring TIM3 for PWM": [[25, "example-configuring-tim3-for-pwm"]], "Key Timer Registers": [[25, "key-timer-registers"]], "USART": [[26, "usart"], [56, "usart"]], "Common Use Cases:": [[26, "common-use-cases"]], "USART Configuration on STM32F411": [[26, "usart-configuration-on-stm32f411"]], "Example: Setting Up USART for Communication": [[26, "example-setting-up-usart-for-communication"]], "Lessons by Demir Hasi\u010di\u0107": [[27, "lessons-by-demir-hasicic"]], "STM32F411": [[28, "stm32f411"], [54, "stm32f411"]], "V-model": [[29, "v-model"]], "Clock Initialization Overview": [[30, "clock-initialization-overview"]], "Key Concepts of Clock Initialization": [[30, "key-concepts-of-clock-initialization"]], "Configuring the PLL for 100 MHz from 25 MHz Input": [[30, "configuring-the-pll-for-100-mhz-from-25-mhz-input"]], "Steps for Configuration": [[30, "steps-for-configuration"]], "Register Adjustments": [[30, "register-adjustments"]], "GPIO Overview": [[31, "gpio-overview"]], "GPIO Configuration": [[31, "gpio-configuration"]], "GPIO Data Registers": [[31, "gpio-data-registers"]], "ODR vs. BSRR Registers": [[31, "odr-vs-bsrr-registers"]], "Example Scenarios": [[31, "example-scenarios"]], "USART Overview": [[32, "usart-overview"]], "Key Configurations": [[32, "key-configurations"], [48, "key-configurations"]], "Required Registers and Settings": [[32, "required-registers-and-settings"]], "Example: Setting Up USART for a Serial Monitor": [[32, "example-setting-up-usart-for-a-serial-monitor"]], "Lessons by Emina Me\u0161i\u0107": [[33, "lessons-by-emina-mesic"]], "Core Features": [[34, "core-features"]], "Clock and Power Management": [[34, "clock-and-power-management"]], "Peripheral Interfaces": [[34, "peripheral-interfaces"]], "Timers and PWM Capabilities": [[34, "timers-and-pwm-capabilities"]], "Debugging and Development Support": [[34, "debugging-and-development-support"]], "Applications": [[34, "applications"], [50, "applications"]], "Timers in STM32": [[35, "timers-in-stm32"]], "Key Timer Functions and Applications": [[35, "key-timer-functions-and-applications"]], "Introduction to PWM (Pulse Width Modulation)": [[35, "introduction-to-pwm-pulse-width-modulation"]], "V-Model Overview": [[36, "v-model-overview"], [51, "v-model-overview"]], "Phases of the V-Model": [[36, "phases-of-the-v-model"]], "Advantages of the V-Model:": [[36, "advantages-of-the-v-model"]], "Disadvantages of the V-Model:": [[36, "disadvantages-of-the-v-model"]], "STM32 Clock Initialization": [[37, "stm32-clock-initialization"]], "High-Speed Clock Sources": [[37, "high-speed-clock-sources"], [52, "high-speed-clock-sources"]], "Low-Speed Clock Sources": [[37, "low-speed-clock-sources"], [52, "low-speed-clock-sources"]], "RCC Register": [[37, "rcc-register"]], "RCC_CR (Clock Control Register)": [[37, "rcc-cr-clock-control-register"]], "RCC_PLLCFGR (PLL Configuration Register)": [[37, "rcc-pllcfgr-pll-configuration-register"], [52, "rcc-pllcfgr-pll-configuration-register"]], "RCC_CFGR (Clock Configuration Register)": [[37, "rcc-cfgr-clock-configuration-register"]], "RCC_AHB1ENR, RCC_APB1ENR, RCC_APB2ENR (Peripheral Clock Enable Registers)": [[37, "rcc-ahb1enr-rcc-apb1enr-rcc-apb2enr-peripheral-clock-enable-registers"]], "SystemCoreClockUpdate() Function": [[37, "systemcoreclockupdate-function"]], "Configuration of the PLL": [[37, "configuration-of-the-pll"]], "GPIO for STM32F411 MCU": [[38, "gpio-for-stm32f411-mcu"]], "Configurations": [[38, "configurations"]], "Registers for GPIO Control": [[38, "registers-for-gpio-control"]], "Advanced GPIO Features": [[38, "advanced-gpio-features"]], "SMT32F411 Overview": [[39, "smt32f411-overview"]], "1. Introduction to STM32 Microcontroller Units (MCUs)": [[39, "introduction-to-stm32-microcontroller-units-mcus"]], "1.1 Historical Fact": [[39, "historical-fact"]], "1.2 STM32F411 Characteristics": [[39, "stm32f411-characteristics"]], "Additional Features:": [[39, "additional-features"]], "2. Registers in STM32F411": [[39, "registers-in-stm32f411"]], "4. Build Process": [[39, "build-process"]], "4.1 Steps in the Build Process": [[39, "steps-in-the-build-process"]], "4.2 Detailed Build Process": [[39, "detailed-build-process"]], "5. Summary": [[39, "summary"]], "Universal Synchronous Asynchronous Receiver Transmitter (USART)": [[40, "universal-synchronous-asynchronous-receiver-transmitter-usart"]], "USART Characteristics": [[40, "usart-characteristics"]], "USART Modes": [[40, "usart-modes"], [56, "usart-modes"]], "Baud Rate": [[40, "baud-rate"]], "Oversampling": [[40, "oversampling"]], "Registers": [[40, "registers"]], "USART Initialization Steps": [[40, "usart-initialization-steps"]], "Example": [[40, "example"], [42, "example"]], "Lessons by Lamija Fati\u0107": [[41, "lessons-by-lamija-fatic"]], "STM32F411 Timer": [[42, "stm32f411-timer"]], "Functionalities of STM32 Timer": [[42, "functionalities-of-stm32-timer"]], "Pulse Width Modulation (PWM)": [[42, "pulse-width-modulation-pwm"]], "Process of Initialization": [[42, "process-of-initialization"]], "Configuration": [[42, "configuration"]], "CA and EA Modes": [[42, "ca-and-ea-modes"]], "V-Model in Embedded Engineering": [[43, "v-model-in-embedded-engineering"]], "SDLC Stages": [[43, "sdlc-stages"]], "SDLC Methodologies": [[43, "sdlc-methodologies"]], "V-Model SDLC Methodology": [[43, "v-model-sdlc-methodology"]], "Phases": [[43, "phases"]], "Coding": [[43, "coding"]], "Validation Phase": [[43, "validation-phase"]], "Lessons written by each intern": [[44, "lessons-written-by-each-intern"]], "Clock Initialization on STM32F411": [[45, "clock-initialization-on-stm32f411"]], "Overview of Clock Initialization": [[45, "overview-of-clock-initialization"]], "Key Concepts in STM32 Clock System": [[45, "key-concepts-in-stm32-clock-system"]], "Phase-Locked Loop (PLL) Configuration": [[45, "phase-locked-loop-pll-configuration"]], "Example Configuration for 100 MHz Clock": [[45, "example-configuration-for-100-mhz-clock"]], "GPIO on STM32F411": [[46, "gpio-on-stm32f411"]], "Overview of GPIO Functionality": [[46, "overview-of-gpio-functionality"]], "Key Configurations of GPIO on STM32F411": [[46, "key-configurations-of-gpio-on-stm32f411"]], "Registers for GPIO Configuration": [[46, "registers-for-gpio-configuration"]], "Examples": [[46, "examples"]], "Example 1: Configure PA9 for LED Control": [[46, "example-1-configure-pa9-for-led-control"]], "Example 2: Configure PA9 for a Button": [[46, "example-2-configure-pa9-for-a-button"]], "Timer on STM32F411": [[47, "timer-on-stm32f411"]], "Overview of Timer Functionality": [[47, "overview-of-timer-functionality"]], "Timer Modes": [[47, "timer-modes"]], "Key Configurations for PWM Signal Generation": [[47, "key-configurations-for-pwm-signal-generation"]], "Practical Example: Configuring PWM on Timer 2": [[47, "practical-example-configuring-pwm-on-timer-2"]], "USART on STM32F411": [[48, "usart-on-stm32f411"]], "Overview of USART Functionality": [[48, "overview-of-usart-functionality"]], "Common Use Cases": [[48, "common-use-cases"]], "USART Modes: Synchronous vs Asynchronous": [[48, "usart-modes-synchronous-vs-asynchronous"]], "Registers and Settings for USART Communication": [[48, "registers-and-settings-for-usart-communication"]], "Practical Example: Setting Up USART for Asynchronous Communication": [[48, "practical-example-setting-up-usart-for-asynchronous-communication"]], "Lessons by Muhibija Kavazovi\u0107": [[49, "lessons-by-muhibija-kavazovic"], [49, null]], "Introduction to STM32F411": [[50, "introduction-to-stm32f411"]], "Key Features": [[50, "key-features"]], "The V-Model Phases:": [[51, "the-v-model-phases"]], "Key Principles": [[51, "key-principles"]], "Advantages": [[51, "advantages"]], "Clock": [[52, "clock"]], "Overview": [[52, "overview"], [55, "overview"], [56, "overview"]], "HSI (High-Speed Internal Oscillator)": [[52, "hsi-high-speed-internal-oscillator"]], "HSE (High-Speed External Oscillator)": [[52, "hse-high-speed-external-oscillator"]], "LSI (Low-Speed Internal Oscillator)": [[52, "lsi-low-speed-internal-oscillator"]], "LSE (Low-Speed External Oscillator)": [[52, "lse-low-speed-external-oscillator"]], "RCC (Reset and Clock Control) Register": [[52, "rcc-reset-and-clock-control-register"]], "RCC_CR Features:": [[52, "rcc-cr-features"]], "PLLM (Bits 5:0)": [[52, "pllm-bits-5-0"]], "PLLN (Bits 14:6)": [[52, "plln-bits-14-6"]], "PLLP (Bits 17:16)": [[52, "pllp-bits-17-16"]], "RCC Clock Configuration Register (RCC_CFGR)": [[52, "rcc-clock-configuration-register-rcc-cfgr"]], "SW (System Clock Switch)": [[52, "sw-system-clock-switch"]], "SWS (System Clock Switch Status)": [[52, "sws-system-clock-switch-status"]], "HPRE (AHB Prescaler)": [[52, "hpre-ahb-prescaler"]], "PPRE1 (APB Low-Speed Prescaler)": [[52, "ppre1-apb-low-speed-prescaler"]], "PPRE2 (APB High-Speed Prescaler)": [[52, "ppre2-apb-high-speed-prescaler"]], "Steps to Configure Clock for 100 MHz Output from 25 MHz Input": [[52, "steps-to-configure-clock-for-100-mhz-output-from-25-mhz-input"]], "General-Purpose I/O (GPIO) Port Registers": [[53, "general-purpose-i-o-gpio-port-registers"]], "Configuration Registers": [[53, "configuration-registers"]], "GPIOx_MODER (Mode Register)": [[53, "gpiox-moder-mode-register"]], "GPIOx_OTYPER (Output Type Register)": [[53, "gpiox-otyper-output-type-register"]], "GPIOx_OSPEEDR (Output Speed Register)": [[53, "gpiox-ospeedr-output-speed-register"]], "GPIOx_PUPDR (Pull-up/Pull-down Register)": [[53, "gpiox-pupdr-pull-up-pull-down-register"]], "Data Registers": [[53, "data-registers"]], "GPIOx_IDR (Input Data Register)": [[53, "gpiox-idr-input-data-register"]], "GPIOx_ODR (Output Data Register)": [[53, "gpiox-odr-output-data-register"]], "Set/Reset Register": [[53, "set-reset-register"]], "GPIOx_BSRR (Bit Set/Reset Register)": [[53, "gpiox-bsrr-bit-set-reset-register"]], "Lock Register": [[53, "lock-register"]], "GPIOx_LCKR (Lock Register)": [[53, "gpiox-lckr-lock-register"]], "Alternate Function Selection Registers": [[53, "alternate-function-selection-registers"]], "GPIOx_AFRL (Alternate Function Low Register)": [[53, "gpiox-afrl-alternate-function-low-register"]], "GPIOx_AFRH (Alternate Function High Register)": [[53, "gpiox-afrh-alternate-function-high-register"]], "GPIO (General-Purpose Input/Output)": [[54, "gpio-general-purpose-input-output"]], "USART (Universal Synchronous/Asynchronous Receiver-Transmitter)": [[54, "usart-universal-synchronous-asynchronous-receiver-transmitter"]], "Timer and PWM (Pulse Width Modulation)": [[54, "timer-and-pwm-pulse-width-modulation"]], "Overview of Register Importance": [[54, "overview-of-register-importance"]], "Timer Functionalities": [[55, "timer-functionalities"]], "Timer Use Cases": [[55, "timer-use-cases"]], "PWM (Pulse Width Modulation)": [[55, "pwm-pulse-width-modulation"]], "Key PWM Parameters": [[55, "key-pwm-parameters"]], "PWM Applications": [[55, "pwm-applications"]], "PWM Initialization Process": [[55, "pwm-initialization-process"]], "Timer Frequency and Prescaler Calculation": [[55, "timer-frequency-and-prescaler-calculation"]], "Duty Cycle Calculation": [[55, "duty-cycle-calculation"]], "Center-Aligned vs. Edge-Aligned Mode": [[55, "center-aligned-vs-edge-aligned-mode"]], "Example: Generating a 20 kHz PWM with a 25% Duty Cycle on TIM3": [[55, "example-generating-a-20-khz-pwm-with-a-25-duty-cycle-on-tim3"]], "USART \u2013 Functional Description": [[56, "usart-functional-description"]], "USART \u2013 Key Features": [[56, "usart-key-features"]], "USART Interfaces on STM32F411": [[56, "usart-interfaces-on-stm32f411"]], "Asynchronous Mode:": [[56, "asynchronous-mode"]], "Synchronous Mode:": [[56, "synchronous-mode"]], "USART Baud Rate": [[56, "usart-baud-rate"]], "USART Oversampling": [[56, "usart-oversampling"]], "CR1 (Control Register 1)": [[56, "cr1-control-register-1"]], "USART_CR1_OVER8 (Oversampling Mode)": [[56, "usart-cr1-over8-oversampling-mode"]], "Data Reception": [[56, "data-reception"]], "USART Communication Initialization Process": [[56, "usart-communication-initialization-process"]], "Connecting a Serial Monitor to the MCU": [[56, "connecting-a-serial-monitor-to-the-mcu"]], "V-Model": [[57, "v-model"]], "Verification (Left Side of the V)": [[57, "verification-left-side-of-the-v"]], "Validation (Right Side of the V)": [[57, "validation-right-side-of-the-v"]], "Coding (Middle of the V)": [[57, "coding-middle-of-the-v"]], "Pros of the V-Model": [[57, "pros-of-the-v-model"]], "Cons of the V-Model": [[57, "cons-of-the-v-model"]], "Lessons by Semin Murti\u0107": [[58, "lessons-by-semin-murtic"]], "Lessons by Tarik Sinanovi\u0107": [[59, "lessons-by-tarik-sinanovic"]], "Functional Requirements": [[61, "functional-requirements"], [65, "functional-requirements"], [71, "functional-requirements"], [74, "functional-requirements"], [88, "functional-requirements"], [92, "functional-requirements"]], "Informational Requirements": [[62, "informational-requirements"], [72, "informational-requirements"], [75, "informational-requirements"], [89, "informational-requirements"], [93, "informational-requirements"]], "Non-Functional Requirements": [[63, "non-functional-requirements"], [73, "non-functional-requirements"], [76, "non-functional-requirements"]], "Requirements for GPIO": [[64, "requirements-for-gpio"]], "Requirements:": [[64, null], [68, null]], "Informational requirements": [[66, "informational-requirements"], [98, "informational-requirements"], [102, "informational-requirements"], [109, "informational-requirements"], [113, "informational-requirements"]], "Non-functional requirements": [[67, "non-functional-requirements"], [99, "non-functional-requirements"], [103, "non-functional-requirements"]], "Requirements for USART": [[68, "requirements-for-usart"]], "Requirements by Adna Njuhovi\u0107": [[69, "requirements-by-adna-njuhovic"]], "Clock Initialization Requirements": [[70, "clock-initialization-requirements"], [82, "clock-initialization-requirements"]], "Timer Module Requirements": [[77, "timer-module-requirements"], [86, "timer-module-requirements"], [104, "timer-module-requirements"]], "Requirements by Demir Hasi\u010di\u0107": [[78, "requirements-by-demir-hasicic"]], "Functional Requirements for the Clock Initialization Function": [[79, "functional-requirements-for-the-clock-initialization-function"]], "Informational Requirements for Clock Initialization Function": [[80, "informational-requirements-for-clock-initialization-function"]], "Non-Functional Requirements for the Clock Initialization Function": [[81, "non-functional-requirements-for-the-clock-initialization-function"]], "Functional Requirements for the Timer Module": [[83, "functional-requirements-for-the-timer-module"]], "Informational Requirements for the Timer Module": [[84, "informational-requirements-for-the-timer-module"]], "Non-Functional Requirements for the Timer Module": [[85, "non-functional-requirements-for-the-timer-module"]], "Requirements by Emina Me\u0161i\u0107": [[87, "requirements-by-emina-mesic"]], "Non-functional Requirements": [[90, "non-functional-requirements"], [94, "non-functional-requirements"]], "GPIO Requirements": [[91, "gpio-requirements"], [107, "gpio-requirements"]], "USART requirements": [[95, "usart-requirements"]], "Requirements by Lamija Fati\u0107": [[96, "requirements-by-lamija-fatic"]], "Functional requirements": [[97, "functional-requirements"], [101, "functional-requirements"], [108, "functional-requirements"], [112, "functional-requirements"]], "ClockInit Requirements": [[100, "clockinit-requirements"]], "Requirements by Muhibija Kavazovi\u0107": [[105, "requirements-by-muhibija-kavazovic"]], "Requirements written by each intern": [[106, "requirements-written-by-each-intern"]], "Non-Functional requirements": [[110, "non-functional-requirements"], [114, "non-functional-requirements"]], "USART Requirements": [[111, "usart-requirements"]], "Requirements by Semin Murti\u0107": [[115, "requirements-by-semin-murtic"]], "Requirements by Tarik Sinanovi\u0107": [[116, "requirements-by-tarik-sinanovic"]], "Requirements": [[117, "requirements"]], "General STM32 References": [[118, "general-stm32-references"]], "Programming and Development Resources": [[118, "programming-and-development-resources"]], "Research and Learning Resources": [[118, "research-and-learning-resources"]]}, "indexentries": {}})