#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Nov 07 20:46:03 2022
# Process ID: 21216
# Current directory: C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.runs/synth_1
# Command line: vivado.exe -log test_env.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_env.tcl
# Log file: C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.runs/synth_1/test_env.vds
# Journal file: C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source test_env.tcl -notrace
Command: synth_design -top test_env -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 516 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 281.555 ; gain = 71.316
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_env' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/test_env.vhd:21]
INFO: [Synth 8-638] synthesizing module 'RX_FSM' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:47]
WARNING: [Synth 8-614] signal 'BAUD_CNT' is read in the process but is not in the sensitivity list [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:105]
WARNING: [Synth 8-614] signal 'RX' is read in the process but is not in the sensitivity list [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:105]
WARNING: [Synth 8-614] signal 'BIT_CNT' is read in the process but is not in the sensitivity list [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:105]
INFO: [Synth 8-4471] merging register 'BAUD_CNT_reg[3:0]' into 'BAUD_CNT_reg[3:0]' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'RX_FSM' (1#1) [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:47]
WARNING: [Synth 8-3848] Net TX in module/entity test_env does not have driver. [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/test_env.vhd:14]
WARNING: [Synth 8-3848] Net an in module/entity test_env does not have driver. [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/test_env.vhd:16]
WARNING: [Synth 8-3848] Net cat in module/entity test_env does not have driver. [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/test_env.vhd:17]
WARNING: [Synth 8-3848] Net Reset in module/entity test_env does not have driver. [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/test_env.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'test_env' (2#1) [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/test_env.vhd:21]
WARNING: [Synth 8-3331] design test_env has unconnected port TX
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port an[3]
WARNING: [Synth 8-3331] design test_env has unconnected port an[2]
WARNING: [Synth 8-3331] design test_env has unconnected port an[1]
WARNING: [Synth 8-3331] design test_env has unconnected port an[0]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[6]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[5]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[4]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[3]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[2]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[1]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[0]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 319.031 ; gain = 108.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rxmodule:RST to constant 0 [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/test_env.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 319.031 ; gain = 108.793
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/constrs_1/imports/AC/Basys3_test_env.xdc]
Finished Parsing XDC File [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/constrs_1/imports/AC/Basys3_test_env.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/constrs_1/imports/AC/Basys3_test_env.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_env_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_env_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 618.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "BAUD_CNT_reg4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'BIT_CNT_reg' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'RX_DATA_reg' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:118]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_env 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module RX_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design test_env has unconnected port TX
WARNING: [Synth 8-3331] design test_env has unconnected port led[15]
WARNING: [Synth 8-3331] design test_env has unconnected port led[14]
WARNING: [Synth 8-3331] design test_env has unconnected port led[13]
WARNING: [Synth 8-3331] design test_env has unconnected port led[12]
WARNING: [Synth 8-3331] design test_env has unconnected port led[11]
WARNING: [Synth 8-3331] design test_env has unconnected port led[10]
WARNING: [Synth 8-3331] design test_env has unconnected port led[9]
WARNING: [Synth 8-3331] design test_env has unconnected port led[8]
WARNING: [Synth 8-3331] design test_env has unconnected port an[3]
WARNING: [Synth 8-3331] design test_env has unconnected port an[2]
WARNING: [Synth 8-3331] design test_env has unconnected port an[1]
WARNING: [Synth 8-3331] design test_env has unconnected port an[0]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[6]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[5]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[4]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[3]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[2]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[1]
WARNING: [Synth 8-3331] design test_env has unconnected port cat[0]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[4]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[3]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[2]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[1]
WARNING: [Synth 8-3331] design test_env has unconnected port btn[0]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[15]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[14]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[13]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[12]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[11]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[10]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[9]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[8]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[7]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[6]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[5]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[4]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[3]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[2]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[1]
WARNING: [Synth 8-3331] design test_env has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (rxmodule/BAUD_CNT_reg[3]__1) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rxmodule/BAUD_CNT_reg[2]__1) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rxmodule/BAUD_CNT_reg[1]__1) is unused and will be removed from module test_env.
WARNING: [Synth 8-3332] Sequential element (rxmodule/BAUD_CNT_reg[0]__1) is unused and will be removed from module test_env.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net rxmodule/BAUD_CNT[3] with 1st driver pin 'rxmodule/BAUD_CNT_reg[3]__0/Q' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rxmodule/BAUD_CNT[3] with 2nd driver pin 'rxmodule/BAUD_CNT_reg[3]/Q' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:112]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rxmodule/BAUD_CNT[2] with 1st driver pin 'rxmodule/BAUD_CNT_reg[2]__0/Q' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rxmodule/BAUD_CNT[2] with 2nd driver pin 'rxmodule/BAUD_CNT_reg[2]/Q' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:112]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rxmodule/BAUD_CNT[1] with 1st driver pin 'rxmodule/BAUD_CNT_reg[1]__0/Q' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rxmodule/BAUD_CNT[1] with 2nd driver pin 'rxmodule/BAUD_CNT_reg[1]/Q' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:112]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rxmodule/BAUD_CNT[0] with 1st driver pin 'rxmodule/BAUD_CNT_reg[0]__0/Q' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:74]
CRITICAL WARNING: [Synth 8-3352] multi-driven net rxmodule/BAUD_CNT[0] with 2nd driver pin 'rxmodule/BAUD_CNT_reg[0]/Q' [C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.srcs/sources_1/new/RX_FSM.vhd:112]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     3|
|3     |LUT2  |     4|
|4     |LUT3  |     9|
|5     |LUT4  |    14|
|6     |LUT5  |     6|
|7     |LUT6  |    12|
|8     |FDRE  |    22|
|9     |LD    |    11|
|10    |IBUF  |     2|
|11    |OBUF  |     8|
|12    |OBUFT |    20|
+------+------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   112|
|2     |  rxmodule |RX_FSM |    52|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 618.398 ; gain = 108.793
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 618.398 ; gain = 408.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  LD => LDCE: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 96 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 618.398 ; gain = 408.160
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Documents/An3_sem1/ssc/AndroBasys/AndroBasys.runs/synth_1/test_env.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 618.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 07 20:46:21 2022...
