From a504727489cdb3d148269e1d01437c81c25dc0c9 Mon Sep 17 00:00:00 2001
From: Marian Chereji <marian.chereji@nxp.com>
Date: Tue, 29 Mar 2016 13:28:39 +0300
Subject: [PATCH 1264/1429] dpa_offload: Resync P4080DS example device trees

The description of the USDPAA memory was moved from the Linux kernel
boot arguments to the device tree files.

The clocking scheme was updated.

These updates required all the DPAA offloading scenarios example
device trees to be resynchronized.

Signed-off-by: Marian Chereji <marian.chereji@nxp.com>
[Original patch taken from QorIQ-SDK-V2.0-20160527-yocto]
Signed-off-by: Yanjiang Jin <yanjiang.jin@windriver.com>
---
 .../dts/p4080ds-usdpaa-shared-interfaces.dts       |   44 ++++++++++++-------
 .../staging/fsl_dpa_offload/dts/p4080ds-usdpaa.dts |   19 ++++++++
 .../staging/fsl_dpa_offload/dts/p4080si-pre.dtsi   |   17 ++++----
 3 files changed, 56 insertions(+), 24 deletions(-)

diff --git a/drivers/staging/fsl_dpa_offload/dts/p4080ds-usdpaa-shared-interfaces.dts b/drivers/staging/fsl_dpa_offload/dts/p4080ds-usdpaa-shared-interfaces.dts
index 1486ceb..fc3531a 100644
--- a/drivers/staging/fsl_dpa_offload/dts/p4080ds-usdpaa-shared-interfaces.dts
+++ b/drivers/staging/fsl_dpa_offload/dts/p4080ds-usdpaa-shared-interfaces.dts
@@ -62,17 +62,17 @@
 		fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
 	};
 	bp16: buffer-pool@16 {
-		compatible = "fsl,p4080-bpool", "fsl,bpool";
-		fsl,bpid = <16>;
-		fsl,bpool-ethernet-cfg = <0 2048 0 1728 0 0>;
-		fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
-	};
+                        compatible = "fsl,p4080-bpool", "fsl,bpool";
+                        fsl,bpid = <16>;
+                        fsl,bpool-ethernet-cfg = <0 2048 0 1728 0 0>;
+                        fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+       };
 	bp17: buffer-pool@17 {
-		compatible = "fsl,p4080-bpool", "fsl,bpool";
-		fsl,bpid = <17>;
-		fsl,bpool-ethernet-cfg = <0 2048 0 1728 0 0>;
-		fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
-	};
+                        compatible = "fsl,p4080-bpool", "fsl,bpool";
+                        fsl,bpid = <17>;
+                        fsl,bpool-ethernet-cfg = <0 2048 0 1728 0 0>;
+                        fsl,bpool-thresholds = <0x100 0x300 0x0 0x0>;
+       };
 	fsl,dpaa {
 		ethernet@0 {
 			compatible = "fsl,p4080-dpa-ethernet-init", "fsl,dpa-ethernet-init";
@@ -158,12 +158,12 @@
 			local-mac-address = [00 11 22 33 44 66];
 		};
 		ethernet@18 {
-                        compatible = "fsl,p4080-dpa-ethernet-macless", "fsl,dpa-ethernet-macless";
-                        fsl,bman-buffer-pools = <&bp16>;
-                        fsl,qman-frame-queues-rx = <6000 8>;
-                        fsl,qman-frame-queues-tx = <6008 8>;
-                        local-mac-address = [00 11 22 33 44 77];
-                };
+			compatible = "fsl,p4080-dpa-ethernet-macless", "fsl,dpa-ethernet-macless";
+			fsl,bman-buffer-pools = <&bp16>;
+			fsl,qman-frame-queues-rx = <6000 8>;
+			fsl,qman-frame-queues-tx = <6008 8>;
+			local-mac-address = [00 11 22 33 44 77];
+		};
 		dpa_fman1_oh1: dpa-fman1-oh@1 {
 			compatible = "fsl,dpa-oh";
 			/* Define frame queues for the OH port*/
@@ -188,4 +188,16 @@
 			fsl,fman-oh-port = <&fman1_oh3>;
 		};
 	};
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		usdpaa_mem: usdpaa_mem {
+			compatible = "fsl,usdpaa-mem";
+			alloc-ranges = <0 0 0x10000 0>;
+			size = <0 0x10000000>;
+			alignment = <0 0x10000000>;
+		};
+	};
 };
diff --git a/drivers/staging/fsl_dpa_offload/dts/p4080ds-usdpaa.dts b/drivers/staging/fsl_dpa_offload/dts/p4080ds-usdpaa.dts
index 5f889e3..422149f 100644
--- a/drivers/staging/fsl_dpa_offload/dts/p4080ds-usdpaa.dts
+++ b/drivers/staging/fsl_dpa_offload/dts/p4080ds-usdpaa.dts
@@ -148,6 +148,13 @@
 			fsl,qman-frame-queues-tx = <5008 8>;
 			local-mac-address = [00 11 22 33 44 66];
 		};
+		ethernet@18 {
+			compatible = "fsl,p4080-dpa-ethernet-macless", "fsl,dpa-ethernet-macless";
+			fsl,bman-buffer-pools = <&bp16>;
+			fsl,qman-frame-queues-rx = <6000 8>;
+			fsl,qman-frame-queues-tx = <6008 8>;
+			local-mac-address = [00 11 22 33 44 77];
+		};
 
 		dpa_fman1_oh1: dpa-fman1-oh@1 {
 			compatible = "fsl,dpa-oh";
@@ -173,4 +180,16 @@
 			fsl,fman-oh-port = <&fman1_oh3>;
 		};
 	};
+	reserved-memory {
+		#address-cells = <2>;
+		#size-cells = <2>;
+		ranges;
+
+		usdpaa_mem: usdpaa_mem {
+			compatible = "fsl,usdpaa-mem";
+			alloc-ranges = <0 0 0x10000 0>;
+			size = <0 0x10000000>;
+			alignment = <0 0x10000000>;
+		};
+	};
 };
diff --git a/drivers/staging/fsl_dpa_offload/dts/p4080si-pre.dtsi b/drivers/staging/fsl_dpa_offload/dts/p4080si-pre.dtsi
index 9d9625b..e852523 100644
--- a/drivers/staging/fsl_dpa_offload/dts/p4080si-pre.dtsi
+++ b/drivers/staging/fsl_dpa_offload/dts/p4080si-pre.dtsi
@@ -73,6 +73,7 @@
 		rtic_d = &rtic_d;
 		sec_mon = &sec_mon;
 
+		pme = &pme;
 		qman = &qman;
 		bman = &bman;
 		fman0 = &fman0;
@@ -88,7 +89,7 @@
 		cpu0: PowerPC,e500mc@0 {
 			device_type = "cpu";
 			reg = <0>;
-			clocks = <&mux0>;
+			clocks = <&clockgen 1 0>;
 			next-level-cache = <&L2_0>;
 			fsl,portid-mapping = <0x80000000>;
 			L2_0: l2-cache {
@@ -98,7 +99,7 @@
 		cpu1: PowerPC,e500mc@1 {
 			device_type = "cpu";
 			reg = <1>;
-			clocks = <&mux1>;
+			clocks = <&clockgen 1 1>;
 			next-level-cache = <&L2_1>;
 			fsl,portid-mapping = <0x40000000>;
 			L2_1: l2-cache {
@@ -108,7 +109,7 @@
 		cpu2: PowerPC,e500mc@2 {
 			device_type = "cpu";
 			reg = <2>;
-			clocks = <&mux2>;
+			clocks = <&clockgen 1 2>;
 			next-level-cache = <&L2_2>;
 			fsl,portid-mapping = <0x20000000>;
 			L2_2: l2-cache {
@@ -118,7 +119,7 @@
 		cpu3: PowerPC,e500mc@3 {
 			device_type = "cpu";
 			reg = <3>;
-			clocks = <&mux3>;
+			clocks = <&clockgen 1 3>;
 			next-level-cache = <&L2_3>;
 			fsl,portid-mapping = <0x10000000>;
 			L2_3: l2-cache {
@@ -128,7 +129,7 @@
 		cpu4: PowerPC,e500mc@4 {
 			device_type = "cpu";
 			reg = <4>;
-			clocks = <&mux4>;
+			clocks = <&clockgen 1 4>;
 			next-level-cache = <&L2_4>;
 			fsl,portid-mapping = <0x08000000>;
 			L2_4: l2-cache {
@@ -138,7 +139,7 @@
 		cpu5: PowerPC,e500mc@5 {
 			device_type = "cpu";
 			reg = <5>;
-			clocks = <&mux5>;
+			clocks = <&clockgen 1 5>;
 			next-level-cache = <&L2_5>;
 			fsl,portid-mapping = <0x04000000>;
 			L2_5: l2-cache {
@@ -148,7 +149,7 @@
 		cpu6: PowerPC,e500mc@6 {
 			device_type = "cpu";
 			reg = <6>;
-			clocks = <&mux6>;
+			clocks = <&clockgen 1 6>;
 			next-level-cache = <&L2_6>;
 			fsl,portid-mapping = <0x02000000>;
 			L2_6: l2-cache {
@@ -158,7 +159,7 @@
 		cpu7: PowerPC,e500mc@7 {
 			device_type = "cpu";
 			reg = <7>;
-			clocks = <&mux7>;
+			clocks = <&clockgen 1 7>;
 			next-level-cache = <&L2_7>;
 			fsl,portid-mapping = <0x01000000>;
 			L2_7: l2-cache {
-- 
1.7.5.4

