[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"CastFromLitTester.CastFromLit_4.io_out",
    "enumTypeName":"chiselTests.EnumExample"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"CastFromLitTester.CastFromLit_3.io_out",
    "enumTypeName":"chiselTests.EnumExample"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"CastFromLitTester.CastFromLit_2.io_out",
    "enumTypeName":"chiselTests.EnumExample"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"CastFromLitTester.CastFromLit_1.io_out",
    "enumTypeName":"chiselTests.EnumExample"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"chiselTests.EnumExample",
    "definition":{
      "e1":1,
      "e101":101,
      "e0":0,
      "e100":100,
      "e2":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"CastFromLitTester.CastFromLit.io_out",
    "enumTypeName":"chiselTests.EnumExample"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/Users/caizhongxuan/Chisel/1_code/chisel3/test_run_dir/CastFromLitTester/2022032914435615228288349879535782"
  }
]