
*** Running vivado
    with args -log centient_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source centient_top.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Thu Feb  5 00:49:00 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source centient_top.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 534.625 ; gain = 223.156
Command: synth_design -top centient_top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20020
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1074.258 ; gain = 535.719
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'centient_top' [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/centient_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'ram' [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/ram.v:1]
	Parameter N bound to: 256 - type: integer 
	Parameter A_W bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ram' (0#1) [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:1]
	Parameter N bound to: 256 - type: integer 
	Parameter A_W bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'score_calc' [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/score_calc.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/score_calc.v:22]
INFO: [Synth 8-6155] done synthesizing module 'score_calc' (0#1) [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/score_calc.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:65]
INFO: [Synth 8-6155] done synthesizing module 'processor' (0#1) [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:1]
INFO: [Synth 8-6155] done synthesizing module 'centient_top' (0#1) [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/centient_top.v:1]
WARNING: [Synth 8-6014] Unused sequential element diff_reg was removed.  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/score_calc.v:32]
WARNING: [Synth 8-6014] Unused sequential element diff_sq_reg was removed.  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/score_calc.v:33]
WARNING: [Synth 8-7137] Register i_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:68]
WARNING: [Synth 8-7137] Register cand_x_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:33]
WARNING: [Synth 8-7137] Register cand_y_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:33]
WARNING: [Synth 8-7137] Register cand_z_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:33]
WARNING: [Synth 8-7137] Register neigh_bty_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:35]
WARNING: [Synth 8-7137] Register r_cand_id_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:87]
WARNING: [Synth 8-7137] Register j_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:88]
WARNING: [Synth 8-7137] Register current_total_score_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:89]
WARNING: [Synth 8-7137] Register neigh_x_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:34]
WARNING: [Synth 8-7137] Register neigh_y_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:34]
WARNING: [Synth 8-7137] Register neigh_z_reg in module processor has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.srcs/sources_1/new/processor.v:34]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1196.371 ; gain = 657.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.371 ; gain = 657.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1196.371 ; gain = 657.832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'score_calc'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'processor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                 S_RESET |                              000 |                              000
                S_CALC_X |                              001 |                              001
                S_CALC_Y |                              010 |                              010
                S_CALC_Z |                              011 |                              011
                   S_DIV |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'score_calc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                       0000000001 |                             0000
               S_FETCH_I |                       0000000010 |                             0001
                  S_DONE |                       0000000100 |                             1001
                S_WAIT_I |                       0000001000 |                             0010
               S_STORE_I |                       0000010000 |                             0011
               S_FETCH_J |                       0000100000 |                             0100
                S_UPDATE |                       0001000000 |                             1000
                S_WAIT_J |                       0010000000 |                             0101
                  S_CALC |                       0100000000 |                             0110
                 S_ACCUM |                       1000000000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'processor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1202.488 ; gain = 663.949
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---RAMs : 
	              16K Bit	(256 X 64 bit)          RAMs := 1     
+---Muxes : 
	  10 Input   32 Bit        Muxes := 1     
	   5 Input   16 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 3     
	  10 Input    8 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 3     
	  10 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dist_sq_sum_reg, operation Mode is: (P+A*B)'.
DSP Report: register dist_sq_sum_reg is absorbed into DSP dist_sq_sum_reg.
DSP Report: operator dist_sq_sum_reg0 is absorbed into DSP dist_sq_sum_reg.
DSP Report: operator p_0_out is absorbed into DSP dist_sq_sum_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1440.574 ; gain = 902.035
---------------------------------------------------------------------------------
 Sort Area is  dist_sq_sum_reg_0 : 0 0 : 2064 2064 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|centient_top | memory/mem_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|score_calc  | (P+A*B)'    | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1440.574 ; gain = 902.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name  | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|centient_top | memory/mem_reg | 256 x 64(READ_FIRST)   | W |   | 256 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance memory/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1440.574 ; gain = 902.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1667.895 ; gain = 1129.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1667.895 ; gain = 1129.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1667.895 ; gain = 1129.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1667.895 ; gain = 1129.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1668.875 ; gain = 1130.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1668.875 ; gain = 1130.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|score_calc  | (P+A*B)'    | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   310|
|3     |DSP48E1  |     1|
|4     |LUT1     |    67|
|5     |LUT2     |   139|
|6     |LUT3     |   981|
|7     |LUT4     |   100|
|8     |LUT5     |    56|
|9     |LUT6     |    15|
|10    |RAMB36E1 |     1|
|11    |FDCE     |    51|
|12    |FDPE     |    33|
|13    |FDRE     |   204|
|14    |IBUF     |    91|
|15    |OBUF     |    41|
+------+---------+------+

Report Instance Areas: 
+------+------------+-----------+------+
|      |Instance    |Module     |Cells |
+------+------------+-----------+------+
|1     |top         |           |  2091|
|2     |  memory    |ram        |     1|
|3     |  proc_unit |processor  |  1957|
|4     |    msc     |score_calc |  1594|
+------+------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1668.875 ; gain = 1130.336
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1668.875 ; gain = 1130.336
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 1668.875 ; gain = 1130.336
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1681.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 312 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1800.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: a347d45c
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1800.391 ; gain = 1265.766
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1800.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dousik Manokaran/Downloads/Centient/QSSEv2/QSSEv2.runs/synth_1/centient_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file centient_top_utilization_synth.rpt -pb centient_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  5 00:50:08 2026...
