\doxysection{Peripheral QUADSPI get clock source}
\label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i}\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK}~0x00000000U
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+0}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+PLL}~\textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+1}
\item 
\#define \textbf{ LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE}~RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga6eeb8b676e03f6b61d65c900f599719a}} 
\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}!LL\_RCC\_QUADSPI\_CLKSOURCE@{LL\_RCC\_QUADSPI\_CLKSOURCE}}
\index{LL\_RCC\_QUADSPI\_CLKSOURCE@{LL\_RCC\_QUADSPI\_CLKSOURCE}!Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsection{LL\_RCC\_QUADSPI\_CLKSOURCE}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE~RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL}

Quad\+SPI Clock source selection 

Definition at line \textbf{ 579} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_gab379404617e4368437f1f1ab2d6cfcaa}} 
\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}!LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI@{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI}}
\index{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI@{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI}!Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsection{LL\_RCC\_QUADSPI\_CLKSOURCE\_HSI}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+HSI~\textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+0}}

HSI used as Quad\+SPI clock source 

Definition at line \textbf{ 463} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga4ccc6fb42056a1dbf578f8d88d303b79}} 
\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}!LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL@{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL}}
\index{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL@{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL}!Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsection{LL\_RCC\_QUADSPI\_CLKSOURCE\_PLL}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+PLL~\textbf{ RCC\+\_\+\+CCIPR2\+\_\+\+QSPISEL\+\_\+1}}

PLL used as Quad\+SPI clock source 

Definition at line \textbf{ 464} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

\mbox{\label{group___r_c_c___l_l___e_c___q_u_a_d_s_p_i_ga9b4efad2b293a303a5d97e811f6477d3}} 
\index{Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}!LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK@{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK}}
\index{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK@{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK}!Peripheral QUADSPI get clock source@{Peripheral QUADSPI get clock source}}
\doxysubsubsection{LL\_RCC\_QUADSPI\_CLKSOURCE\_SYSCLK}
{\footnotesize\ttfamily \#define LL\+\_\+\+RCC\+\_\+\+QUADSPI\+\_\+\+CLKSOURCE\+\_\+\+SYSCLK~0x00000000U}

SYSCLK used as Quad\+SPI clock source 

Definition at line \textbf{ 462} of file \textbf{ stm32g4xx\+\_\+ll\+\_\+rcc.\+h}.

