#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Jun 23 22:56:37 2024
# Process ID: 64322
# Current directory: /home/dvd/SPL/spl_prj/spl_prj.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/vivado.jou
# Running On: dvd, OS: Linux, CPU Frequency: 2592.000 MHz, CPU Physical cores: 4, Host memory: 16723 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1338.754 ; gain = 0.023 ; free physical = 5523 ; free virtual = 15373
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dvd/SPL/ip_repo/pl_ps_axi_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dvd/dab_hls'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dvd/Vivado/2023.1/data/ip'.
add_files: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1389.730 ; gain = 50.977 ; free physical = 5418 ; free virtual = 15303
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_dab_top_0_9/design_1_dab_top_0_9.dcp' for cell 'design_1_i/dab_top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_pl_ps_axi_0_12/design_1_pl_ps_axi_0_12.dcp' for cell 'design_1_i/pl_ps_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0.dcp' for cell 'design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_pwm_0_1/design_1_pwm_0_1.dcp' for cell 'design_1_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_7/design_1_system_ila_0_7.dcp' for cell 'design_1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1772.949 ; gain = 0.000 ; free physical = 4949 ; free virtual = 14864
INFO: [Netlist 29-17] Analyzing 834 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_1_i/system_ila_0/inst/ila_lib UUID: cd4c83c8-23a6-596d-99ad-09be1335c6b0 
Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_7/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_7/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_7/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_7/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.srcs/constrs_1/new/dab_solver.xdc]
Finished Parsing XDC File [/home/dvd/SPL/spl_prj/spl_prj.srcs/constrs_1/new/dab_solver.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1929.285 ; gain = 0.000 ; free physical = 4706 ; free virtual = 14673
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 44 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 1929.285 ; gain = 539.555 ; free physical = 4706 ; free virtual = 14673
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1987.875 ; gain = 58.590 ; free physical = 4667 ; free virtual = 14637

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 11743f794

Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2472.734 ; gain = 484.859 ; free physical = 4153 ; free virtual = 14142

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 181e5747e4930e78.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2779.438 ; gain = 0.000 ; free physical = 3462 ; free virtual = 13564
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1adfea45e

Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 2779.438 ; gain = 19.844 ; free physical = 3462 ; free virtual = 13564

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: b8e9cc59

Time (s): cpu = 00:01:16 ; elapsed = 00:01:41 . Memory (MB): peak = 2779.438 ; gain = 19.844 ; free physical = 3453 ; free virtual = 13555
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Retarget, 65 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e9c2433b

Time (s): cpu = 00:01:16 ; elapsed = 00:01:42 . Memory (MB): peak = 2779.438 ; gain = 19.844 ; free physical = 3453 ; free virtual = 13555
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 24 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: f0f7be91

Time (s): cpu = 00:01:17 ; elapsed = 00:01:43 . Memory (MB): peak = 2779.438 ; gain = 19.844 ; free physical = 3448 ; free virtual = 13550
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 303 cells
INFO: [Opt 31-1021] In phase Sweep, 1259 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: f0f7be91

Time (s): cpu = 00:01:18 ; elapsed = 00:01:43 . Memory (MB): peak = 2811.453 ; gain = 51.859 ; free physical = 3444 ; free virtual = 13547
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 121f99258

Time (s): cpu = 00:01:19 ; elapsed = 00:01:44 . Memory (MB): peak = 2811.453 ; gain = 51.859 ; free physical = 3434 ; free virtual = 13537
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 147be5a26

Time (s): cpu = 00:01:19 ; elapsed = 00:01:44 . Memory (MB): peak = 2811.453 ; gain = 51.859 ; free physical = 3433 ; free virtual = 13536
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              43  |                                             65  |
|  Constant propagation         |               0  |              24  |                                             49  |
|  Sweep                        |               0  |             303  |                                           1259  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2811.453 ; gain = 0.000 ; free physical = 3433 ; free virtual = 13536
Ending Logic Optimization Task | Checksum: 1543f88c6

Time (s): cpu = 00:01:19 ; elapsed = 00:01:44 . Memory (MB): peak = 2811.453 ; gain = 51.859 ; free physical = 3433 ; free virtual = 13535

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 88 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 96 newly gated: 0 Total Ports: 176
Ending PowerOpt Patch Enables Task | Checksum: 10e611c94

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3036.312 ; gain = 0.000 ; free physical = 3217 ; free virtual = 13321
Ending Power Optimization Task | Checksum: 10e611c94

Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 3036.312 ; gain = 224.859 ; free physical = 3217 ; free virtual = 13321

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d85c2be0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3036.312 ; gain = 0.000 ; free physical = 3212 ; free virtual = 13316
Ending Final Cleanup Task | Checksum: d85c2be0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3036.312 ; gain = 0.000 ; free physical = 3212 ; free virtual = 13316

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3036.312 ; gain = 0.000 ; free physical = 3212 ; free virtual = 13316
Ending Netlist Obfuscation Task | Checksum: d85c2be0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3036.312 ; gain = 0.000 ; free physical = 3212 ; free virtual = 13316
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:37 ; elapsed = 00:03:03 . Memory (MB): peak = 3036.312 ; gain = 1107.027 ; free physical = 3212 ; free virtual = 13316
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3193 ; free virtual = 13302
INFO: [Common 17-1381] The checkpoint '/home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3184 ; free virtual = 13293
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a1396147

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3184 ; free virtual = 13293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3184 ; free virtual = 13293

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e83ea85

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3184 ; free virtual = 13293

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2888e5b6b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3177 ; free virtual = 13286

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2888e5b6b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3177 ; free virtual = 13286
Phase 1 Placer Initialization | Checksum: 2888e5b6b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3177 ; free virtual = 13286

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d4396e7e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3177 ; free virtual = 13286

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d2430178

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3177 ; free virtual = 13286

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d2430178

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3177 ; free virtual = 13286

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16b985fb2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 388 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 125 nets or LUTs. Breaked 0 LUT, combined 125 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            125  |                   125  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            125  |                   125  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: eaf5880c

Time (s): cpu = 00:00:39 ; elapsed = 00:00:24 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329
Phase 2.4 Global Placement Core | Checksum: 168481f1e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329
Phase 2 Global Placement | Checksum: 168481f1e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11088a96d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:43 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3219 ; free virtual = 13328

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 10cb80f18

Time (s): cpu = 00:01:34 ; elapsed = 00:00:47 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3219 ; free virtual = 13328

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18f1e130e

Time (s): cpu = 00:01:35 ; elapsed = 00:00:48 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3219 ; free virtual = 13328

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17b067dd7

Time (s): cpu = 00:01:35 ; elapsed = 00:00:48 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3219 ; free virtual = 13328

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 13034612c

Time (s): cpu = 00:01:41 ; elapsed = 00:00:51 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 143a54ef3

Time (s): cpu = 00:01:44 ; elapsed = 00:00:55 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 154cb19f5

Time (s): cpu = 00:01:45 ; elapsed = 00:00:55 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ee4b40c8

Time (s): cpu = 00:01:45 ; elapsed = 00:00:56 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1871b6939

Time (s): cpu = 00:01:53 ; elapsed = 00:00:59 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329
Phase 3 Detail Placement | Checksum: 1871b6939

Time (s): cpu = 00:01:53 ; elapsed = 00:00:59 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f8c90943

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-1.552 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e45dce77

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e45dce77

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f8c90943

Time (s): cpu = 00:02:05 ; elapsed = 00:01:06 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.346. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bae9340f

Time (s): cpu = 00:02:21 ; elapsed = 00:01:17 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323

Time (s): cpu = 00:02:21 ; elapsed = 00:01:17 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323
Phase 4.1 Post Commit Optimization | Checksum: 1bae9340f

Time (s): cpu = 00:02:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bae9340f

Time (s): cpu = 00:02:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                2x2|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bae9340f

Time (s): cpu = 00:02:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323
Phase 4.3 Placer Reporting | Checksum: 1bae9340f

Time (s): cpu = 00:02:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323

Time (s): cpu = 00:02:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f7a34ca9

Time (s): cpu = 00:02:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323
Ending Placer Task | Checksum: 1e9f51c78

Time (s): cpu = 00:02:21 ; elapsed = 00:01:18 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:25 ; elapsed = 00:01:20 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3214 ; free virtual = 13323
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3220 ; free virtual = 13329
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3211 ; free virtual = 13320
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3192 ; free virtual = 13321
INFO: [Common 17-1381] The checkpoint '/home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3202 ; free virtual = 13318
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 6.52s |  WALL: 3.28s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3202 ; free virtual = 13318

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-1.552 |
Phase 1 Physical Synthesis Initialization | Checksum: 198d8c4d1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3202 ; free virtual = 13318
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.346 | TNS=-1.552 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-457] Pass 1. Identified 5 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__8. 32 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__6. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__4. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__7. 48 registers were pushed out.
INFO: [Physopt 32-665] Processed cell design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff1_reg__6. 48 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 5 nets or cells. Created 224 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.195 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3201 ; free virtual = 13317
Phase 2 DSP Register Optimization | Checksum: 1a298d90a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3201 ; free virtual = 13317

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.195 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.195 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: 1a298d90a

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3201 ; free virtual = 13317
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3201 ; free virtual = 13317
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.195 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.540  |          1.552  |          224  |              0  |                     5  |           0  |           1  |  00:00:32  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.540  |          1.552  |          224  |              0  |                     5  |           0  |           2  |  00:00:32  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3201 ; free virtual = 13317
Ending Physical Synthesis Task | Checksum: 17644e8ae

Time (s): cpu = 00:01:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3201 ; free virtual = 13317
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3201 ; free virtual = 13317
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3191 ; free virtual = 13326
INFO: [Common 17-1381] The checkpoint '/home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 44798e6b ConstDB: 0 ShapeSum: 36bd73ff RouteDB: 0
Post Restoration Checksum: NetGraph: 2e9b35bb | NumContArr: a87384ec | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: f0191054

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3173 ; free virtual = 13295

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: f0191054

Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3173 ; free virtual = 13295

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f0191054

Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 3047.328 ; gain = 0.000 ; free physical = 3173 ; free virtual = 13295
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fe9d6003

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 3070.461 ; gain = 23.133 ; free physical = 3140 ; free virtual = 13261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.241  | TNS=0.000  | WHS=-0.202 | THS=-111.072|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1f55b167c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 3070.461 ; gain = 23.133 ; free physical = 3140 ; free virtual = 13261
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.241  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1892a1f38

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3140 ; free virtual = 13261

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 15956
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 15956
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1dd610b0b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3140 ; free virtual = 13261

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1dd610b0b

Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3140 ; free virtual = 13261
Phase 3 Initial Routing | Checksum: 10592c7ec

Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3138 ; free virtual = 13260

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1250
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 145
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.189  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18edc9ae2

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3138 ; free virtual = 13259

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.189  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20653d224

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259
Phase 4 Rip-up And Reroute | Checksum: 20653d224

Time (s): cpu = 00:01:27 ; elapsed = 00:01:05 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1be747ff8

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.189  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1fd072789

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1fd072789

Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259
Phase 5 Delay and Skew Optimization | Checksum: 1fd072789

Time (s): cpu = 00:01:30 ; elapsed = 00:01:06 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a15000c2

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.189  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15dcc6564

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259
Phase 6 Post Hold Fix | Checksum: 15dcc6564

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.75168 %
  Global Horizontal Routing Utilization  = 3.92934 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2087a7c82

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13259

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2087a7c82

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d84d6784

Time (s): cpu = 00:01:34 ; elapsed = 00:01:10 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13258

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.189  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d84d6784

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13258
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: ccd187cd

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13258

Time (s): cpu = 00:01:37 ; elapsed = 00:01:11 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13258

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:14 . Memory (MB): peak = 3086.461 ; gain = 39.133 ; free physical = 3137 ; free virtual = 13258
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 3142.488 ; gain = 0.000 ; free physical = 3101 ; free virtual = 13223
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
141 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3142.488 ; gain = 0.000 ; free physical = 3074 ; free virtual = 13203
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3142.488 ; gain = 0.000 ; free physical = 3058 ; free virtual = 13211
INFO: [Common 17-1381] The checkpoint '/home/dvd/SPL/spl_prj/spl_prj.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_105s_69ns_172_5_1_U4/tmp_product output design_1_i/dab_top_0/inst/mul_105s_69ns_172_5_1_U4/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_105s_69ns_172_5_1_U4/tmp_product__2 output design_1_i/dab_top_0/inst/mul_105s_69ns_172_5_1_U4/tmp_product__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff1_reg__6 output design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff1_reg__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/tmp_product__3 output design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__4 output design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__6 output design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__7 output design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__8 output design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff1_reg__8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/tmp_product__3 output design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/tmp_product__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_49s_37ns_84_5_1_U1/tmp_product output design_1_i/dab_top_0/inst/mul_49s_37ns_84_5_1_U1/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_65s_48ns_111_5_1_U2/tmp_product output design_1_i/dab_top_0/inst/mul_65s_48ns_111_5_1_U2/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_65s_48ns_111_5_1_U3/tmp_product output design_1_i/dab_top_0/inst/mul_65s_48ns_111_5_1_U3/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_105s_69ns_172_5_1_U4/buff0_reg__3 multiplier stage design_1_i/dab_top_0/inst/mul_105s_69ns_172_5_1_U4/buff0_reg__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff0_reg multiplier stage design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff0_reg__0 multiplier stage design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff0_reg__4 multiplier stage design_1_i/dab_top_0/inst/mul_111s_65ns_175_5_1_U5/buff0_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff0_reg multiplier stage design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff0_reg__0 multiplier stage design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff0_reg__4 multiplier stage design_1_i/dab_top_0/inst/mul_111s_67ns_177_5_1_U6/buff0_reg__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_49s_37ns_84_5_1_U1/buff0_reg__0 multiplier stage design_1_i/dab_top_0/inst/mul_49s_37ns_84_5_1_U1/buff0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_65s_48ns_111_5_1_U2/buff0_reg__2 multiplier stage design_1_i/dab_top_0/inst/mul_65s_48ns_111_5_1_U2/buff0_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/dab_top_0/inst/mul_65s_48ns_111_5_1_U3/buff0_reg__2 multiplier stage design_1_i/dab_top_0/inst/mul_65s_48ns_111_5_1_U3/buff0_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A5)+(A2*(~A5)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 3574.031 ; gain = 431.543 ; free physical = 2598 ; free virtual = 12740
INFO: [Common 17-206] Exiting Vivado at Sun Jun 23 23:06:18 2024...
