// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "finalProjectTopLevel")
  (DATE "05/01/2016 14:57:40")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 15.0.2 Build 153 07/15/2015 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2189:2189:2189) (2464:2464:2464))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1645:1645:1645) (1899:1899:1899))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2046:2046:2046) (2310:2310:2310))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2023:2023:2023) (2321:2321:2321))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3078:3078:3078) (3475:3475:3475))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2189:2189:2189) (2482:2482:2482))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX0\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3707:3707:3707) (3249:3249:3249))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2038:2038:2038) (2331:2331:2331))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2031:2031:2031) (2326:2326:2326))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1859:1859:1859) (2138:2138:2138))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE HEX1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2025:2025:2025) (2312:2312:2312))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (322:322:322) (345:345:345))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (244:244:244) (266:266:266))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (330:330:330) (357:357:357))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (383:383:383) (417:417:417))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (554:554:554) (629:629:629))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (496:496:496) (535:535:535))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (890:890:890) (995:995:995))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (606:606:606) (669:669:669))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (663:663:663) (747:747:747))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (491:491:491) (544:544:544))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (767:767:767) (859:859:859))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (442:442:442) (483:483:483))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (662:662:662) (751:751:751))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (542:542:542) (616:616:616))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (597:597:597) (659:659:659))
        (IOPATH i o (1572:1572:1572) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (481:481:481) (532:532:532))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (501:501:501) (545:545:545))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (497:497:497) (542:542:542))
        (IOPATH i o (1632:1632:1632) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (449:449:449) (490:490:490))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (603:603:603) (660:660:660))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (587:587:587) (635:635:635))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (563:563:563) (632:632:632))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (467:467:467) (514:514:514))
        (IOPATH i o (1582:1582:1582) (1585:1585:1585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (823:823:823) (922:922:922))
        (IOPATH i o (1602:1602:1602) (1605:1605:1605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1277:1277:1277) (1464:1464:1464))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK_N\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1858:1858:1858) (1632:1632:1632))
        (IOPATH i o (1575:1575:1575) (1572:1572:1572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1584:1584:1584) (1873:1873:1873))
        (IOPATH i o (1612:1612:1612) (1615:1615:1615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2010:2010:2010) (2300:2300:2300))
        (IOPATH i o (1562:1562:1562) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (358:358:358) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE PS2_CLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE PS2_DAT\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE SW\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT asdata (2551:2551:2551) (2867:2867:2867))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT asdata (294:294:294) (333:333:333))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (132:132:132) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (145:145:145) (183:183:183))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (138:138:138) (184:184:184))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Count\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (266:266:266))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2775:2775:2775) (3169:3169:3169))
        (PORT datac (182:182:182) (211:211:211))
        (PORT datad (131:131:131) (175:175:175))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (192:192:192))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (189:189:189))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|enable)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Dreg_instance1\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1683:1683:1683) (1931:1931:1931))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Dreg_instance1\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1193:1193:1193) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (PORT ena (884:884:884) (808:808:808))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Dreg_instance2\|Q\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (458:458:458) (537:537:537))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Dreg_instance2\|Q)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3060:3060:3060) (3432:3432:3432))
        (PORT ena (675:675:675) (628:628:628))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Count\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (413:413:413))
        (PORT datab (318:318:318) (382:382:382))
        (PORT datac (98:98:98) (122:122:122))
        (PORT datad (457:457:457) (536:536:536))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (326:326:326) (383:383:383))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Count\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (212:212:212) (268:268:268))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (326:326:326) (383:383:383))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Count\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (269:269:269))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (326:326:326) (383:383:383))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Count\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (268:268:268))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (326:326:326) (383:383:383))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Count\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (326:326:326) (383:383:383))
        (PORT ena (424:424:424) (456:456:456))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (198:198:198))
        (PORT datad (106:106:106) (124:124:124))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (148:148:148) (198:198:198))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (140:140:140) (184:184:184))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (141:141:141) (178:178:178))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1548:1548:1548) (1725:1725:1725))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3077:3077:3077) (3463:3463:3463))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (214:214:214))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (141:141:141) (188:188:188))
        (PORT datad (147:147:147) (185:185:185))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (299:299:299))
        (PORT datab (159:159:159) (213:213:213))
        (PORT datac (130:130:130) (171:171:171))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (315:315:315) (375:375:375))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (119:119:119) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_B\|Data_Out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (199:199:199) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (242:242:242))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (144:144:144) (195:195:195))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (244:244:244))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (121:121:121) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|reg_A\|Data_Out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1513:1513:1513) (1682:1682:1682))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3179:3179:3179) (3574:3574:3574))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (119:119:119) (160:160:160))
        (PORT datad (128:128:128) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (399:399:399))
        (PORT datab (357:357:357) (408:408:408))
        (PORT datad (211:211:211) (259:259:259))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (115:115:115) (136:136:136))
        (PORT datad (103:103:103) (121:121:121))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (393:393:393))
        (PORT datab (199:199:199) (239:239:239))
        (PORT datac (107:107:107) (129:129:129))
        (PORT datad (289:289:289) (332:332:332))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Typematic_Keycode\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT asdata (270:270:270) (290:290:290))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (407:407:407))
        (PORT datab (352:352:352) (402:402:402))
        (PORT datad (230:230:230) (279:279:279))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Typematic_Keycode\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT asdata (340:340:340) (366:366:366))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (284:284:284))
        (PORT datab (132:132:132) (181:181:181))
        (PORT datad (224:224:224) (273:273:273))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (378:378:378))
        (PORT datab (158:158:158) (212:212:212))
        (PORT datad (310:310:310) (351:351:351))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Typematic_Keycode\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT asdata (447:447:447) (487:487:487))
        (PORT ena (522:522:522) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (216:216:216))
        (PORT datab (332:332:332) (385:385:385))
        (PORT datad (309:309:309) (350:350:350))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Typematic_Keycode\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT asdata (447:447:447) (490:490:490))
        (PORT ena (522:522:522) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (162:162:162) (220:220:220))
        (PORT datab (131:131:131) (180:180:180))
        (PORT datad (141:141:141) (185:185:185))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (209:209:209))
        (PORT datab (331:331:331) (384:384:384))
        (PORT datad (309:309:309) (350:350:350))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Typematic_Keycode\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (522:522:522) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (387:387:387))
        (PORT datac (142:142:142) (189:189:189))
        (PORT datad (308:308:308) (349:349:349))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Typematic_Keycode\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT asdata (268:268:268) (288:288:288))
        (PORT ena (522:522:522) (563:563:563))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (208:208:208))
        (PORT datab (130:130:130) (178:178:178))
        (PORT datad (202:202:202) (250:250:250))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (301:301:301))
        (PORT datab (354:354:354) (404:404:404))
        (PORT datad (325:325:325) (375:375:375))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (259:259:259) (299:299:299))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Typematic_Keycode\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Typematic_Keycode\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (407:407:407))
        (PORT datab (352:352:352) (402:402:402))
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Typematic_Keycode\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT asdata (435:435:435) (465:465:465))
        (PORT ena (433:433:433) (461:461:461))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (299:299:299))
        (PORT datab (129:129:129) (177:177:177))
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Equal4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (175:175:175) (210:210:210))
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (394:394:394))
        (PORT datab (198:198:198) (239:239:239))
        (PORT datac (107:107:107) (129:129:129))
        (PORT datad (289:289:289) (332:332:332))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1202:1202:1202))
        (PORT asdata (385:385:385) (433:433:433))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (230:230:230) (280:280:280))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1202:1202:1202))
        (PORT asdata (384:384:384) (432:432:432))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (259:259:259))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (340:340:340))
        (PORT datab (252:252:252) (314:314:314))
        (PORT datac (248:248:248) (311:311:311))
        (PORT datad (225:225:225) (276:276:276))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (332:332:332))
        (PORT datab (243:243:243) (304:304:304))
        (PORT datac (248:248:248) (310:310:310))
        (PORT datad (230:230:230) (281:281:281))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (337:337:337))
        (PORT datab (249:249:249) (311:311:311))
        (PORT datac (248:248:248) (311:311:311))
        (PORT datad (226:226:226) (277:277:277))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (258:258:258) (334:334:334))
        (PORT datab (246:246:246) (307:307:307))
        (PORT datac (248:248:248) (311:311:311))
        (PORT datad (228:228:228) (280:280:280))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (333:333:333))
        (PORT datab (244:244:244) (305:305:305))
        (PORT datac (248:248:248) (310:310:310))
        (PORT datad (230:230:230) (281:281:281))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (338:338:338))
        (PORT datab (249:249:249) (311:311:311))
        (PORT datac (248:248:248) (311:311:311))
        (PORT datad (226:226:226) (277:277:277))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex_inst_0\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (331:331:331))
        (PORT datab (242:242:242) (303:303:303))
        (PORT datac (248:248:248) (310:310:310))
        (PORT datad (230:230:230) (282:282:282))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|clkdiv\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (894:894:894))
        (IOPATH dataa combout (158:158:158) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|clkdiv\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (733:733:733) (839:839:839))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|clkdiv)
    (DELAY
      (ABSOLUTE
        (PORT clk (1195:1195:1195) (1206:1206:1206))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3099:3099:3099) (3485:3485:3485))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vgasync_instance\|clkdiv\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1272:1272:1272) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (298:298:298))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (536:536:536))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1395:1395:1395))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (214:214:214) (273:273:273))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (272:272:272))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT asdata (338:338:338) (368:368:368))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (591:591:591))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|hc\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (440:440:440) (499:499:499))
        (PORT datad (278:278:278) (320:320:320))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2996:2996:2996) (3370:3370:3370))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (455:455:455))
        (PORT datab (388:388:388) (467:467:467))
        (PORT datac (376:376:376) (457:457:457))
        (PORT datad (396:396:396) (479:479:479))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (409:409:409))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (418:418:418))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|hc\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (206:206:206))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|hc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (442:442:442))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (202:202:202))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|hc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (352:352:352) (413:413:413))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (493:493:493))
        (PORT datab (415:415:415) (494:494:494))
        (PORT datac (387:387:387) (472:472:472))
        (PORT datad (380:380:380) (454:454:454))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (511:511:511))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (409:409:409) (494:494:494))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT asdata (359:359:359) (393:393:393))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (275:275:275))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT asdata (460:460:460) (498:498:498))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (243:243:243) (303:303:303))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT asdata (674:674:674) (742:742:742))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (299:299:299))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (291:291:291))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT asdata (468:468:468) (498:498:498))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (432:432:432))
        (PORT datab (152:152:152) (204:204:204))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|vc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (202:202:202) (245:245:245))
        (PORT datab (293:293:293) (339:339:339))
        (PORT datac (629:629:629) (721:721:721))
        (PORT datad (338:338:338) (387:387:387))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (416:416:416))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT asdata (898:898:898) (1004:1004:1004))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (455:455:455))
        (PORT datac (376:376:376) (445:445:445))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (680:680:680) (810:810:810))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|vc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (246:246:246))
        (PORT datab (350:350:350) (411:411:411))
        (PORT datac (629:629:629) (721:721:721))
        (PORT datad (182:182:182) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (308:308:308))
        (PORT datab (456:456:456) (535:535:535))
        (PORT datac (225:225:225) (283:283:283))
        (PORT datad (664:664:664) (784:784:784))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (307:307:307))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|vc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (246:246:246))
        (PORT datab (350:350:350) (410:410:410))
        (PORT datac (629:629:629) (721:721:721))
        (PORT datad (285:285:285) (327:327:327))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (677:677:677) (792:792:792))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|vc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (353:353:353))
        (PORT datab (351:351:351) (412:412:412))
        (PORT datac (629:629:629) (721:721:721))
        (PORT datad (179:179:179) (217:217:217))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT asdata (447:447:447) (486:486:486))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (PORT ena (816:816:816) (890:890:890))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (203:203:203))
        (PORT datab (152:152:152) (200:200:200))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (269:269:269))
        (PORT datab (158:158:158) (207:207:207))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (149:149:149) (203:203:203))
        (PORT datab (233:233:233) (290:290:290))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (158:158:158) (208:208:208))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (150:150:150) (202:202:202))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (234:234:234) (285:285:285))
        (PORT datab (374:374:374) (457:457:457))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (383:383:383))
        (PORT datab (482:482:482) (567:567:567))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (170:170:170) (208:208:208))
        (PORT datab (505:505:505) (597:597:597))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (224:224:224))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (211:211:211))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (200:200:200))
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (172:172:172) (209:209:209))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (152:152:152) (207:207:207))
        (PORT datab (150:150:150) (202:202:202))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (277:277:277))
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (223:223:223))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (171:171:171) (209:209:209))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (184:184:184) (221:221:221))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1568w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (116:116:116) (138:138:138))
        (PORT datad (118:118:118) (135:135:135))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (225:225:225))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (474:474:474))
        (PORT datab (397:397:397) (480:480:480))
        (PORT datac (380:380:380) (462:462:462))
        (PORT datad (381:381:381) (459:459:459))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (887:887:887))
        (PORT datab (554:554:554) (654:654:654))
        (PORT datac (545:545:545) (638:638:638))
        (PORT datad (850:850:850) (1001:1001:1001))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameStateNext\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (142:142:142))
        (PORT datad (95:95:95) (113:113:113))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameBufferInst\|frameStateCurr)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT d (37:37:37) (50:50:50))
        (PORT sload (3145:3145:3145) (3565:3565:3565))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1371w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (379:379:379))
        (PORT datac (335:335:335) (378:378:378))
        (PORT datad (469:469:469) (547:547:547))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1578w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (433:433:433))
        (PORT datab (361:361:361) (412:412:412))
        (PORT datac (323:323:323) (366:366:366))
        (PORT datad (238:238:238) (278:278:278))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2341w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (162:162:162))
        (PORT datab (130:130:130) (158:158:158))
        (PORT datac (123:123:123) (147:147:147))
        (PORT datad (122:122:122) (142:142:142))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2341w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (481:481:481))
        (PORT datac (393:393:393) (454:454:454))
        (PORT datad (356:356:356) (416:416:416))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (875:875:875))
        (PORT datad (549:549:549) (648:648:648))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (219:219:219))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (102:102:102) (122:122:122))
        (PORT datad (102:102:102) (119:119:119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (495:495:495))
        (PORT datab (419:419:419) (483:483:483))
        (PORT datac (553:553:553) (619:619:619))
        (PORT datad (402:402:402) (447:447:447))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (189:189:189) (225:225:225))
        (PORT datab (186:186:186) (223:223:223))
        (PORT datac (269:269:269) (311:311:311))
        (PORT datad (453:453:453) (519:519:519))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|vs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3381:3381:3381) (3806:3806:3806))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vgasync_instance\|vs\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1254:1254:1254) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|PlayerXMotionNext\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (337:337:337))
        (PORT datab (248:248:248) (309:309:309))
        (PORT datac (249:249:249) (312:312:312))
        (PORT datad (229:229:229) (280:280:280))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1202:1202:1202))
        (PORT asdata (506:506:506) (556:556:556))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (253:253:253))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (230:230:230))
        (PORT datac (317:317:317) (374:374:374))
        (PORT datad (129:129:129) (172:172:172))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Press\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (287:287:287))
        (PORT datab (462:462:462) (535:535:535))
        (PORT datac (336:336:336) (383:383:383))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Press\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (114:114:114))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Press)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|PlayerXMotionNext\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (395:395:395))
        (PORT datab (328:328:328) (392:392:392))
        (PORT datac (538:538:538) (611:611:611))
        (PORT datad (579:579:579) (673:673:673))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE PS2Controller\|Data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (201:201:201) (251:251:251))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE PS2Controller\|Data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1192:1192:1192) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (406:406:406) (423:423:423))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|PlayerXMotionNext\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (488:488:488))
        (PORT datab (178:178:178) (214:214:214))
        (PORT datac (746:746:746) (870:870:870))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Motion\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2968:2968:2968) (3343:3343:3343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Motion\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1171:1171:1171))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3109:3109:3109) (3502:3502:3502))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Motion\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT asdata (985:985:985) (1105:1105:1105))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|playerMoving\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (142:142:142) (190:190:190))
        (PORT datac (131:131:131) (173:173:173))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Direction\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (PORT datab (225:225:225) (279:279:279))
        (PORT datac (196:196:196) (244:244:244))
        (PORT datad (197:197:197) (241:241:241))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|playerMoving\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (393:393:393))
        (PORT datab (188:188:188) (221:221:221))
        (PORT datac (105:105:105) (126:126:126))
        (PORT datad (108:108:108) (127:127:127))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Motion\[1\]\~1feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (276:276:276) (312:312:312))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Motion\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Motion\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (252:252:252))
        (PORT datad (374:374:374) (454:454:454))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (104:104:104) (133:133:133))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (529:529:529))
        (PORT datab (154:154:154) (202:202:202))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (530:530:530))
        (PORT datab (159:159:159) (208:208:208))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (421:421:421) (531:531:531))
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (533:533:533))
        (PORT datab (229:229:229) (285:285:285))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (534:534:534))
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (535:535:535))
        (PORT datab (226:226:226) (284:284:284))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[8\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (536:536:536))
        (PORT datab (157:157:157) (207:207:207))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[9\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (146:146:146) (200:200:200))
        (PORT datad (401:401:401) (506:506:506))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Player_X_Pos\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1396:1396:1396))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3004:3004:3004) (3391:3391:3391))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (522:522:522))
        (PORT datab (336:336:336) (402:402:402))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (427:427:427))
        (PORT datab (389:389:389) (468:468:468))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (410:410:410))
        (PORT datab (398:398:398) (488:488:488))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (398:398:398))
        (PORT datab (393:393:393) (481:481:481))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (457:457:457))
        (PORT datab (335:335:335) (400:400:400))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (493:493:493))
        (PORT datab (352:352:352) (419:419:419))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (387:387:387))
        (PORT datab (394:394:394) (474:474:474))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (385:385:385))
        (PORT datab (410:410:410) (488:488:488))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (486:486:486))
        (PORT datad (346:346:346) (413:413:413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (288:288:288))
        (PORT datab (159:159:159) (209:209:209))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (206:206:206))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (198:198:198))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (206:206:206))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (160:160:160) (210:210:210))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (204:204:204))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (619:619:619))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (564:564:564) (677:677:677))
        (PORT datab (235:235:235) (294:294:294))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (635:635:635))
        (PORT datab (228:228:228) (285:285:285))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (628:628:628))
        (PORT datab (245:245:245) (302:302:302))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (221:221:221))
        (PORT datab (497:497:497) (599:599:599))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (195:195:195) (235:235:235))
        (PORT datab (341:341:341) (411:411:411))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (510:510:510) (608:608:608))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (575:575:575))
        (PORT datab (191:191:191) (230:230:230))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (508:508:508) (602:602:602))
        (PORT datab (176:176:176) (216:216:216))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|LessThan0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (487:487:487) (570:570:570))
        (PORT datad (277:277:277) (315:315:315))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|playerOn\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (346:346:346))
        (PORT datab (636:636:636) (742:742:742))
        (PORT datac (261:261:261) (299:299:299))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (493:493:493))
        (PORT datab (761:761:761) (908:908:908))
        (PORT datac (564:564:564) (674:674:674))
        (PORT datad (351:351:351) (418:418:418))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (510:510:510))
        (PORT datab (869:869:869) (1007:1007:1007))
        (PORT datac (685:685:685) (803:803:803))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (588:588:588))
        (PORT datab (225:225:225) (279:279:279))
        (PORT datac (143:143:143) (184:184:184))
        (PORT datad (215:215:215) (264:264:264))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (250:250:250) (310:310:310))
        (PORT datab (613:613:613) (719:719:719))
        (PORT datac (523:523:523) (623:623:623))
        (PORT datad (231:231:231) (281:281:281))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (519:519:519))
        (PORT datab (242:242:242) (296:296:296))
        (PORT datac (319:319:319) (371:371:371))
        (PORT datad (492:492:492) (594:594:594))
        (IOPATH dataa combout (181:181:181) (184:184:184))
        (IOPATH datab combout (182:182:182) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (286:286:286))
        (PORT datab (519:519:519) (612:612:612))
        (PORT datac (493:493:493) (577:577:577))
        (PORT datad (204:204:204) (247:247:247))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (171:171:171) (209:209:209))
        (PORT datab (174:174:174) (209:209:209))
        (PORT datac (433:433:433) (499:499:499))
        (PORT datad (655:655:655) (752:752:752))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (169:169:169) (206:206:206))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Direction\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (536:536:536))
        (PORT datab (120:120:120) (151:151:151))
        (PORT datac (282:282:282) (322:322:322))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerMovementInst\|Direction\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (946:946:946))
        (PORT datab (422:422:422) (480:480:480))
        (PORT datad (261:261:261) (298:298:298))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerMovementInst\|Direction)
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1165:1165:1165))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (2968:2968:2968) (3343:3343:3343))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currframeOffset\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (PORT datac (2664:2664:2664) (3043:3043:3043))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currframeOffset\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1173:1173:1173))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (1659:1659:1659) (1894:1894:1894))
        (PORT datad (345:345:345) (415:415:415))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|VStateCurr\.VSyncBackPorch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT asdata (929:929:929) (1036:1036:1036))
        (PORT sclr (2632:2632:2632) (2982:2982:2982))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|VStateCurr\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2640:2640:2640) (2998:2998:2998))
        (PORT datab (1675:1675:1675) (1916:1916:1916))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (121:121:121) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|VStateCurr\.VSyncFrontPorch\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (765:765:765))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|VStateCurr\.VSyncFrontPorch)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1178:1178:1178))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|VStateCurr\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (2416:2416:2416) (2740:2740:2740))
        (PORT datac (1658:1658:1658) (1892:1892:1892))
        (PORT datad (121:121:121) (160:160:160))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|VStateCurr\.VSync\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (824:824:824))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|VStateCurr\.VSync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2711:2711:2711) (3143:3143:3143))
        (PORT datab (360:360:360) (437:437:437))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|counter\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (292:292:292) (324:324:324))
        (PORT sclr (2743:2743:2743) (3105:3105:3105))
        (PORT sload (1202:1202:1202) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (291:291:291) (323:323:323))
        (PORT sclr (2743:2743:2743) (3105:3105:3105))
        (PORT sload (1202:1202:1202) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|counter\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (291:291:291) (322:322:322))
        (PORT sclr (2743:2743:2743) (3105:3105:3105))
        (PORT sload (1202:1202:1202) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (923:923:923))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (290:290:290) (322:322:322))
        (PORT sclr (2743:2743:2743) (3105:3105:3105))
        (PORT sload (1202:1202:1202) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|counter\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (290:290:290) (321:321:321))
        (PORT sclr (2743:2743:2743) (3105:3105:3105))
        (PORT sload (1202:1202:1202) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameCount\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (838:838:838))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (122:122:122) (162:162:162))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameCount\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1173:1173:1173) (1179:1179:1179))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (288:288:288) (319:319:319))
        (PORT sclr (2743:2743:2743) (3105:3105:3105))
        (PORT sload (1202:1202:1202) (1366:1366:1366))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE frameCount\|counter\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (544:544:544) (589:589:589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (288:288:288))
        (PORT datab (161:161:161) (211:211:211))
        (PORT datac (482:482:482) (570:570:570))
        (PORT datad (199:199:199) (232:232:232))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (632:632:632))
        (PORT datab (2900:2900:2900) (3296:3296:3296))
        (PORT datad (287:287:287) (324:324:324))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (630:630:630))
        (PORT datab (2899:2899:2899) (3295:3295:3295))
        (PORT datac (116:116:116) (136:136:136))
        (PORT datad (288:288:288) (324:324:324))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (276:276:276))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2811:2811:2811) (3208:3208:3208))
        (PORT datab (139:139:139) (192:192:192))
        (PORT datac (205:205:205) (252:252:252))
        (PORT datad (205:205:205) (251:251:251))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (633:633:633))
        (PORT datab (203:203:203) (240:240:240))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (287:287:287) (323:323:323))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (143:143:143) (196:196:196))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (135:135:135))
        (PORT datab (222:222:222) (279:279:279))
        (PORT datad (95:95:95) (114:114:114))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1160:1160:1160) (1168:1168:1168))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (PORT datab (140:140:140) (192:192:192))
        (PORT datac (118:118:118) (159:159:159))
        (PORT datad (133:133:133) (171:171:171))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (260:260:260))
        (PORT datac (482:482:482) (570:570:570))
        (PORT datad (203:203:203) (234:234:234))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2699:2699:2699) (3087:3087:3087))
        (PORT datab (162:162:162) (213:213:213))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (114:114:114) (139:139:139))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|playerCurr\.player5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (288:288:288))
        (PORT datab (500:500:500) (589:589:589))
        (PORT datac (136:136:136) (182:182:182))
        (PORT datad (202:202:202) (234:234:234))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (286:286:286))
        (PORT datab (2700:2700:2700) (3085:3085:3085))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (116:116:116) (141:141:141))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|playerCurr\.player6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (148:148:148) (201:201:201))
        (PORT datab (500:500:500) (589:589:589))
        (PORT datac (282:282:282) (316:316:316))
        (PORT datad (203:203:203) (235:235:235))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (206:206:206))
        (PORT datab (2695:2695:2695) (3078:3078:3078))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (110:110:110) (135:135:135))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|playerCurr\.player1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (630:630:630))
        (PORT datab (220:220:220) (275:275:275))
        (PORT datac (210:210:210) (260:260:260))
        (PORT datad (194:194:194) (226:226:226))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (150:150:150) (203:203:203))
        (PORT datab (2699:2699:2699) (3083:3083:3083))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (115:115:115) (140:140:140))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|playerCurr\.player2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (630:630:630))
        (PORT datab (222:222:222) (281:281:281))
        (PORT datac (210:210:210) (259:259:259))
        (PORT datad (194:194:194) (225:225:225))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (284:284:284))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2682:2682:2682) (3059:3059:3059))
        (PORT datad (114:114:114) (139:139:139))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|playerCurr\.player3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1406:1406:1406))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (628:628:628))
        (PORT datab (223:223:223) (282:282:282))
        (PORT datac (224:224:224) (275:275:275))
        (PORT datad (198:198:198) (230:230:230))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2698:2698:2698) (3086:3086:3086))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (131:131:131) (173:173:173))
        (PORT datad (106:106:106) (131:131:131))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|playerCurr\.player4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1159:1159:1159) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|animationOffset\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (326:326:326) (385:385:385))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|animationOffset\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3528:3528:3528) (3135:3135:3135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|animationOffset\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (463:463:463) (541:541:541))
        (PORT datad (463:463:463) (545:545:545))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|animationOffset\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3528:3528:3528) (3135:3135:3135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (576:576:576))
        (PORT datab (437:437:437) (518:518:518))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (576:576:576))
        (PORT datab (545:545:545) (638:638:638))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datab (519:519:519) (611:611:611))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (285:285:285))
        (PORT datab (507:507:507) (597:597:597))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (619:619:619))
        (PORT datab (219:219:219) (272:272:272))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (519:519:519))
        (PORT datab (240:240:240) (294:294:294))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (308:308:308))
        (PORT datab (225:225:225) (279:279:279))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (587:587:587))
        (PORT datab (232:232:232) (288:288:288))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (304:304:304))
        (PORT datab (607:607:607) (713:713:713))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (639:639:639))
        (PORT datab (243:243:243) (299:299:299))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (592:592:592))
        (PORT datab (208:208:208) (263:263:263))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add4\~18)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (462:462:462))
        (IOPATH dataa cout (226:226:226) (171:171:171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (461:461:461))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (483:483:483))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (485:485:485))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (466:466:466))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (472:472:472))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (713:713:713) (846:846:846))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (585:585:585))
        (PORT datab (386:386:386) (461:461:461))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (460:460:460))
        (PORT datab (389:389:389) (466:466:466))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datab (384:384:384) (458:458:458))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (492:492:492))
        (PORT datab (201:201:201) (238:238:238))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (167:167:167) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (181:181:181) (225:225:225))
        (PORT datab (186:186:186) (225:225:225))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (351:351:351))
        (PORT datab (195:195:195) (235:235:235))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (348:348:348))
        (PORT datab (194:194:194) (235:235:235))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (323:323:323))
        (PORT datab (195:195:195) (236:236:236))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (195:195:195) (236:236:236))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (396:396:396))
        (PORT datab (836:836:836) (960:960:960))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (834:834:834) (978:978:978))
        (PORT datab (332:332:332) (387:387:387))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (613:613:613))
        (PORT datab (499:499:499) (561:561:561))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (334:334:334))
        (PORT datab (331:331:331) (394:394:394))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (404:404:404))
        (PORT datab (275:275:275) (319:319:319))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (218:218:218))
        (PORT datab (352:352:352) (419:419:419))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (409:409:409))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (445:445:445))
        (PORT datab (175:175:175) (215:215:215))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (445:445:445))
        (PORT datab (190:190:190) (229:229:229))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (323:323:323))
        (PORT datab (342:342:342) (409:409:409))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add7\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (447:447:447))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|animationOffset\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (481:481:481))
        (PORT datad (327:327:327) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|animationOffset\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3528:3528:3528) (3135:3135:3135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|WideOr0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (482:482:482))
        (PORT datac (463:463:463) (541:541:541))
        (PORT datad (463:463:463) (545:545:545))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|animationOffset\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3528:3528:3528) (3135:3135:3135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (587:587:587))
        (PORT datac (451:451:451) (524:524:524))
        (PORT datad (376:376:376) (456:456:456))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|animationOffset\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1158:1158:1158) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (3528:3528:3528) (3135:3135:3135))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (175:175:175) (214:214:214))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (191:191:191) (231:231:231))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (390:390:390))
        (PORT datab (173:173:173) (212:212:212))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (288:288:288))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (215:215:215))
        (PORT datab (328:328:328) (395:395:395))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (511:511:511))
        (PORT datab (190:190:190) (228:228:228))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (218:218:218))
        (PORT datab (385:385:385) (469:469:469))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (194:194:194) (233:233:233))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (192:192:192) (231:231:231))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (323:323:323))
        (PORT datab (386:386:386) (470:470:470))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (567:567:567))
        (PORT datab (176:176:176) (215:215:215))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (340:340:340))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (594:594:594))
        (PORT datac (261:261:261) (296:296:296))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|playerOn\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (497:497:497))
        (PORT datab (381:381:381) (460:460:460))
        (PORT datac (362:362:362) (429:429:429))
        (PORT datad (469:469:469) (547:547:547))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2835:2835:2835) (3241:3241:3241))
        (PORT datab (463:463:463) (541:541:541))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (393:393:393) (447:447:447))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (3021:3021:3021) (3445:3445:3445))
        (PORT ena (691:691:691) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (621:621:621))
        (PORT datad (2811:2811:2811) (3206:3206:3206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1157:1157:1157) (1164:1164:1164))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (468:468:468) (544:544:544))
        (PORT datac (2615:2615:2615) (2978:2978:2978))
        (PORT datad (579:579:579) (656:656:656))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (482:482:482) (565:565:565))
        (PORT datac (2614:2614:2614) (2977:2977:2977))
        (PORT datad (580:580:580) (656:656:656))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2629:2629:2629) (3001:3001:3001))
        (PORT datac (413:413:413) (472:472:472))
        (PORT datad (580:580:580) (656:656:656))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2624:2624:2624) (2996:2996:2996))
        (PORT datac (425:425:425) (482:482:482))
        (PORT datad (580:580:580) (656:656:656))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1169:1169:1169))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (694:694:694) (758:758:758))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2697:2697:2697) (3081:3081:3081))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (448:448:448) (515:515:515))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1169:1169:1169) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (773:773:773) (833:833:833))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (507:507:507) (594:594:594))
        (PORT datac (1086:1086:1086) (1250:1250:1250))
        (PORT datad (889:889:889) (1033:1033:1033))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (3021:3021:3021) (3445:3445:3445))
        (PORT ena (691:691:691) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (1174:1174:1174))
        (PORT datac (773:773:773) (889:889:889))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (3021:3021:3021) (3445:3445:3445))
        (PORT ena (691:691:691) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (388:388:388) (473:473:473))
        (PORT datac (174:174:174) (208:208:208))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (3021:3021:3021) (3445:3445:3445))
        (PORT ena (691:691:691) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1085:1085:1085) (1249:1249:1249))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (3021:3021:3021) (3445:3445:3445))
        (PORT ena (691:691:691) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1146:1146:1146))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (3021:3021:3021) (3445:3445:3445))
        (PORT ena (691:691:691) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (373:373:373) (419:419:419))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (3021:3021:3021) (3445:3445:3445))
        (PORT ena (691:691:691) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerAnimationJumpInst\|Add9\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (344:344:344))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (487:487:487) (567:567:567))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerAnimationJumpInst\|currSpriteAddress\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1166:1166:1166) (1172:1172:1172))
        (PORT d (37:37:37) (50:50:50))
        (PORT sclr (3021:3021:3021) (3445:3445:3445))
        (PORT ena (691:691:691) (750:750:750))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1183:1183:1183))
        (PORT d[1] (707:707:707) (812:812:812))
        (PORT d[2] (849:849:849) (994:994:994))
        (PORT d[3] (764:764:764) (908:908:908))
        (PORT d[4] (673:673:673) (789:789:789))
        (PORT d[5] (1113:1113:1113) (1285:1285:1285))
        (PORT d[6] (803:803:803) (928:928:928))
        (PORT d[7] (811:811:811) (946:946:946))
        (PORT d[8] (842:842:842) (986:986:986))
        (PORT d[9] (798:798:798) (921:921:921))
        (PORT d[10] (846:846:846) (989:989:989))
        (PORT d[11] (784:784:784) (909:909:909))
        (PORT d[12] (950:950:950) (1101:1101:1101))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (943:943:943) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (141:141:141) (178:178:178))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1442:1442:1442))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1312:1312:1312))
        (PORT d[1] (1035:1035:1035) (1213:1213:1213))
        (PORT d[2] (865:865:865) (1010:1010:1010))
        (PORT d[3] (808:808:808) (960:960:960))
        (PORT d[4] (842:842:842) (976:976:976))
        (PORT d[5] (1085:1085:1085) (1247:1247:1247))
        (PORT d[6] (982:982:982) (1134:1134:1134))
        (PORT d[7] (962:962:962) (1108:1108:1108))
        (PORT d[8] (1002:1002:1002) (1175:1175:1175))
        (PORT d[9] (992:992:992) (1148:1148:1148))
        (PORT d[10] (994:994:994) (1156:1156:1156))
        (PORT d[11] (952:952:952) (1105:1105:1105))
        (PORT d[12] (983:983:983) (1141:1141:1141))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (PORT d[0] (895:895:895) (1034:1034:1034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (952:952:952))
        (PORT datab (530:530:530) (638:638:638))
        (PORT datac (902:902:902) (1027:1027:1027))
        (PORT datad (458:458:458) (533:533:533))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (638:638:638))
        (PORT datac (912:912:912) (1067:1067:1067))
        (PORT datad (822:822:822) (925:925:925))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1416:1416:1416))
        (PORT d[1] (854:854:854) (1007:1007:1007))
        (PORT d[2] (1037:1037:1037) (1202:1202:1202))
        (PORT d[3] (984:984:984) (1160:1160:1160))
        (PORT d[4] (1027:1027:1027) (1178:1178:1178))
        (PORT d[5] (1284:1284:1284) (1496:1496:1496))
        (PORT d[6] (1168:1168:1168) (1343:1343:1343))
        (PORT d[7] (1126:1126:1126) (1291:1291:1291))
        (PORT d[8] (1177:1177:1177) (1372:1372:1372))
        (PORT d[9] (1174:1174:1174) (1349:1349:1349))
        (PORT d[10] (1016:1016:1016) (1196:1196:1196))
        (PORT d[11] (1112:1112:1112) (1282:1282:1282))
        (PORT d[12] (1161:1161:1161) (1340:1340:1340))
        (PORT clk (1324:1324:1324) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1348:1348:1348))
        (PORT d[0] (1100:1100:1100) (955:955:955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (862:862:862))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1225:1225:1225))
        (PORT d[1] (929:929:929) (1101:1101:1101))
        (PORT d[2] (1012:1012:1012) (1171:1171:1171))
        (PORT d[3] (988:988:988) (1170:1170:1170))
        (PORT d[4] (1004:1004:1004) (1163:1163:1163))
        (PORT d[5] (1110:1110:1110) (1276:1276:1276))
        (PORT d[6] (991:991:991) (1143:1143:1143))
        (PORT d[7] (1142:1142:1142) (1314:1314:1314))
        (PORT d[8] (1024:1024:1024) (1205:1205:1205))
        (PORT d[9] (986:986:986) (1136:1136:1136))
        (PORT d[10] (859:859:859) (1024:1024:1024))
        (PORT d[11] (1121:1121:1121) (1292:1292:1292))
        (PORT d[12] (1141:1141:1141) (1313:1313:1313))
        (PORT clk (1334:1334:1334) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1358:1358:1358))
        (PORT d[0] (945:945:945) (1094:1094:1094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (638:638:638))
        (PORT datac (886:886:886) (1035:1035:1035))
        (PORT datad (785:785:785) (891:891:891))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (646:646:646) (756:756:756))
        (PORT d[1] (719:719:719) (843:843:843))
        (PORT d[2] (703:703:703) (820:820:820))
        (PORT d[3] (689:689:689) (799:799:799))
        (PORT d[4] (694:694:694) (812:812:812))
        (PORT d[5] (773:773:773) (899:899:899))
        (PORT d[6] (620:620:620) (720:720:720))
        (PORT d[7] (633:633:633) (735:735:735))
        (PORT d[8] (622:622:622) (728:728:728))
        (PORT d[9] (626:626:626) (730:730:730))
        (PORT d[10] (822:822:822) (959:959:959))
        (PORT d[11] (639:639:639) (747:747:747))
        (PORT d[12] (629:629:629) (731:731:731))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT d[0] (766:766:766) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1385:1385:1385))
        (PORT d[1] (861:861:861) (1015:1015:1015))
        (PORT d[2] (1181:1181:1181) (1359:1359:1359))
        (PORT d[3] (1149:1149:1149) (1342:1342:1342))
        (PORT d[4] (1163:1163:1163) (1336:1336:1336))
        (PORT d[5] (1271:1271:1271) (1455:1455:1455))
        (PORT d[6] (1176:1176:1176) (1352:1352:1352))
        (PORT d[7] (1299:1299:1299) (1492:1492:1492))
        (PORT d[8] (1196:1196:1196) (1396:1396:1396))
        (PORT d[9] (1167:1167:1167) (1337:1337:1337))
        (PORT d[10] (1027:1027:1027) (1212:1212:1212))
        (PORT d[11] (1319:1319:1319) (1522:1522:1522))
        (PORT d[12] (1310:1310:1310) (1501:1501:1501))
        (PORT clk (1312:1312:1312) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1335:1335:1335))
        (PORT d[0] (1092:1092:1092) (948:948:948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (530:530:530) (638:638:638))
        (PORT datac (586:586:586) (654:654:654))
        (PORT datad (969:969:969) (1101:1101:1101))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1037:1037:1037) (1209:1209:1209))
        (PORT d[1] (1017:1017:1017) (1198:1198:1198))
        (PORT d[2] (1009:1009:1009) (1167:1167:1167))
        (PORT d[3] (976:976:976) (1166:1166:1166))
        (PORT d[4] (1004:1004:1004) (1161:1161:1161))
        (PORT d[5] (1280:1280:1280) (1496:1496:1496))
        (PORT d[6] (1155:1155:1155) (1329:1329:1329))
        (PORT d[7] (1139:1139:1139) (1311:1311:1311))
        (PORT d[8] (1184:1184:1184) (1386:1386:1386))
        (PORT d[9] (1159:1159:1159) (1332:1332:1332))
        (PORT d[10] (1023:1023:1023) (1210:1210:1210))
        (PORT d[11] (1129:1129:1129) (1303:1303:1303))
        (PORT d[12] (1138:1138:1138) (1315:1315:1315))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (PORT d[0] (1084:1084:1084) (940:940:940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1385:1385:1385))
        (PORT d[1] (849:849:849) (1003:1003:1003))
        (PORT d[2] (1016:1016:1016) (1178:1178:1178))
        (PORT d[3] (809:809:809) (961:961:961))
        (PORT d[4] (852:852:852) (993:993:993))
        (PORT d[5] (1235:1235:1235) (1416:1416:1416))
        (PORT d[6] (1003:1003:1003) (1162:1162:1162))
        (PORT d[7] (981:981:981) (1137:1137:1137))
        (PORT d[8] (1024:1024:1024) (1204:1204:1204))
        (PORT d[9] (964:964:964) (1108:1108:1108))
        (PORT d[10] (1030:1030:1030) (1218:1218:1218))
        (PORT d[11] (1139:1139:1139) (1315:1315:1315))
        (PORT d[12] (975:975:975) (1130:1130:1130))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1364:1364:1364))
        (PORT d[0] (923:923:923) (1065:1065:1065))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1201:1201:1201))
        (PORT d[1] (982:982:982) (1152:1152:1152))
        (PORT d[2] (1133:1133:1133) (1312:1312:1312))
        (PORT d[3] (973:973:973) (1161:1161:1161))
        (PORT d[4] (1020:1020:1020) (1180:1180:1180))
        (PORT d[5] (1297:1297:1297) (1510:1510:1510))
        (PORT d[6] (1188:1188:1188) (1370:1370:1370))
        (PORT d[7] (1145:1145:1145) (1321:1321:1321))
        (PORT d[8] (1203:1203:1203) (1408:1408:1408))
        (PORT d[9] (1126:1126:1126) (1286:1286:1286))
        (PORT d[10] (879:879:879) (1040:1040:1040))
        (PORT d[11] (1318:1318:1318) (1521:1521:1521))
        (PORT d[12] (1131:1131:1131) (1306:1306:1306))
        (PORT clk (1318:1318:1318) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1341:1341:1341))
        (PORT d[0] (955:955:955) (1099:1099:1099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (841:841:841) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1119:1119:1119) (1286:1286:1286))
        (PORT d[1] (925:925:925) (1095:1095:1095))
        (PORT d[2] (847:847:847) (989:989:989))
        (PORT d[3] (810:810:810) (967:967:967))
        (PORT d[4] (826:826:826) (961:961:961))
        (PORT d[5] (1079:1079:1079) (1249:1249:1249))
        (PORT d[6] (827:827:827) (961:961:961))
        (PORT d[7] (970:970:970) (1119:1119:1119))
        (PORT d[8] (837:837:837) (989:989:989))
        (PORT d[9] (807:807:807) (935:935:935))
        (PORT d[10] (822:822:822) (958:958:958))
        (PORT d[11] (947:947:947) (1094:1094:1094))
        (PORT d[12] (963:963:963) (1114:1114:1114))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT d[0] (918:918:918) (1039:1039:1039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE heroInst\|playerROMInst\|SpriteRom_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (905:905:905) (1030:1030:1030))
        (PORT datad (926:926:926) (1079:1079:1079))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (983:983:983))
        (PORT datab (532:532:532) (640:640:640))
        (PORT datac (908:908:908) (1075:1075:1075))
        (PORT datad (90:90:90) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (116:116:116) (146:146:146))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2842:2842:2842) (3253:3253:3253))
        (PORT datab (228:228:228) (274:274:274))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (108:108:108) (133:133:133))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pixelLogicInst\|pixelOut\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1428:1428:1428))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2846:2846:2846) (3257:3257:3257))
        (PORT datab (478:478:478) (560:560:560))
        (PORT datac (208:208:208) (251:251:251))
        (PORT datad (106:106:106) (131:131:131))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (1133:1133:1133))
        (PORT datab (531:531:531) (640:640:640))
        (PORT datac (909:909:909) (1077:1077:1077))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pixelLogicInst\|pixelOut\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1428:1428:1428))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2850:2850:2850) (3262:3262:3262))
        (PORT datab (533:533:533) (641:641:641))
        (PORT datac (583:583:583) (651:651:651))
        (PORT datad (925:925:925) (1078:1078:1078))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (823:823:823))
        (PORT datab (227:227:227) (272:272:272))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pixelLogicInst\|pixelOut\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1428:1428:1428))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2847:2847:2847) (3259:3259:3259))
        (PORT datab (532:532:532) (640:640:640))
        (PORT datac (907:907:907) (1051:1051:1051))
        (PORT datad (901:901:901) (1025:1025:1025))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (824:824:824))
        (PORT datab (225:225:225) (270:270:270))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (106:106:106) (129:129:129))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pixelLogicInst\|pixelOut\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1428:1428:1428))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (396:396:396))
        (PORT datab (357:357:357) (430:430:430))
        (PORT datac (311:311:311) (372:372:372))
        (PORT datad (310:310:310) (372:372:372))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2851:2851:2851) (3263:3263:3263))
        (PORT datad (463:463:463) (538:538:538))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE pixelLogicInst\|pixelOut\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (349:349:349))
        (PORT datab (224:224:224) (269:269:269))
        (PORT datac (172:172:172) (206:206:206))
        (PORT datad (106:106:106) (129:129:129))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE pixelLogicInst\|pixelOut\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1428:1428:1428))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|pixelWrite\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (319:319:319) (390:390:390))
        (PORT datac (96:96:96) (119:119:119))
        (PORT datad (310:310:310) (370:370:370))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1305:1305:1305))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (2008:2008:2008))
        (PORT d[1] (1762:1762:1762) (2092:2092:2092))
        (PORT d[2] (1515:1515:1515) (1745:1745:1745))
        (PORT d[3] (1441:1441:1441) (1677:1677:1677))
        (PORT d[4] (1465:1465:1465) (1690:1690:1690))
        (PORT d[5] (1472:1472:1472) (1708:1708:1708))
        (PORT d[6] (1448:1448:1448) (1669:1669:1669))
        (PORT d[7] (1474:1474:1474) (1694:1694:1694))
        (PORT d[8] (1502:1502:1502) (1741:1741:1741))
        (PORT d[9] (1416:1416:1416) (1633:1633:1633))
        (PORT d[10] (1541:1541:1541) (1823:1823:1823))
        (PORT d[11] (1225:1225:1225) (1433:1433:1433))
        (PORT d[12] (1153:1153:1153) (1359:1359:1359))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1333:1333:1333))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1196:1196:1196) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1420:1420:1420) (1459:1459:1459))
        (PORT asdata (680:680:680) (774:774:774))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (466:466:466) (532:532:532))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1588w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (621:621:621))
        (PORT datab (373:373:373) (435:435:435))
        (PORT datac (332:332:332) (384:384:384))
        (PORT datad (145:145:145) (174:174:174))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2351w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (447:447:447))
        (PORT datab (367:367:367) (420:420:420))
        (PORT datac (471:471:471) (537:537:537))
        (PORT datad (448:448:448) (502:502:502))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2351w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (599:599:599))
        (PORT datac (467:467:467) (526:526:526))
        (PORT datad (101:101:101) (124:124:124))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1484:1484:1484))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1365:1365:1365))
        (PORT d[1] (1730:1730:1730) (2056:2056:2056))
        (PORT d[2] (1210:1210:1210) (1394:1394:1394))
        (PORT d[3] (1123:1123:1123) (1299:1299:1299))
        (PORT d[4] (1270:1270:1270) (1465:1465:1465))
        (PORT d[5] (1658:1658:1658) (1918:1918:1918))
        (PORT d[6] (1303:1303:1303) (1494:1494:1494))
        (PORT d[7] (1179:1179:1179) (1341:1341:1341))
        (PORT d[8] (1212:1212:1212) (1386:1386:1386))
        (PORT d[9] (1148:1148:1148) (1314:1314:1314))
        (PORT d[10] (1258:1258:1258) (1505:1505:1505))
        (PORT d[11] (1204:1204:1204) (1438:1438:1438))
        (PORT d[12] (1114:1114:1114) (1300:1300:1300))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1244:1244:1244))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (PORT d[0] (1273:1273:1273) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (1124:1124:1124))
        (PORT datab (1130:1130:1130) (1351:1351:1351))
        (PORT datac (713:713:713) (837:837:837))
        (PORT datad (579:579:579) (654:654:654))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1212:1212:1212))
        (PORT asdata (1002:1002:1002) (1117:1117:1117))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1435:1435:1435))
        (PORT asdata (628:628:628) (691:691:691))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1558w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (554:554:554))
        (PORT datab (164:164:164) (206:206:206))
        (PORT datac (502:502:502) (598:598:598))
        (PORT datad (290:290:290) (328:328:328))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1371w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (251:251:251))
        (PORT datad (209:209:209) (239:239:239))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2321w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (586:586:586))
        (PORT datab (635:635:635) (723:723:723))
        (PORT datac (371:371:371) (423:423:423))
        (PORT datad (357:357:357) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1510:1510:1510) (1760:1760:1760))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (2027:2027:2027))
        (PORT d[1] (1603:1603:1603) (1915:1915:1915))
        (PORT d[2] (1691:1691:1691) (1997:1997:1997))
        (PORT d[3] (2053:2053:2053) (2401:2401:2401))
        (PORT d[4] (1951:1951:1951) (2218:2218:2218))
        (PORT d[5] (1740:1740:1740) (2032:2032:2032))
        (PORT d[6] (1514:1514:1514) (1712:1712:1712))
        (PORT d[7] (1330:1330:1330) (1546:1546:1546))
        (PORT d[8] (1576:1576:1576) (1837:1837:1837))
        (PORT d[9] (1272:1272:1272) (1490:1490:1490))
        (PORT d[10] (1289:1289:1289) (1538:1538:1538))
        (PORT d[11] (1222:1222:1222) (1478:1478:1478))
        (PORT d[12] (1356:1356:1356) (1586:1586:1586))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1367:1367:1367))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (1317:1317:1317) (1424:1424:1424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1568w\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (451:451:451))
        (PORT datab (383:383:383) (444:444:444))
        (PORT datac (325:325:325) (368:368:368))
        (PORT datad (237:237:237) (277:277:277))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1568w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (337:337:337) (385:385:385))
        (PORT datad (212:212:212) (242:242:242))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2331w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (420:420:420))
        (PORT datab (145:145:145) (179:179:179))
        (PORT datac (193:193:193) (230:230:230))
        (PORT datad (218:218:218) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1518:1518:1518))
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2398:2398:2398))
        (PORT d[1] (1479:1479:1479) (1750:1750:1750))
        (PORT d[2] (1669:1669:1669) (1959:1959:1959))
        (PORT d[3] (2147:2147:2147) (2501:2501:2501))
        (PORT d[4] (1467:1467:1467) (1665:1665:1665))
        (PORT d[5] (1343:1343:1343) (1587:1587:1587))
        (PORT d[6] (1538:1538:1538) (1744:1744:1744))
        (PORT d[7] (1458:1458:1458) (1615:1615:1615))
        (PORT d[8] (1261:1261:1261) (1441:1441:1441))
        (PORT d[9] (1076:1076:1076) (1266:1266:1266))
        (PORT d[10] (1207:1207:1207) (1414:1414:1414))
        (PORT d[11] (1434:1434:1434) (1715:1715:1715))
        (PORT d[12] (1107:1107:1107) (1288:1288:1288))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1344:1344:1344))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (PORT d[0] (1447:1447:1447) (1575:1575:1575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1092:1092:1092))
        (PORT datab (1250:1250:1250) (1450:1450:1450))
        (PORT datac (845:845:845) (1024:1024:1024))
        (PORT datad (1016:1016:1016) (1184:1184:1184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (792:792:792) (932:932:932))
        (PORT datac (778:778:778) (895:895:895))
        (PORT datad (438:438:438) (503:503:503))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1734w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (531:531:531))
        (PORT datab (493:493:493) (566:566:566))
        (PORT datac (466:466:466) (525:525:525))
        (PORT datad (447:447:447) (501:501:501))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1714w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (729:729:729))
        (PORT datab (623:623:623) (723:723:723))
        (PORT datac (475:475:475) (543:543:543))
        (PORT datad (115:115:115) (136:136:136))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1371w\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (210:210:210) (250:250:250))
        (PORT datad (214:214:214) (250:250:250))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2479w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (431:431:431))
        (PORT datab (243:243:243) (289:289:289))
        (PORT datac (143:143:143) (180:180:180))
        (PORT datad (125:125:125) (148:148:148))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1265:1265:1265))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (788:788:788) (910:910:910))
        (PORT d[1] (941:941:941) (1076:1076:1076))
        (PORT d[2] (844:844:844) (965:965:965))
        (PORT d[3] (1087:1087:1087) (1241:1241:1241))
        (PORT d[4] (927:927:927) (1074:1074:1074))
        (PORT d[5] (1347:1347:1347) (1598:1598:1598))
        (PORT d[6] (945:945:945) (1077:1077:1077))
        (PORT d[7] (943:943:943) (1057:1057:1057))
        (PORT d[8] (1017:1017:1017) (1166:1166:1166))
        (PORT d[9] (996:996:996) (1144:1144:1144))
        (PORT d[10] (1249:1249:1249) (1503:1503:1503))
        (PORT d[11] (969:969:969) (1108:1108:1108))
        (PORT d[12] (956:956:956) (1082:1082:1082))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (849:849:849))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (1217:1217:1217) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1703w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (728:728:728))
        (PORT datab (492:492:492) (561:561:561))
        (PORT datac (608:608:608) (701:701:701))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2468w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (366:366:366) (428:428:428))
        (PORT datab (143:143:143) (177:177:177))
        (PORT datac (145:145:145) (182:182:182))
        (PORT datad (226:226:226) (262:262:262))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1512:1512:1512) (1766:1766:1766))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2254:2254:2254))
        (PORT d[1] (1774:1774:1774) (2102:2102:2102))
        (PORT d[2] (2157:2157:2157) (2468:2468:2468))
        (PORT d[3] (2401:2401:2401) (2785:2785:2785))
        (PORT d[4] (2354:2354:2354) (2755:2755:2755))
        (PORT d[5] (1821:1821:1821) (2110:2110:2110))
        (PORT d[6] (2244:2244:2244) (2620:2620:2620))
        (PORT d[7] (1669:1669:1669) (1918:1918:1918))
        (PORT d[8] (1839:1839:1839) (2123:2123:2123))
        (PORT d[9] (1464:1464:1464) (1701:1701:1701))
        (PORT d[10] (1599:1599:1599) (1891:1891:1891))
        (PORT d[11] (1414:1414:1414) (1639:1639:1639))
        (PORT d[12] (1485:1485:1485) (1725:1725:1725))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1340:1340:1340))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (1546:1546:1546) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (549:549:549))
        (PORT datab (797:797:797) (935:935:935))
        (PORT datac (1442:1442:1442) (1606:1606:1606))
        (PORT datad (1018:1018:1018) (1187:1187:1187))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1754w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (407:407:407))
        (PORT datab (331:331:331) (377:377:377))
        (PORT datac (341:341:341) (384:384:384))
        (PORT datad (361:361:361) (413:413:413))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1744w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (188:188:188) (229:229:229))
        (PORT datab (382:382:382) (443:443:443))
        (PORT datac (371:371:371) (427:427:427))
        (PORT datad (470:470:470) (549:549:549))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2509w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (424:424:424))
        (PORT datab (236:236:236) (282:282:282))
        (PORT datac (149:149:149) (186:186:186))
        (PORT datad (128:128:128) (151:151:151))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1605:1605:1605))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1553:1553:1553))
        (PORT d[1] (1193:1193:1193) (1396:1396:1396))
        (PORT d[2] (1161:1161:1161) (1332:1332:1332))
        (PORT d[3] (1213:1213:1213) (1410:1410:1410))
        (PORT d[4] (1128:1128:1128) (1314:1314:1314))
        (PORT d[5] (1114:1114:1114) (1300:1300:1300))
        (PORT d[6] (1070:1070:1070) (1235:1235:1235))
        (PORT d[7] (1121:1121:1121) (1294:1294:1294))
        (PORT d[8] (1233:1233:1233) (1409:1409:1409))
        (PORT d[9] (1203:1203:1203) (1390:1390:1390))
        (PORT d[10] (1417:1417:1417) (1685:1685:1685))
        (PORT d[11] (1239:1239:1239) (1460:1460:1460))
        (PORT d[12] (976:976:976) (1141:1141:1141))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1270:1270:1270))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (PORT d[0] (1344:1344:1344) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1754w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (433:433:433))
        (PORT datab (482:482:482) (571:571:571))
        (PORT datac (369:369:369) (425:425:425))
        (PORT datad (103:103:103) (119:119:119))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2519w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (418:418:418))
        (PORT datab (231:231:231) (276:276:276))
        (PORT datac (151:151:151) (189:189:189))
        (PORT datad (133:133:133) (157:157:157))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|pixelWrite\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (307:307:307) (367:367:367))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1496:1496:1496))
        (PORT d[1] (1348:1348:1348) (1568:1568:1568))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1725:1725:1725) (2018:2018:2018))
        (PORT d[1] (1745:1745:1745) (2072:2072:2072))
        (PORT d[2] (1758:1758:1758) (2077:2077:2077))
        (PORT d[3] (2062:2062:2062) (2409:2409:2409))
        (PORT d[4] (1323:1323:1323) (1500:1500:1500))
        (PORT d[5] (1486:1486:1486) (1733:1733:1733))
        (PORT d[6] (1334:1334:1334) (1504:1504:1504))
        (PORT d[7] (1313:1313:1313) (1460:1460:1460))
        (PORT d[8] (1436:1436:1436) (1690:1690:1690))
        (PORT d[9] (1268:1268:1268) (1482:1482:1482))
        (PORT d[10] (1272:1272:1272) (1537:1537:1537))
        (PORT d[11] (1238:1238:1238) (1477:1477:1477))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1371:1371:1371))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1394:1394:1394))
        (PORT d[0] (1382:1382:1382) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1245:1245:1245))
        (PORT datab (794:794:794) (931:931:931))
        (PORT datac (778:778:778) (868:868:868))
        (PORT datad (1021:1021:1021) (1190:1190:1190))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (846:846:846) (1025:1025:1025))
        (PORT datad (1205:1205:1205) (1399:1399:1399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (639:639:639) (725:725:725))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (864:864:864))
        (PORT datab (1000:1000:1000) (1205:1205:1205))
        (PORT datad (676:676:676) (794:794:794))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1734w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (728:728:728))
        (PORT datab (492:492:492) (560:560:560))
        (PORT datac (177:177:177) (210:210:210))
        (PORT datad (625:625:625) (726:726:726))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2499w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (448:448:448))
        (PORT datac (613:613:613) (705:705:705))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1486:1486:1486))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1857:1857:1857))
        (PORT d[1] (1771:1771:1771) (2096:2096:2096))
        (PORT d[2] (1589:1589:1589) (1832:1832:1832))
        (PORT d[3] (1449:1449:1449) (1660:1660:1660))
        (PORT d[4] (1474:1474:1474) (1705:1705:1705))
        (PORT d[5] (1673:1673:1673) (1961:1961:1961))
        (PORT d[6] (1664:1664:1664) (1904:1904:1904))
        (PORT d[7] (1524:1524:1524) (1731:1731:1731))
        (PORT d[8] (1686:1686:1686) (1933:1933:1933))
        (PORT d[9] (1539:1539:1539) (1763:1763:1763))
        (PORT d[10] (1435:1435:1435) (1713:1713:1713))
        (PORT d[11] (1077:1077:1077) (1262:1262:1262))
        (PORT d[12] (1366:1366:1366) (1598:1598:1598))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1121:1121:1121))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1115:1115:1115) (1196:1196:1196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1724w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (729:729:729))
        (PORT datab (494:494:494) (563:563:563))
        (PORT datac (175:175:175) (208:208:208))
        (PORT datad (626:626:626) (727:727:727))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2489w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (448:448:448))
        (PORT datac (613:613:613) (705:705:705))
        (PORT datad (115:115:115) (137:137:137))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1282:1282:1282))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1357:1357:1357))
        (PORT d[1] (1401:1401:1401) (1668:1668:1668))
        (PORT d[2] (1296:1296:1296) (1468:1468:1468))
        (PORT d[3] (1846:1846:1846) (2171:2171:2171))
        (PORT d[4] (1413:1413:1413) (1669:1669:1669))
        (PORT d[5] (1485:1485:1485) (1707:1707:1707))
        (PORT d[6] (1293:1293:1293) (1480:1480:1480))
        (PORT d[7] (1160:1160:1160) (1316:1316:1316))
        (PORT d[8] (1223:1223:1223) (1386:1386:1386))
        (PORT d[9] (1122:1122:1122) (1272:1272:1272))
        (PORT d[10] (1255:1255:1255) (1470:1470:1470))
        (PORT d[11] (1411:1411:1411) (1686:1686:1686))
        (PORT d[12] (1142:1142:1142) (1288:1288:1288))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1013:1013:1013))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (1202:1202:1202) (1279:1279:1279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (425:425:425))
        (PORT datab (966:966:966) (1108:1108:1108))
        (PORT datac (1125:1125:1125) (1302:1302:1302))
        (PORT datad (936:936:936) (1077:1077:1077))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (616:616:616) (695:695:695))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1202:1202:1202) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (337:337:337))
        (PORT datab (172:172:172) (230:230:230))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (159:159:159) (210:210:210))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1475w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (411:411:411))
        (PORT datad (325:325:325) (368:368:368))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1495w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (625:625:625))
        (PORT datab (167:167:167) (208:208:208))
        (PORT datac (189:189:189) (222:222:222))
        (PORT datad (361:361:361) (416:416:416))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2257w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (601:601:601))
        (PORT datac (468:468:468) (526:526:526))
        (PORT datad (101:101:101) (123:123:123))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1203:1203:1203))
        (PORT clk (1372:1372:1372) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (936:936:936) (1105:1105:1105))
        (PORT d[1] (1048:1048:1048) (1232:1232:1232))
        (PORT d[2] (961:961:961) (1120:1120:1120))
        (PORT d[3] (997:997:997) (1183:1183:1183))
        (PORT d[4] (980:980:980) (1153:1153:1153))
        (PORT d[5] (945:945:945) (1105:1105:1105))
        (PORT d[6] (915:915:915) (1067:1067:1067))
        (PORT d[7] (910:910:910) (1042:1042:1042))
        (PORT d[8] (811:811:811) (931:931:931))
        (PORT d[9] (903:903:903) (1048:1048:1048))
        (PORT d[10] (742:742:742) (877:877:877))
        (PORT d[11] (722:722:722) (833:833:833))
        (PORT d[12] (912:912:912) (1046:1046:1046))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1145:1145:1145))
        (PORT clk (1370:1370:1370) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1395:1395:1395))
        (PORT d[0] (1366:1366:1366) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1475w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (185:185:185))
        (PORT datab (385:385:385) (451:451:451))
        (PORT datac (362:362:362) (420:420:420))
        (PORT datad (367:367:367) (424:424:424))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2237w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (347:347:347) (402:402:402))
        (PORT datab (338:338:338) (390:390:390))
        (PORT datac (200:200:200) (233:233:233))
        (PORT datad (128:128:128) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (658:658:658) (769:769:769))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1155:1155:1155))
        (PORT d[1] (1366:1366:1366) (1644:1644:1644))
        (PORT d[2] (1689:1689:1689) (1984:1984:1984))
        (PORT d[3] (1225:1225:1225) (1434:1434:1434))
        (PORT d[4] (1220:1220:1220) (1398:1398:1398))
        (PORT d[5] (1262:1262:1262) (1464:1464:1464))
        (PORT d[6] (1776:1776:1776) (2049:2049:2049))
        (PORT d[7] (1484:1484:1484) (1729:1729:1729))
        (PORT d[8] (1031:1031:1031) (1185:1185:1185))
        (PORT d[9] (1257:1257:1257) (1482:1482:1482))
        (PORT d[10] (1415:1415:1415) (1688:1688:1688))
        (PORT d[11] (971:971:971) (1156:1156:1156))
        (PORT d[12] (1213:1213:1213) (1376:1376:1376))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1306:1306:1306))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (1224:1224:1224) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1205:1205:1205))
        (PORT datab (711:711:711) (872:872:872))
        (PORT datac (864:864:864) (1012:1012:1012))
        (PORT datad (938:938:938) (1078:1078:1078))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1485w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (624:624:624))
        (PORT datab (380:380:380) (442:442:442))
        (PORT datac (189:189:189) (222:222:222))
        (PORT datad (152:152:152) (184:184:184))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2247w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (477:477:477))
        (PORT datac (390:390:390) (451:451:451))
        (PORT datad (358:358:358) (419:419:419))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1162:1162:1162) (1347:1347:1347))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (2005:2005:2005))
        (PORT d[1] (1580:1580:1580) (1885:1885:1885))
        (PORT d[2] (1514:1514:1514) (1744:1744:1744))
        (PORT d[3] (1458:1458:1458) (1696:1696:1696))
        (PORT d[4] (1459:1459:1459) (1685:1685:1685))
        (PORT d[5] (1452:1452:1452) (1678:1678:1678))
        (PORT d[6] (1429:1429:1429) (1643:1643:1643))
        (PORT d[7] (1478:1478:1478) (1700:1700:1700))
        (PORT d[8] (1510:1510:1510) (1750:1750:1750))
        (PORT d[9] (1405:1405:1405) (1619:1619:1619))
        (PORT d[10] (1374:1374:1374) (1636:1636:1636))
        (PORT d[11] (1227:1227:1227) (1439:1439:1439))
        (PORT d[12] (1179:1179:1179) (1381:1381:1381))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1413:1413:1413))
        (PORT clk (1327:1327:1327) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (PORT d[0] (1301:1301:1301) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (850:850:850) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1465w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (554:554:554))
        (PORT datab (165:165:165) (207:207:207))
        (PORT datac (189:189:189) (222:222:222))
        (PORT datad (315:315:315) (359:359:359))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2227w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (401:401:401))
        (PORT datab (233:233:233) (276:276:276))
        (PORT datac (329:329:329) (381:381:381))
        (PORT datad (129:129:129) (157:157:157))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1281:1281:1281))
        (PORT clk (1378:1378:1378) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1563:1563:1563))
        (PORT d[1] (1384:1384:1384) (1645:1645:1645))
        (PORT d[2] (1145:1145:1145) (1302:1302:1302))
        (PORT d[3] (1998:1998:1998) (2335:2335:2335))
        (PORT d[4] (1396:1396:1396) (1650:1650:1650))
        (PORT d[5] (1485:1485:1485) (1706:1706:1706))
        (PORT d[6] (1201:1201:1201) (1381:1381:1381))
        (PORT d[7] (996:996:996) (1131:1131:1131))
        (PORT d[8] (996:996:996) (1130:1130:1130))
        (PORT d[9] (976:976:976) (1108:1108:1108))
        (PORT d[10] (1164:1164:1164) (1332:1332:1332))
        (PORT d[11] (1263:1263:1263) (1453:1453:1453))
        (PORT d[12] (990:990:990) (1119:1119:1119))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (870:870:870) (940:940:940))
        (PORT clk (1376:1376:1376) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1401:1401:1401))
        (PORT d[0] (1217:1217:1217) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1328:1328:1328))
        (PORT datab (860:860:860) (1008:1008:1008))
        (PORT datac (695:695:695) (851:851:851))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (485:485:485))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (862:862:862) (1009:1009:1009))
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (801:801:801))
        (PORT datad (815:815:815) (955:955:955))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1528w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (330:330:330) (379:379:379))
        (PORT datac (335:335:335) (378:378:378))
        (PORT datad (468:468:468) (547:547:547))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1341w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (399:399:399))
        (PORT datab (349:349:349) (403:403:403))
        (PORT datac (313:313:313) (361:361:361))
        (PORT datad (515:515:515) (597:597:597))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2301w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (122:122:122) (147:147:147))
        (PORT datad (122:122:122) (141:141:141))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2102w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (590:590:590))
        (PORT datab (496:496:496) (571:571:571))
        (PORT datac (479:479:479) (545:545:545))
        (PORT datad (500:500:500) (574:574:574))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (831:831:831) (942:942:942))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (789:789:789) (943:943:943))
        (PORT d[1] (1159:1159:1159) (1392:1392:1392))
        (PORT d[2] (935:935:935) (1115:1115:1115))
        (PORT d[3] (827:827:827) (986:986:986))
        (PORT d[4] (825:825:825) (978:978:978))
        (PORT d[5] (775:775:775) (904:904:904))
        (PORT d[6] (879:879:879) (1020:1020:1020))
        (PORT d[7] (909:909:909) (1041:1041:1041))
        (PORT d[8] (722:722:722) (838:838:838))
        (PORT d[9] (904:904:904) (1053:1053:1053))
        (PORT d[10] (729:729:729) (857:857:857))
        (PORT d[11] (734:734:734) (851:851:851))
        (PORT d[12] (747:747:747) (856:856:856))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (859:859:859) (930:930:930))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (972:972:972) (1033:1033:1033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1361w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (623:623:623))
        (PORT datab (378:378:378) (440:440:440))
        (PORT datac (313:313:313) (354:354:354))
        (PORT datad (238:238:238) (277:277:277))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2122w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (407:407:407))
        (PORT datab (224:224:224) (264:264:264))
        (PORT datac (197:197:197) (234:234:234))
        (PORT datad (188:188:188) (215:215:215))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1509:1509:1509) (1761:1761:1761))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2085:2085:2085))
        (PORT d[1] (1815:1815:1815) (2162:2162:2162))
        (PORT d[2] (1795:1795:1795) (2128:2128:2128))
        (PORT d[3] (2020:2020:2020) (2363:2363:2363))
        (PORT d[4] (2196:2196:2196) (2577:2577:2577))
        (PORT d[5] (1635:1635:1635) (1936:1936:1936))
        (PORT d[6] (2041:2041:2041) (2308:2308:2308))
        (PORT d[7] (1675:1675:1675) (1941:1941:1941))
        (PORT d[8] (1825:1825:1825) (2128:2128:2128))
        (PORT d[9] (1504:1504:1504) (1757:1757:1757))
        (PORT d[10] (1509:1509:1509) (1800:1800:1800))
        (PORT d[11] (1246:1246:1246) (1476:1476:1476))
        (PORT d[12] (1528:1528:1528) (1774:1774:1774))
        (PORT clk (1293:1293:1293) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1461:1461:1461))
        (PORT clk (1293:1293:1293) (1317:1317:1317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1319:1319:1319))
        (PORT d[0] (1534:1534:1534) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (815:815:815) (830:830:830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (816:816:816) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (816:816:816) (831:831:831))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (816:816:816) (831:831:831))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT datab (686:686:686) (839:839:839))
        (PORT datac (954:954:954) (1072:1072:1072))
        (PORT datad (1292:1292:1292) (1475:1475:1475))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1351w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (621:621:621))
        (PORT datab (374:374:374) (435:435:435))
        (PORT datac (316:316:316) (356:356:356))
        (PORT datad (235:235:235) (275:275:275))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2112w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (406:406:406))
        (PORT datab (167:167:167) (210:210:210))
        (PORT datac (198:198:198) (236:236:236))
        (PORT datad (209:209:209) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1269:1269:1269))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (2155:2155:2155))
        (PORT d[1] (1439:1439:1439) (1695:1695:1695))
        (PORT d[2] (1373:1373:1373) (1632:1632:1632))
        (PORT d[3] (1780:1780:1780) (2073:2073:2073))
        (PORT d[4] (1514:1514:1514) (1795:1795:1795))
        (PORT d[5] (1988:1988:1988) (2329:2329:2329))
        (PORT d[6] (2613:2613:2613) (3063:3063:3063))
        (PORT d[7] (1712:1712:1712) (2008:2008:2008))
        (PORT d[8] (1577:1577:1577) (1837:1837:1837))
        (PORT d[9] (1649:1649:1649) (1930:1930:1930))
        (PORT d[10] (1682:1682:1682) (2005:2005:2005))
        (PORT d[11] (1276:1276:1276) (1499:1499:1499))
        (PORT d[12] (1274:1274:1274) (1465:1465:1465))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1270:1270:1270) (1422:1422:1422))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (1505:1505:1505) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1324w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (410:410:410))
        (PORT datab (381:381:381) (440:440:440))
        (PORT datac (244:244:244) (292:292:292))
        (PORT datad (360:360:360) (412:412:412))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2085w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (426:426:426))
        (PORT datab (142:142:142) (175:175:175))
        (PORT datac (147:147:147) (185:185:185))
        (PORT datad (223:223:223) (260:260:260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1298:1298:1298))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (2019:2019:2019))
        (PORT d[1] (1505:1505:1505) (1781:1781:1781))
        (PORT d[2] (1362:1362:1362) (1597:1597:1597))
        (PORT d[3] (2167:2167:2167) (2526:2526:2526))
        (PORT d[4] (1590:1590:1590) (1876:1876:1876))
        (PORT d[5] (1896:1896:1896) (2216:2216:2216))
        (PORT d[6] (1355:1355:1355) (1535:1535:1535))
        (PORT d[7] (1299:1299:1299) (1436:1436:1436))
        (PORT d[8] (1268:1268:1268) (1450:1450:1450))
        (PORT d[9] (1058:1058:1058) (1243:1243:1243))
        (PORT d[10] (1203:1203:1203) (1392:1392:1392))
        (PORT d[11] (1365:1365:1365) (1590:1590:1590))
        (PORT d[12] (936:936:936) (1100:1100:1100))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1233:1233:1233))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (1312:1312:1312) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1421:1421:1421) (1607:1607:1607))
        (PORT datab (1102:1102:1102) (1283:1283:1283))
        (PORT datac (671:671:671) (818:818:818))
        (PORT datad (540:540:540) (639:639:639))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (501:501:501) (580:580:580))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1004:1004:1004) (1171:1171:1171))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1424w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (500:500:500) (570:570:570))
        (PORT datab (676:676:676) (774:774:774))
        (PORT datac (478:478:478) (542:542:542))
        (PORT datad (368:368:368) (428:428:428))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2186w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (465:465:465) (539:539:539))
        (PORT datab (369:369:369) (435:435:435))
        (PORT datac (359:359:359) (418:418:418))
        (PORT datad (325:325:325) (372:372:372))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (652:652:652) (731:731:731))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (605:605:605) (728:728:728))
        (PORT d[1] (658:658:658) (786:786:786))
        (PORT d[2] (617:617:617) (731:731:731))
        (PORT d[3] (774:774:774) (916:916:916))
        (PORT d[4] (635:635:635) (764:764:764))
        (PORT d[5] (599:599:599) (712:712:712))
        (PORT d[6] (556:556:556) (657:657:657))
        (PORT d[7] (895:895:895) (1024:1024:1024))
        (PORT d[8] (527:527:527) (615:615:615))
        (PORT d[9] (504:504:504) (581:581:581))
        (PORT d[10] (544:544:544) (646:646:646))
        (PORT d[11] (531:531:531) (619:619:619))
        (PORT d[12] (542:542:542) (631:631:631))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (607:607:607) (637:637:637))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (807:807:807) (836:836:836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (918:918:918))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1445w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (499:499:499) (576:576:576))
        (PORT datab (385:385:385) (451:451:451))
        (PORT datac (716:716:716) (810:810:810))
        (PORT datad (327:327:327) (376:376:376))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2207w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (446:446:446))
        (PORT datab (386:386:386) (451:451:451))
        (PORT datac (325:325:325) (374:374:374))
        (PORT datad (131:131:131) (161:161:161))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1384:1384:1384))
        (PORT clk (1325:1325:1325) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1563:1563:1563))
        (PORT d[1] (1244:1244:1244) (1457:1457:1457))
        (PORT d[2] (1126:1126:1126) (1326:1326:1326))
        (PORT d[3] (1376:1376:1376) (1615:1615:1615))
        (PORT d[4] (1392:1392:1392) (1628:1628:1628))
        (PORT d[5] (1267:1267:1267) (1462:1462:1462))
        (PORT d[6] (1269:1269:1269) (1468:1468:1468))
        (PORT d[7] (1410:1410:1410) (1609:1609:1609))
        (PORT d[8] (1265:1265:1265) (1461:1461:1461))
        (PORT d[9] (1239:1239:1239) (1425:1425:1425))
        (PORT d[10] (1260:1260:1260) (1459:1459:1459))
        (PORT d[11] (1264:1264:1264) (1453:1453:1453))
        (PORT d[12] (1265:1265:1265) (1449:1449:1449))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1194:1194:1194))
        (PORT clk (1323:1323:1323) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d[0] (1454:1454:1454) (1586:1586:1586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (845:845:845) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (891:891:891))
        (PORT datab (1450:1450:1450) (1633:1633:1633))
        (PORT datac (670:670:670) (816:816:816))
        (PORT datad (539:539:539) (638:638:638))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1455w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (181:181:181))
        (PORT datab (384:384:384) (449:449:449))
        (PORT datac (363:363:363) (421:421:421))
        (PORT datad (208:208:208) (242:242:242))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2217w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (447:447:447))
        (PORT datab (384:384:384) (450:450:450))
        (PORT datac (322:322:322) (371:371:371))
        (PORT datad (129:129:129) (159:159:159))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1688:1688:1688))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2448:2448:2448))
        (PORT d[1] (1618:1618:1618) (1925:1925:1925))
        (PORT d[2] (1960:1960:1960) (2236:2236:2236))
        (PORT d[3] (2387:2387:2387) (2791:2791:2791))
        (PORT d[4] (2183:2183:2183) (2561:2561:2561))
        (PORT d[5] (2114:2114:2114) (2465:2465:2465))
        (PORT d[6] (2210:2210:2210) (2583:2583:2583))
        (PORT d[7] (1699:1699:1699) (1961:1961:1961))
        (PORT d[8] (1615:1615:1615) (1861:1861:1861))
        (PORT d[9] (1251:1251:1251) (1464:1464:1464))
        (PORT d[10] (1403:1403:1403) (1626:1626:1626))
        (PORT d[11] (1606:1606:1606) (1857:1857:1857))
        (PORT d[12] (1136:1136:1136) (1323:1323:1323))
        (PORT clk (1382:1382:1382) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1375:1375:1375))
        (PORT clk (1382:1382:1382) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (PORT d[0] (1465:1465:1465) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1435w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (590:590:590))
        (PORT datab (475:475:475) (542:542:542))
        (PORT datac (477:477:477) (551:551:551))
        (PORT datad (367:367:367) (427:427:427))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2197w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (445:445:445))
        (PORT datab (386:386:386) (452:452:452))
        (PORT datac (327:327:327) (376:376:376))
        (PORT datad (132:132:132) (162:162:162))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1328:1328:1328))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1562:1562:1562))
        (PORT d[1] (1683:1683:1683) (1986:1986:1986))
        (PORT d[2] (1648:1648:1648) (1940:1940:1940))
        (PORT d[3] (1669:1669:1669) (1926:1926:1926))
        (PORT d[4] (1327:1327:1327) (1532:1532:1532))
        (PORT d[5] (1317:1317:1317) (1531:1531:1531))
        (PORT d[6] (2285:2285:2285) (2613:2613:2613))
        (PORT d[7] (1411:1411:1411) (1649:1649:1649))
        (PORT d[8] (1962:1962:1962) (2283:2283:2283))
        (PORT d[9] (1443:1443:1443) (1690:1690:1690))
        (PORT d[10] (1389:1389:1389) (1648:1648:1648))
        (PORT d[11] (1355:1355:1355) (1595:1595:1595))
        (PORT d[12] (1313:1313:1313) (1544:1544:1544))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1355:1355:1355))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (1420:1420:1420) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (869:869:869))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (2220:2220:2220))
        (PORT datab (706:706:706) (867:867:867))
        (PORT datac (859:859:859) (1006:1006:1006))
        (PORT datad (1120:1120:1120) (1281:1281:1281))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (210:210:210))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1350:1350:1350) (1568:1568:1568))
        (PORT datad (372:372:372) (456:456:456))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1371w\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (410:410:410))
        (PORT datab (345:345:345) (398:398:398))
        (PORT datac (330:330:330) (373:373:373))
        (PORT datad (147:147:147) (177:177:177))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2132w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (427:427:427))
        (PORT datab (239:239:239) (285:285:285))
        (PORT datac (146:146:146) (184:184:184))
        (PORT datad (129:129:129) (153:153:153))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1597:1597:1597))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1983:1983:1983))
        (PORT d[1] (1711:1711:1711) (2029:2029:2029))
        (PORT d[2] (1523:1523:1523) (1803:1803:1803))
        (PORT d[3] (1804:1804:1804) (2113:2113:2113))
        (PORT d[4] (2381:2381:2381) (2811:2811:2811))
        (PORT d[5] (1666:1666:1666) (1918:1918:1918))
        (PORT d[6] (1929:1929:1929) (2216:2216:2216))
        (PORT d[7] (1855:1855:1855) (2124:2124:2124))
        (PORT d[8] (1662:1662:1662) (1935:1935:1935))
        (PORT d[9] (1447:1447:1447) (1694:1694:1694))
        (PORT d[10] (1474:1474:1474) (1757:1757:1757))
        (PORT d[11] (1313:1313:1313) (1538:1538:1538))
        (PORT d[12] (1391:1391:1391) (1627:1627:1627))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1382:1382:1382))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1571:1571:1571) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1381w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (734:734:734))
        (PORT datab (496:496:496) (571:571:571))
        (PORT datac (454:454:454) (513:513:513))
        (PORT datad (376:376:376) (436:436:436))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2142w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (428:428:428))
        (PORT datab (240:240:240) (286:286:286))
        (PORT datac (146:146:146) (183:183:183))
        (PORT datad (128:128:128) (151:151:151))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1521:1521:1521))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2381:2381:2381))
        (PORT d[1] (1387:1387:1387) (1653:1653:1653))
        (PORT d[2] (1676:1676:1676) (1973:1973:1973))
        (PORT d[3] (2139:2139:2139) (2496:2496:2496))
        (PORT d[4] (2065:2065:2065) (2414:2414:2414))
        (PORT d[5] (1502:1502:1502) (1763:1763:1763))
        (PORT d[6] (1718:1718:1718) (1948:1948:1948))
        (PORT d[7] (1465:1465:1465) (1623:1623:1623))
        (PORT d[8] (1280:1280:1280) (1464:1464:1464))
        (PORT d[9] (1084:1084:1084) (1275:1275:1275))
        (PORT d[10] (1381:1381:1381) (1611:1611:1611))
        (PORT d[11] (1369:1369:1369) (1591:1591:1591))
        (PORT d[12] (1282:1282:1282) (1487:1487:1487))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1290:1290:1290))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (1467:1467:1467) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1729:1729:1729))
        (PORT datab (707:707:707) (868:868:868))
        (PORT datac (860:860:860) (1007:1007:1007))
        (PORT datad (1374:1374:1374) (1581:1581:1581))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (996:996:996) (1143:1143:1143))
        (PORT datad (375:375:375) (460:460:460))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1401w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (554:554:554))
        (PORT datab (165:165:165) (207:207:207))
        (PORT datac (312:312:312) (352:352:352))
        (PORT datad (315:315:315) (359:359:359))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2162w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (597:597:597))
        (PORT datac (466:466:466) (525:525:525))
        (PORT datad (102:102:102) (125:125:125))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1463:1463:1463))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1734:1734:1734))
        (PORT d[1] (1220:1220:1220) (1460:1460:1460))
        (PORT d[2] (1299:1299:1299) (1537:1537:1537))
        (PORT d[3] (1977:1977:1977) (2312:2312:2312))
        (PORT d[4] (1382:1382:1382) (1632:1632:1632))
        (PORT d[5] (1769:1769:1769) (2022:2022:2022))
        (PORT d[6] (1383:1383:1383) (1587:1587:1587))
        (PORT d[7] (1181:1181:1181) (1340:1340:1340))
        (PORT d[8] (1380:1380:1380) (1559:1559:1559))
        (PORT d[9] (1171:1171:1171) (1375:1375:1375))
        (PORT d[10] (1299:1299:1299) (1515:1515:1515))
        (PORT d[11] (1438:1438:1438) (1650:1650:1650))
        (PORT d[12] (1177:1177:1177) (1333:1333:1333))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1343:1343:1343))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (1263:1263:1263) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1391w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (398:398:398))
        (PORT datab (365:365:365) (424:424:424))
        (PORT datac (329:329:329) (381:381:381))
        (PORT datad (509:509:509) (586:586:586))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2152w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (405:405:405))
        (PORT datac (290:290:290) (334:334:334))
        (PORT datad (335:335:335) (383:383:383))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (884:884:884))
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (609:609:609) (725:725:725))
        (PORT d[1] (763:763:763) (882:882:882))
        (PORT d[2] (688:688:688) (796:796:796))
        (PORT d[3] (603:603:603) (719:719:719))
        (PORT d[4] (584:584:584) (697:697:697))
        (PORT d[5] (596:596:596) (706:706:706))
        (PORT d[6] (565:565:565) (666:666:666))
        (PORT d[7] (562:562:562) (654:654:654))
        (PORT d[8] (547:547:547) (637:637:637))
        (PORT d[9] (542:542:542) (626:626:626))
        (PORT d[10] (691:691:691) (806:806:806))
        (PORT d[11] (570:570:570) (671:671:671))
        (PORT d[12] (933:933:933) (1070:1070:1070))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (692:692:692) (742:742:742))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (PORT d[0] (986:986:986) (1049:1049:1049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (880:880:880) (1032:1032:1032))
        (PORT datac (1079:1079:1079) (1233:1233:1233))
        (PORT datad (455:455:455) (510:510:510))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (119:119:119) (148:148:148))
        (PORT datac (694:694:694) (850:850:850))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (183:183:183) (219:219:219))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (178:178:178) (240:240:240))
        (PORT datac (310:310:310) (359:359:359))
        (PORT datad (159:159:159) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1661w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (351:351:351) (408:408:408))
        (PORT datad (322:322:322) (365:365:365))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1661w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (555:555:555))
        (PORT datab (157:157:157) (197:197:197))
        (PORT datac (500:500:500) (594:594:594))
        (PORT datad (195:195:195) (229:229:229))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2425w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (404:404:404))
        (PORT datab (339:339:339) (391:391:391))
        (PORT datac (199:199:199) (231:231:231))
        (PORT datad (131:131:131) (159:159:159))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1561:1561:1561))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2251:2251:2251))
        (PORT d[1] (1794:1794:1794) (2137:2137:2137))
        (PORT d[2] (1956:1956:1956) (2310:2310:2310))
        (PORT d[3] (2010:2010:2010) (2352:2352:2352))
        (PORT d[4] (2174:2174:2174) (2550:2550:2550))
        (PORT d[5] (1747:1747:1747) (2033:2033:2033))
        (PORT d[6] (1866:1866:1866) (2111:2111:2111))
        (PORT d[7] (1534:1534:1534) (1782:1782:1782))
        (PORT d[8] (1605:1605:1605) (1869:1869:1869))
        (PORT d[9] (1286:1286:1286) (1508:1508:1508))
        (PORT d[10] (1297:1297:1297) (1555:1555:1555))
        (PORT d[11] (1241:1241:1241) (1471:1471:1471))
        (PORT d[12] (1167:1167:1167) (1370:1370:1370))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1244:1244:1244) (1393:1393:1393))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (1423:1423:1423) (1571:1571:1571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (869:869:869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (854:854:854) (870:870:870))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1681w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (448:448:448))
        (PORT datab (383:383:383) (444:444:444))
        (PORT datac (320:320:320) (361:361:361))
        (PORT datad (234:234:234) (274:274:274))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2445w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (595:595:595))
        (PORT datac (465:465:465) (524:524:524))
        (PORT datad (103:103:103) (126:126:126))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1280:1280:1280))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (936:936:936))
        (PORT d[1] (965:965:965) (1102:1102:1102))
        (PORT d[2] (999:999:999) (1148:1148:1148))
        (PORT d[3] (1072:1072:1072) (1226:1226:1226))
        (PORT d[4] (905:905:905) (1044:1044:1044))
        (PORT d[5] (1527:1527:1527) (1800:1800:1800))
        (PORT d[6] (973:973:973) (1120:1120:1120))
        (PORT d[7] (826:826:826) (938:938:938))
        (PORT d[8] (995:995:995) (1137:1137:1137))
        (PORT d[9] (802:802:802) (920:920:920))
        (PORT d[10] (971:971:971) (1106:1106:1106))
        (PORT d[11] (818:818:818) (931:931:931))
        (PORT d[12] (802:802:802) (904:904:904))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (846:846:846))
        (PORT clk (1383:1383:1383) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1413:1413:1413))
        (PORT d[0] (1100:1100:1100) (1171:1171:1171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (1185:1185:1185))
        (PORT datab (1118:1118:1118) (1291:1291:1291))
        (PORT datac (465:465:465) (529:529:529))
        (PORT datad (972:972:972) (1130:1130:1130))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1528w\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (621:621:621))
        (PORT datab (374:374:374) (436:436:436))
        (PORT datac (119:119:119) (142:142:142))
        (PORT datad (291:291:291) (330:330:330))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2291w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (446:446:446))
        (PORT datab (369:369:369) (422:422:422))
        (PORT datac (420:420:420) (468:468:468))
        (PORT datad (423:423:423) (478:478:478))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1730:1730:1730))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (2320:2320:2320))
        (PORT d[1] (1610:1610:1610) (1916:1916:1916))
        (PORT d[2] (1801:1801:1801) (2061:2061:2061))
        (PORT d[3] (2216:2216:2216) (2597:2597:2597))
        (PORT d[4] (2158:2158:2158) (2531:2531:2531))
        (PORT d[5] (2116:2116:2116) (2473:2473:2473))
        (PORT d[6] (2123:2123:2123) (2468:2468:2468))
        (PORT d[7] (1671:1671:1671) (1924:1924:1924))
        (PORT d[8] (1470:1470:1470) (1691:1691:1691))
        (PORT d[9] (1252:1252:1252) (1464:1464:1464))
        (PORT d[10] (1597:1597:1597) (1844:1844:1844))
        (PORT d[11] (1626:1626:1626) (1883:1883:1883))
        (PORT d[12] (1468:1468:1468) (1672:1672:1672))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1415:1415:1415) (1569:1569:1569))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (1500:1500:1500) (1644:1644:1644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1548w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (623:623:623))
        (PORT datab (376:376:376) (438:438:438))
        (PORT datac (329:329:329) (381:381:381))
        (PORT datad (237:237:237) (277:277:277))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2311w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (407:407:407))
        (PORT datab (208:208:208) (250:250:250))
        (PORT datac (198:198:198) (235:235:235))
        (PORT datad (209:209:209) (239:239:239))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (919:919:919))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1160:1160:1160))
        (PORT d[1] (1348:1348:1348) (1615:1615:1615))
        (PORT d[2] (1504:1504:1504) (1777:1777:1777))
        (PORT d[3] (1040:1040:1040) (1220:1220:1220))
        (PORT d[4] (1413:1413:1413) (1666:1666:1666))
        (PORT d[5] (1120:1120:1120) (1292:1292:1292))
        (PORT d[6] (1919:1919:1919) (2206:2206:2206))
        (PORT d[7] (1361:1361:1361) (1545:1545:1545))
        (PORT d[8] (1036:1036:1036) (1186:1186:1186))
        (PORT d[9] (1097:1097:1097) (1270:1270:1270))
        (PORT d[10] (1043:1043:1043) (1190:1190:1190))
        (PORT d[11] (889:889:889) (1015:1015:1015))
        (PORT d[12] (879:879:879) (995:995:995))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1245:1245:1245))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (1323:1323:1323) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1391:1391:1391))
        (PORT datab (1609:1609:1609) (1859:1859:1859))
        (PORT datac (1025:1025:1025) (1185:1185:1185))
        (PORT datad (1228:1228:1228) (1434:1434:1434))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1641w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (524:524:524))
        (PORT datab (141:141:141) (177:177:177))
        (PORT datac (361:361:361) (419:419:419))
        (PORT datad (205:205:205) (239:239:239))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2405w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (448:448:448))
        (PORT datab (383:383:383) (448:448:448))
        (PORT datac (319:319:319) (368:368:368))
        (PORT datad (130:130:130) (159:159:159))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1767:1767:1767))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1947:1947:1947) (2277:2277:2277))
        (PORT d[1] (1984:1984:1984) (2339:2339:2339))
        (PORT d[2] (2167:2167:2167) (2484:2484:2484))
        (PORT d[3] (2347:2347:2347) (2733:2733:2733))
        (PORT d[4] (2211:2211:2211) (2596:2596:2596))
        (PORT d[5] (1948:1948:1948) (2276:2276:2276))
        (PORT d[6] (2222:2222:2222) (2595:2595:2595))
        (PORT d[7] (1683:1683:1683) (1938:1938:1938))
        (PORT d[8] (1816:1816:1816) (2096:2096:2096))
        (PORT d[9] (1455:1455:1455) (1703:1703:1703))
        (PORT d[10] (1623:1623:1623) (1921:1921:1921))
        (PORT d[11] (1437:1437:1437) (1669:1669:1669))
        (PORT d[12] (1336:1336:1336) (1559:1559:1559))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1377:1377:1377))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (1557:1557:1557) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1621w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (273:273:273))
        (PORT datab (232:232:232) (274:274:274))
        (PORT datac (198:198:198) (232:232:232))
        (PORT datad (371:371:371) (429:429:429))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2385w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (445:445:445))
        (PORT datab (387:387:387) (452:452:452))
        (PORT datac (327:327:327) (377:377:377))
        (PORT datad (127:127:127) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1478:1478:1478))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (2168:2168:2168))
        (PORT d[1] (1652:1652:1652) (1949:1949:1949))
        (PORT d[2] (1567:1567:1567) (1852:1852:1852))
        (PORT d[3] (1781:1781:1781) (2066:2066:2066))
        (PORT d[4] (1763:1763:1763) (2077:2077:2077))
        (PORT d[5] (1958:1958:1958) (2291:2291:2291))
        (PORT d[6] (2435:2435:2435) (2861:2861:2861))
        (PORT d[7] (1704:1704:1704) (1984:1984:1984))
        (PORT d[8] (1725:1725:1725) (2007:2007:2007))
        (PORT d[9] (1502:1502:1502) (1769:1769:1769))
        (PORT d[10] (1768:1768:1768) (2102:2102:2102))
        (PORT d[11] (1172:1172:1172) (1372:1372:1372))
        (PORT d[12] (1304:1304:1304) (1504:1504:1504))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1268:1268:1268))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (1466:1466:1466) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (1156:1156:1156))
        (PORT datab (683:683:683) (830:830:830))
        (PORT datac (1776:1776:1776) (2014:2014:2014))
        (PORT datad (1317:1317:1317) (1490:1490:1490))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1631w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (452:452:452))
        (PORT datab (382:382:382) (443:443:443))
        (PORT datac (244:244:244) (292:292:292))
        (PORT datad (315:315:315) (359:359:359))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2395w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (446:446:446))
        (PORT datab (386:386:386) (452:452:452))
        (PORT datac (326:326:326) (375:375:375))
        (PORT datad (127:127:127) (154:154:154))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1491:1491:1491))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2262:2262:2262))
        (PORT d[1] (1799:1799:1799) (2140:2140:2140))
        (PORT d[2] (1939:1939:1939) (2289:2289:2289))
        (PORT d[3] (2023:2023:2023) (2367:2367:2367))
        (PORT d[4] (2314:2314:2314) (2708:2708:2708))
        (PORT d[5] (1576:1576:1576) (1866:1866:1866))
        (PORT d[6] (1871:1871:1871) (2117:2117:2117))
        (PORT d[7] (1493:1493:1493) (1726:1726:1726))
        (PORT d[8] (1577:1577:1577) (1838:1838:1838))
        (PORT d[9] (1300:1300:1300) (1524:1524:1524))
        (PORT d[10] (1304:1304:1304) (1564:1564:1564))
        (PORT d[11] (1226:1226:1226) (1452:1452:1452))
        (PORT d[12] (1333:1333:1333) (1548:1548:1548))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1055:1055:1055) (1168:1168:1168))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (1417:1417:1417) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1610w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (353:353:353) (408:408:408))
        (PORT datab (344:344:344) (396:396:396))
        (PORT datac (329:329:329) (372:372:372))
        (PORT datad (233:233:233) (273:273:273))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2374w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (462:462:462))
        (PORT datab (374:374:374) (431:431:431))
        (PORT datac (358:358:358) (409:409:409))
        (PORT datad (469:469:469) (537:537:537))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1372:1372:1372))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1521:1521:1521) (1755:1755:1755))
        (PORT d[1] (1556:1556:1556) (1854:1854:1854))
        (PORT d[2] (1814:1814:1814) (2129:2129:2129))
        (PORT d[3] (1669:1669:1669) (1931:1931:1931))
        (PORT d[4] (1497:1497:1497) (1721:1721:1721))
        (PORT d[5] (1322:1322:1322) (1532:1532:1532))
        (PORT d[6] (2125:2125:2125) (2436:2436:2436))
        (PORT d[7] (1571:1571:1571) (1826:1826:1826))
        (PORT d[8] (1961:1961:1961) (2285:2285:2285))
        (PORT d[9] (1443:1443:1443) (1689:1689:1689))
        (PORT d[10] (1421:1421:1421) (1678:1678:1678))
        (PORT d[11] (1095:1095:1095) (1293:1293:1293))
        (PORT d[12] (1347:1347:1347) (1577:1577:1577))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1458:1458:1458))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (1335:1335:1335) (1465:1465:1465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1303:1303:1303))
        (PORT datab (1133:1133:1133) (1354:1354:1354))
        (PORT datac (718:718:718) (843:843:843))
        (PORT datad (1142:1142:1142) (1311:1311:1311))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (393:393:393))
        (PORT datab (792:792:792) (931:931:931))
        (PORT datac (776:776:776) (893:893:893))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1538w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (450:450:450))
        (PORT datab (341:341:341) (391:391:391))
        (PORT datac (241:241:241) (289:289:289))
        (PORT datad (360:360:360) (408:408:408))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2301w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (350:350:350) (406:406:406))
        (PORT datab (215:215:215) (259:259:259))
        (PORT datac (194:194:194) (230:230:230))
        (PORT datad (209:209:209) (239:239:239))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1557:1557:1557))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2241:2241:2241))
        (PORT d[1] (1787:1787:1787) (2117:2117:2117))
        (PORT d[2] (1696:1696:1696) (2004:2004:2004))
        (PORT d[3] (2025:2025:2025) (2363:2363:2363))
        (PORT d[4] (2330:2330:2330) (2728:2728:2728))
        (PORT d[5] (1590:1590:1590) (1880:1880:1880))
        (PORT d[6] (1703:1703:1703) (1928:1928:1928))
        (PORT d[7] (1521:1521:1521) (1762:1762:1762))
        (PORT d[8] (1462:1462:1462) (1716:1716:1716))
        (PORT d[9] (1288:1288:1288) (1508:1508:1508))
        (PORT d[10] (1296:1296:1296) (1560:1560:1560))
        (PORT d[11] (1235:1235:1235) (1458:1458:1458))
        (PORT d[12] (1315:1315:1315) (1533:1533:1533))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1272:1272:1272) (1432:1432:1432))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (PORT d[0] (1457:1457:1457) (1588:1588:1588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (875:875:875))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1517w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (623:623:623))
        (PORT datab (377:377:377) (439:439:439))
        (PORT datac (120:120:120) (144:144:144))
        (PORT datad (290:290:290) (329:329:329))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2280w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (558:558:558))
        (PORT datab (464:464:464) (525:525:525))
        (PORT datac (330:330:330) (372:372:372))
        (PORT datad (426:426:426) (481:481:481))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1463:1463:1463) (1706:1706:1706))
        (PORT clk (1374:1374:1374) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1151:1151:1151))
        (PORT d[1] (1259:1259:1259) (1439:1439:1439))
        (PORT d[2] (1023:1023:1023) (1177:1177:1177))
        (PORT d[3] (953:953:953) (1098:1098:1098))
        (PORT d[4] (1095:1095:1095) (1267:1267:1267))
        (PORT d[5] (1348:1348:1348) (1590:1590:1590))
        (PORT d[6] (997:997:997) (1145:1145:1145))
        (PORT d[7] (998:998:998) (1132:1132:1132))
        (PORT d[8] (1025:1025:1025) (1174:1174:1174))
        (PORT d[9] (988:988:988) (1134:1134:1134))
        (PORT d[10] (1290:1290:1290) (1543:1543:1543))
        (PORT d[11] (1031:1031:1031) (1207:1207:1207))
        (PORT d[12] (983:983:983) (1111:1111:1111))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (998:998:998) (1075:1075:1075))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1398:1398:1398))
        (PORT d[0] (1126:1126:1126) (1215:1215:1215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (910:910:910))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (1145:1145:1145))
        (PORT datab (823:823:823) (960:960:960))
        (PORT datac (1089:1089:1089) (1218:1218:1218))
        (PORT datad (303:303:303) (346:346:346))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (409:409:409))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (456:456:456) (523:523:523))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1671w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (557:557:557))
        (PORT datab (397:397:397) (470:470:470))
        (PORT datac (622:622:622) (708:708:708))
        (PORT datad (375:375:375) (433:433:433))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2435w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (485:485:485))
        (PORT datac (396:396:396) (457:457:457))
        (PORT datad (354:354:354) (414:414:414))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (988:988:988))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1372:1372:1372))
        (PORT d[1] (1549:1549:1549) (1842:1842:1842))
        (PORT d[2] (1306:1306:1306) (1546:1546:1546))
        (PORT d[3] (1281:1281:1281) (1477:1477:1477))
        (PORT d[4] (1391:1391:1391) (1596:1596:1596))
        (PORT d[5] (946:946:946) (1102:1102:1102))
        (PORT d[6] (1586:1586:1586) (1832:1832:1832))
        (PORT d[7] (1291:1291:1291) (1511:1511:1511))
        (PORT d[8] (1214:1214:1214) (1394:1394:1394))
        (PORT d[9] (1256:1256:1256) (1471:1471:1471))
        (PORT d[10] (1429:1429:1429) (1700:1700:1700))
        (PORT d[11] (998:998:998) (1185:1185:1185))
        (PORT d[12] (1335:1335:1335) (1560:1560:1560))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1116:1116:1116))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1373:1373:1373))
        (PORT d[0] (1199:1199:1199) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|decode3\|w_anode1651w\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (524:524:524))
        (PORT datab (142:142:142) (178:178:178))
        (PORT datac (362:362:362) (420:420:420))
        (PORT datad (368:368:368) (425:425:425))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|rden_decode\|w_anode2415w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (407:407:407))
        (PORT datab (234:234:234) (278:278:278))
        (PORT datac (334:334:334) (379:379:379))
        (PORT datad (131:131:131) (160:160:160))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1359:1359:1359))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1759:1759:1759))
        (PORT d[1] (1758:1758:1758) (2089:2089:2089))
        (PORT d[2] (1523:1523:1523) (1805:1805:1805))
        (PORT d[3] (1493:1493:1493) (1726:1726:1726))
        (PORT d[4] (1503:1503:1503) (1727:1727:1727))
        (PORT d[5] (1480:1480:1480) (1709:1709:1709))
        (PORT d[6] (2199:2199:2199) (2515:2515:2515))
        (PORT d[7] (1626:1626:1626) (1865:1865:1865))
        (PORT d[8] (1997:1997:1997) (2316:2316:2316))
        (PORT d[9] (1461:1461:1461) (1718:1718:1718))
        (PORT d[10] (1428:1428:1428) (1690:1690:1690))
        (PORT d[11] (1323:1323:1323) (1551:1551:1551))
        (PORT d[12] (1345:1345:1345) (1571:1571:1571))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1212:1212:1212) (1358:1358:1358))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (1396:1396:1396) (1523:1523:1523))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (852:852:852))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (1062:1062:1062))
        (PORT datab (1134:1134:1134) (1355:1355:1355))
        (PORT datac (720:720:720) (846:846:846))
        (PORT datad (1056:1056:1056) (1218:1218:1218))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (394:394:394))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (779:779:779) (909:909:909))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (332:332:332) (389:389:389))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (371:371:371) (442:442:442))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1770:1770:1770) (2074:2074:2074))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1391:1391:1391))
        (PORT d[1] (1375:1375:1375) (1649:1649:1649))
        (PORT d[2] (1339:1339:1339) (1597:1597:1597))
        (PORT d[3] (1509:1509:1509) (1745:1745:1745))
        (PORT d[4] (1306:1306:1306) (1508:1508:1508))
        (PORT d[5] (1137:1137:1137) (1322:1322:1322))
        (PORT d[6] (1742:1742:1742) (2005:2005:2005))
        (PORT d[7] (1300:1300:1300) (1523:1523:1523))
        (PORT d[8] (1979:1979:1979) (2303:2303:2303))
        (PORT d[9] (1438:1438:1438) (1686:1686:1686))
        (PORT d[10] (1417:1417:1417) (1685:1685:1685))
        (PORT d[11] (1101:1101:1101) (1302:1302:1302))
        (PORT d[12] (1346:1346:1346) (1577:1577:1577))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1258:1258:1258))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (PORT d[0] (1303:1303:1303) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (864:864:864) (881:881:881))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1829:1829:1829))
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1154:1154:1154))
        (PORT d[1] (968:968:968) (1108:1108:1108))
        (PORT d[2] (1208:1208:1208) (1391:1391:1391))
        (PORT d[3] (947:947:947) (1088:1088:1088))
        (PORT d[4] (1100:1100:1100) (1267:1267:1267))
        (PORT d[5] (1327:1327:1327) (1575:1575:1575))
        (PORT d[6] (1130:1130:1130) (1288:1288:1288))
        (PORT d[7] (1011:1011:1011) (1153:1153:1153))
        (PORT d[8] (1016:1016:1016) (1159:1159:1159))
        (PORT d[9] (978:978:978) (1121:1121:1121))
        (PORT d[10] (1302:1302:1302) (1562:1562:1562))
        (PORT d[11] (1255:1255:1255) (1461:1461:1461))
        (PORT d[12] (984:984:984) (1112:1112:1112))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1034:1034:1034))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (PORT d[0] (1089:1089:1089) (1149:1149:1149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1240:1240:1240))
        (PORT datab (1042:1042:1042) (1222:1222:1222))
        (PORT datac (843:843:843) (1020:1020:1020))
        (PORT datad (608:608:608) (692:692:692))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1998:1998:1998))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1488:1488:1488) (1737:1737:1737))
        (PORT d[1] (1337:1337:1337) (1597:1597:1597))
        (PORT d[2] (1107:1107:1107) (1307:1307:1307))
        (PORT d[3] (1375:1375:1375) (1614:1614:1614))
        (PORT d[4] (1394:1394:1394) (1634:1634:1634))
        (PORT d[5] (1268:1268:1268) (1468:1468:1468))
        (PORT d[6] (1272:1272:1272) (1470:1470:1470))
        (PORT d[7] (1374:1374:1374) (1573:1573:1573))
        (PORT d[8] (1283:1283:1283) (1487:1487:1487))
        (PORT d[9] (1231:1231:1231) (1416:1416:1416))
        (PORT d[10] (1093:1093:1093) (1273:1273:1273))
        (PORT d[11] (1090:1090:1090) (1255:1255:1255))
        (PORT d[12] (1101:1101:1101) (1264:1264:1264))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1235:1235:1235))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1252:1252:1252) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1693:1693:1693))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (803:803:803) (925:925:925))
        (PORT d[1] (785:785:785) (900:900:900))
        (PORT d[2] (863:863:863) (991:991:991))
        (PORT d[3] (767:767:767) (884:884:884))
        (PORT d[4] (908:908:908) (1050:1050:1050))
        (PORT d[5] (1511:1511:1511) (1774:1774:1774))
        (PORT d[6] (815:815:815) (934:934:934))
        (PORT d[7] (812:812:812) (916:916:916))
        (PORT d[8] (837:837:837) (958:958:958))
        (PORT d[9] (977:977:977) (1120:1120:1120))
        (PORT d[10] (965:965:965) (1100:1100:1100))
        (PORT d[11] (827:827:827) (944:944:944))
        (PORT d[12] (802:802:802) (903:903:903))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (781:781:781) (841:841:841))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (886:886:886) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (924:924:924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1406:1406:1406) (1587:1587:1587))
        (PORT datab (861:861:861) (1044:1044:1044))
        (PORT datac (1022:1022:1022) (1201:1201:1201))
        (PORT datad (449:449:449) (512:512:512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1241:1241:1241))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (675:675:675) (801:801:801))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1896:1896:1896))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2552:2552:2552))
        (PORT d[1] (1801:1801:1801) (2146:2146:2146))
        (PORT d[2] (2149:2149:2149) (2462:2462:2462))
        (PORT d[3] (1840:1840:1840) (2155:2155:2155))
        (PORT d[4] (2211:2211:2211) (2598:2598:2598))
        (PORT d[5] (1626:1626:1626) (1926:1926:1926))
        (PORT d[6] (2049:2049:2049) (2317:2317:2317))
        (PORT d[7] (1686:1686:1686) (1950:1950:1950))
        (PORT d[8] (1782:1782:1782) (2078:2078:2078))
        (PORT d[9] (1467:1467:1467) (1721:1721:1721))
        (PORT d[10] (1520:1520:1520) (1812:1812:1812))
        (PORT d[11] (1285:1285:1285) (1498:1498:1498))
        (PORT d[12] (1351:1351:1351) (1577:1577:1577))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1487:1487:1487))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT d[0] (1434:1434:1434) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (2087:2087:2087))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (2104:2104:2104))
        (PORT d[1] (1773:1773:1773) (2105:2105:2105))
        (PORT d[2] (1561:1561:1561) (1851:1851:1851))
        (PORT d[3] (1622:1622:1622) (1864:1864:1864))
        (PORT d[4] (2301:2301:2301) (2687:2687:2687))
        (PORT d[5] (1536:1536:1536) (1803:1803:1803))
        (PORT d[6] (1617:1617:1617) (1844:1844:1844))
        (PORT d[7] (1772:1772:1772) (2013:2013:2013))
        (PORT d[8] (1494:1494:1494) (1712:1712:1712))
        (PORT d[9] (1714:1714:1714) (1956:1956:1956))
        (PORT d[10] (1357:1357:1357) (1601:1601:1601))
        (PORT d[11] (1390:1390:1390) (1649:1649:1649))
        (PORT d[12] (1376:1376:1376) (1616:1616:1616))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1275:1275:1275))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1404:1404:1404) (1520:1520:1520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1292:1292:1292) (1492:1492:1492))
        (PORT datab (735:735:735) (866:866:866))
        (PORT datac (1117:1117:1117) (1333:1333:1333))
        (PORT datad (971:971:971) (1107:1107:1107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2047:2047:2047))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1577:1577:1577))
        (PORT d[1] (1914:1914:1914) (2263:2263:2263))
        (PORT d[2] (1397:1397:1397) (1606:1606:1606))
        (PORT d[3] (1305:1305:1305) (1504:1504:1504))
        (PORT d[4] (1457:1457:1457) (1683:1683:1683))
        (PORT d[5] (1676:1676:1676) (1935:1935:1935))
        (PORT d[6] (1482:1482:1482) (1695:1695:1695))
        (PORT d[7] (1374:1374:1374) (1570:1570:1570))
        (PORT d[8] (1575:1575:1575) (1835:1835:1835))
        (PORT d[9] (1494:1494:1494) (1704:1704:1704))
        (PORT d[10] (1263:1263:1263) (1510:1510:1510))
        (PORT d[11] (1081:1081:1081) (1268:1268:1268))
        (PORT d[12] (1273:1273:1273) (1478:1478:1478))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1003:1003:1003) (1104:1104:1104))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1307:1307:1307) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1546:1546:1546))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2239:2239:2239))
        (PORT d[1] (1391:1391:1391) (1649:1649:1649))
        (PORT d[2] (1499:1499:1499) (1766:1766:1766))
        (PORT d[3] (2001:2001:2001) (2335:2335:2335))
        (PORT d[4] (1959:1959:1959) (2302:2302:2302))
        (PORT d[5] (1600:1600:1600) (1891:1891:1891))
        (PORT d[6] (1790:1790:1790) (2078:2078:2078))
        (PORT d[7] (1542:1542:1542) (1752:1752:1752))
        (PORT d[8] (1574:1574:1574) (1840:1840:1840))
        (PORT d[9] (1205:1205:1205) (1416:1416:1416))
        (PORT d[10] (1507:1507:1507) (1766:1766:1766))
        (PORT d[11] (1589:1589:1589) (1822:1822:1822))
        (PORT d[12] (1292:1292:1292) (1511:1511:1511))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1289:1289:1289))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (1282:1282:1282) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (836:836:836))
        (PORT datab (736:736:736) (867:867:867))
        (PORT datac (1117:1117:1117) (1334:1334:1334))
        (PORT datad (1235:1235:1235) (1413:1413:1413))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (451:451:451) (518:518:518))
        (PORT datad (370:370:370) (441:441:441))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1596:1596:1596) (1880:1880:1880))
        (PORT d[1] (2350:2350:2350) (2763:2763:2763))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1144:1144:1144) (1347:1347:1347))
        (PORT d[1] (1185:1185:1185) (1387:1387:1387))
        (PORT d[2] (1149:1149:1149) (1327:1327:1327))
        (PORT d[3] (1107:1107:1107) (1299:1299:1299))
        (PORT d[4] (1037:1037:1037) (1202:1202:1202))
        (PORT d[5] (1112:1112:1112) (1289:1289:1289))
        (PORT d[6] (1060:1060:1060) (1228:1228:1228))
        (PORT d[7] (1110:1110:1110) (1279:1279:1279))
        (PORT d[8] (1269:1269:1269) (1447:1447:1447))
        (PORT d[9] (1060:1060:1060) (1235:1235:1235))
        (PORT d[10] (1029:1029:1029) (1185:1185:1185))
        (PORT d[11] (1073:1073:1073) (1273:1273:1273))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1275:1275:1275))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1299:1299:1299) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1761:1761:1761) (2075:2075:2075))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1595:1595:1595))
        (PORT d[1] (1757:1757:1757) (2090:2090:2090))
        (PORT d[2] (1328:1328:1328) (1516:1516:1516))
        (PORT d[3] (1275:1275:1275) (1491:1491:1491))
        (PORT d[4] (1295:1295:1295) (1501:1501:1501))
        (PORT d[5] (1290:1290:1290) (1498:1498:1498))
        (PORT d[6] (1273:1273:1273) (1472:1472:1472))
        (PORT d[7] (1295:1295:1295) (1492:1492:1492))
        (PORT d[8] (1502:1502:1502) (1737:1737:1737))
        (PORT d[9] (1271:1271:1271) (1471:1471:1471))
        (PORT d[10] (1527:1527:1527) (1809:1809:1809))
        (PORT d[11] (1223:1223:1223) (1430:1430:1430))
        (PORT d[12] (1173:1173:1173) (1374:1374:1374))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1270:1270:1270))
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1332:1332:1332))
        (PORT d[0] (1367:1367:1367) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (828:828:828) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (844:844:844))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (1134:1134:1134))
        (PORT datab (960:960:960) (1156:1156:1156))
        (PORT datac (1127:1127:1127) (1304:1304:1304))
        (PORT datad (1058:1058:1058) (1234:1234:1234))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (399:399:399))
        (PORT datab (320:320:320) (368:368:368))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (163:163:163) (215:215:215))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1711:1711:1711) (2011:2011:2011))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2309:2309:2309))
        (PORT d[1] (1408:1408:1408) (1672:1672:1672))
        (PORT d[2] (1544:1544:1544) (1823:1823:1823))
        (PORT d[3] (1963:1963:1963) (2295:2295:2295))
        (PORT d[4] (1970:1970:1970) (2323:2323:2323))
        (PORT d[5] (1739:1739:1739) (2030:2030:2030))
        (PORT d[6] (2137:2137:2137) (2466:2466:2466))
        (PORT d[7] (1673:1673:1673) (1922:1922:1922))
        (PORT d[8] (1640:1640:1640) (1875:1875:1875))
        (PORT d[9] (1456:1456:1456) (1698:1698:1698))
        (PORT d[10] (1616:1616:1616) (1886:1886:1886))
        (PORT d[11] (1651:1651:1651) (1962:1962:1962))
        (PORT d[12] (1309:1309:1309) (1522:1522:1522))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1200:1200:1200))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (1423:1423:1423) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (832:832:832) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (833:833:833) (849:849:849))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1482:1482:1482))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1195:1195:1195))
        (PORT d[1] (1100:1100:1100) (1263:1263:1263))
        (PORT d[2] (849:849:849) (975:975:975))
        (PORT d[3] (821:821:821) (956:956:956))
        (PORT d[4] (936:936:936) (1078:1078:1078))
        (PORT d[5] (1504:1504:1504) (1732:1732:1732))
        (PORT d[6] (849:849:849) (978:978:978))
        (PORT d[7] (795:795:795) (901:901:901))
        (PORT d[8] (785:785:785) (889:889:889))
        (PORT d[9] (966:966:966) (1100:1100:1100))
        (PORT d[10] (910:910:910) (1035:1035:1035))
        (PORT d[11] (988:988:988) (1138:1138:1138))
        (PORT d[12] (770:770:770) (863:863:863))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (668:668:668) (702:702:702))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT d[0] (880:880:880) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (768:768:768))
        (PORT datab (1382:1382:1382) (1616:1616:1616))
        (PORT datac (367:367:367) (449:449:449))
        (PORT datad (438:438:438) (499:499:499))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1500:1500:1500) (1763:1763:1763))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2152:2152:2152))
        (PORT d[1] (1319:1319:1319) (1566:1566:1566))
        (PORT d[2] (1402:1402:1402) (1650:1650:1650))
        (PORT d[3] (2156:2156:2156) (2508:2508:2508))
        (PORT d[4] (1918:1918:1918) (2245:2245:2245))
        (PORT d[5] (1344:1344:1344) (1588:1588:1588))
        (PORT d[6] (1683:1683:1683) (1904:1904:1904))
        (PORT d[7] (1465:1465:1465) (1622:1622:1622))
        (PORT d[8] (1273:1273:1273) (1456:1456:1456))
        (PORT d[9] (1096:1096:1096) (1294:1294:1294))
        (PORT d[10] (1394:1394:1394) (1610:1610:1610))
        (PORT d[11] (1447:1447:1447) (1727:1727:1727))
        (PORT d[12] (1108:1108:1108) (1289:1289:1289))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1144:1144:1144))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1483:1483:1483) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1800:1800:1800))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1498:1498:1498) (1750:1750:1750))
        (PORT d[1] (1523:1523:1523) (1806:1806:1806))
        (PORT d[2] (1269:1269:1269) (1485:1485:1485))
        (PORT d[3] (1580:1580:1580) (1839:1839:1839))
        (PORT d[4] (1414:1414:1414) (1673:1673:1673))
        (PORT d[5] (1395:1395:1395) (1603:1603:1603))
        (PORT d[6] (1447:1447:1447) (1669:1669:1669))
        (PORT d[7] (1420:1420:1420) (1621:1621:1621))
        (PORT d[8] (1413:1413:1413) (1598:1598:1598))
        (PORT d[9] (1438:1438:1438) (1689:1689:1689))
        (PORT d[10] (1256:1256:1256) (1452:1452:1452))
        (PORT d[11] (1270:1270:1270) (1455:1455:1455))
        (PORT d[12] (1285:1285:1285) (1472:1472:1472))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1276:1276:1276))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (1302:1302:1302) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (768:768:768))
        (PORT datab (1260:1260:1260) (1424:1424:1424))
        (PORT datac (365:365:365) (447:447:447))
        (PORT datad (1386:1386:1386) (1572:1572:1572))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (210:210:210))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (373:373:373) (457:457:457))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (502:502:502) (571:571:571))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (425:425:425) (508:508:508))
        (PORT d[1] (434:434:434) (519:519:519))
        (PORT d[2] (439:439:439) (523:523:523))
        (PORT d[3] (429:429:429) (523:523:523))
        (PORT d[4] (419:419:419) (511:511:511))
        (PORT d[5] (416:416:416) (487:487:487))
        (PORT d[6] (408:408:408) (490:490:490))
        (PORT d[7] (551:551:551) (643:643:643))
        (PORT d[8] (514:514:514) (594:594:594))
        (PORT d[9] (537:537:537) (625:625:625))
        (PORT d[10] (736:736:736) (871:871:871))
        (PORT d[11] (533:533:533) (622:622:622))
        (PORT d[12] (761:761:761) (875:875:875))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (704:704:704))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (948:948:948) (998:998:998))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (812:812:812) (947:947:947))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1136:1136:1136))
        (PORT d[1] (1535:1535:1535) (1826:1826:1826))
        (PORT d[2] (1684:1684:1684) (1978:1978:1978))
        (PORT d[3] (1184:1184:1184) (1384:1384:1384))
        (PORT d[4] (1245:1245:1245) (1428:1428:1428))
        (PORT d[5] (795:795:795) (918:918:918))
        (PORT d[6] (916:916:916) (1057:1057:1057))
        (PORT d[7] (1476:1476:1476) (1717:1717:1717))
        (PORT d[8] (1055:1055:1055) (1212:1212:1212))
        (PORT d[9] (910:910:910) (1052:1052:1052))
        (PORT d[10] (1434:1434:1434) (1712:1712:1712))
        (PORT d[11] (892:892:892) (1019:1019:1019))
        (PORT d[12] (1072:1072:1072) (1221:1221:1221))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1225:1225:1225))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (1282:1282:1282) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (702:702:702) (865:865:865))
        (PORT datac (436:436:436) (489:489:489))
        (PORT datad (845:845:845) (971:971:971))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1442:1442:1442))
        (PORT clk (1382:1382:1382) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1614:1614:1614))
        (PORT d[1] (981:981:981) (1125:1125:1125))
        (PORT d[2] (997:997:997) (1138:1138:1138))
        (PORT d[3] (1021:1021:1021) (1177:1177:1177))
        (PORT d[4] (1085:1085:1085) (1248:1248:1248))
        (PORT d[5] (1467:1467:1467) (1687:1687:1687))
        (PORT d[6] (1039:1039:1039) (1195:1195:1195))
        (PORT d[7] (970:970:970) (1094:1094:1094))
        (PORT d[8] (976:976:976) (1104:1104:1104))
        (PORT d[9] (977:977:977) (1119:1119:1119))
        (PORT d[10] (1011:1011:1011) (1163:1163:1163))
        (PORT d[11] (1161:1161:1161) (1331:1331:1331))
        (PORT d[12] (968:968:968) (1090:1090:1090))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (992:992:992) (1063:1063:1063))
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1407:1407:1407))
        (PORT d[0] (1076:1076:1076) (1132:1132:1132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1991:1991:1991))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2412:2412:2412))
        (PORT d[1] (1425:1425:1425) (1694:1694:1694))
        (PORT d[2] (1579:1579:1579) (1878:1878:1878))
        (PORT d[3] (1966:1966:1966) (2294:2294:2294))
        (PORT d[4] (2108:2108:2108) (2466:2466:2466))
        (PORT d[5] (2093:2093:2093) (2433:2433:2433))
        (PORT d[6] (2117:2117:2117) (2441:2441:2441))
        (PORT d[7] (1828:1828:1828) (2091:2091:2091))
        (PORT d[8] (1648:1648:1648) (1934:1934:1934))
        (PORT d[9] (1460:1460:1460) (1704:1704:1704))
        (PORT d[10] (1609:1609:1609) (1878:1878:1878))
        (PORT d[11] (1622:1622:1622) (1930:1930:1930))
        (PORT d[12] (1299:1299:1299) (1506:1506:1506))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1322:1322:1322))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (1481:1481:1481) (1623:1623:1623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (875:875:875) (1001:1001:1001))
        (PORT datab (380:380:380) (462:462:462))
        (PORT datac (1737:1737:1737) (1984:1984:1984))
        (PORT datad (620:620:620) (740:740:740))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (905:905:905))
        (PORT datab (382:382:382) (465:465:465))
        (PORT datac (329:329:329) (381:381:381))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2535:2535:2535))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (1984:1984:1984))
        (PORT d[1] (1449:1449:1449) (1713:1713:1713))
        (PORT d[2] (1559:1559:1559) (1845:1845:1845))
        (PORT d[3] (1780:1780:1780) (2076:2076:2076))
        (PORT d[4] (1667:1667:1667) (1959:1959:1959))
        (PORT d[5] (1987:1987:1987) (2328:2328:2328))
        (PORT d[6] (2586:2586:2586) (3029:3029:3029))
        (PORT d[7] (1870:1870:1870) (2173:2173:2173))
        (PORT d[8] (1418:1418:1418) (1654:1654:1654))
        (PORT d[9] (1653:1653:1653) (1936:1936:1936))
        (PORT d[10] (1796:1796:1796) (2136:2136:2136))
        (PORT d[11] (1315:1315:1315) (1533:1533:1533))
        (PORT d[12] (1282:1282:1282) (1486:1486:1486))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1422:1422:1422))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (1512:1512:1512) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1517:1517:1517) (1789:1789:1789))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2454:2454:2454))
        (PORT d[1] (1470:1470:1470) (1734:1734:1734))
        (PORT d[2] (1591:1591:1591) (1895:1895:1895))
        (PORT d[3] (2058:2058:2058) (2394:2394:2394))
        (PORT d[4] (2124:2124:2124) (2492:2492:2492))
        (PORT d[5] (2106:2106:2106) (2450:2450:2450))
        (PORT d[6] (1984:1984:1984) (2295:2295:2295))
        (PORT d[7] (1848:1848:1848) (2117:2117:2117))
        (PORT d[8] (1654:1654:1654) (1936:1936:1936))
        (PORT d[9] (1278:1278:1278) (1501:1501:1501))
        (PORT d[10] (1416:1416:1416) (1658:1658:1658))
        (PORT d[11] (1626:1626:1626) (1927:1927:1927))
        (PORT d[12] (1420:1420:1420) (1644:1644:1644))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1291:1291:1291) (1435:1435:1435))
        (PORT clk (1302:1302:1302) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (PORT d[0] (1578:1578:1578) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (825:825:825) (841:841:841))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1200:1200:1200))
        (PORT datab (1710:1710:1710) (1957:1957:1957))
        (PORT datac (797:797:797) (955:955:955))
        (PORT datad (413:413:413) (496:496:496))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (2309:2309:2309))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1948:1948:1948))
        (PORT d[1] (1728:1728:1728) (2053:2053:2053))
        (PORT d[2] (1666:1666:1666) (1964:1964:1964))
        (PORT d[3] (1760:1760:1760) (2070:2070:2070))
        (PORT d[4] (2555:2555:2555) (3001:3001:3001))
        (PORT d[5] (1453:1453:1453) (1677:1677:1677))
        (PORT d[6] (1987:1987:1987) (2283:2283:2283))
        (PORT d[7] (1873:1873:1873) (2148:2148:2148))
        (PORT d[8] (1854:1854:1854) (2159:2159:2159))
        (PORT d[9] (1468:1468:1468) (1725:1725:1725))
        (PORT d[10] (1454:1454:1454) (1743:1743:1743))
        (PORT d[11] (1303:1303:1303) (1527:1527:1527))
        (PORT d[12] (1375:1375:1375) (1612:1612:1612))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1523:1523:1523))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (PORT d[0] (1522:1522:1522) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (856:856:856) (986:986:986))
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (782:782:782) (935:935:935))
        (PORT d[1] (820:820:820) (964:964:964))
        (PORT d[2] (790:790:790) (929:929:929))
        (PORT d[3] (812:812:812) (968:968:968))
        (PORT d[4] (805:805:805) (953:953:953))
        (PORT d[5] (768:768:768) (896:896:896))
        (PORT d[6] (732:732:732) (858:858:858))
        (PORT d[7] (875:875:875) (1006:1006:1006))
        (PORT d[8] (815:815:815) (938:938:938))
        (PORT d[9] (712:712:712) (827:827:827))
        (PORT d[10] (731:731:731) (849:849:849))
        (PORT d[11] (714:714:714) (828:828:828))
        (PORT d[12] (747:747:747) (859:859:859))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (690:690:690) (739:739:739))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (PORT d[0] (944:944:944) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (899:899:899) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (769:769:769))
        (PORT datab (392:392:392) (475:475:475))
        (PORT datac (1276:1276:1276) (1460:1460:1460))
        (PORT datad (611:611:611) (687:687:687))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (312:312:312))
        (PORT datab (147:147:147) (198:198:198))
        (PORT datac (90:90:90) (113:113:113))
        (PORT datad (374:374:374) (458:458:458))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (864:864:864) (996:996:996))
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1322:1322:1322))
        (PORT d[1] (1327:1327:1327) (1592:1592:1592))
        (PORT d[2] (1326:1326:1326) (1575:1575:1575))
        (PORT d[3] (1192:1192:1192) (1393:1393:1393))
        (PORT d[4] (1243:1243:1243) (1476:1476:1476))
        (PORT d[5] (955:955:955) (1106:1106:1106))
        (PORT d[6] (1836:1836:1836) (2102:2102:2102))
        (PORT d[7] (1342:1342:1342) (1525:1525:1525))
        (PORT d[8] (1041:1041:1041) (1196:1196:1196))
        (PORT d[9] (1227:1227:1227) (1434:1434:1434))
        (PORT d[10] (913:913:913) (1052:1052:1052))
        (PORT d[11] (921:921:921) (1058:1058:1058))
        (PORT d[12] (1072:1072:1072) (1211:1211:1211))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1272:1272:1272))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (PORT d[0] (1308:1308:1308) (1426:1426:1426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2341:2341:2341))
        (PORT clk (1310:1310:1310) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1779:1779:1779))
        (PORT d[1] (1746:1746:1746) (2072:2072:2072))
        (PORT d[2] (1807:1807:1807) (2122:2122:2122))
        (PORT d[3] (1672:1672:1672) (1954:1954:1954))
        (PORT d[4] (1504:1504:1504) (1728:1728:1728))
        (PORT d[5] (1294:1294:1294) (1496:1496:1496))
        (PORT d[6] (2186:2186:2186) (2498:2498:2498))
        (PORT d[7] (1577:1577:1577) (1833:1833:1833))
        (PORT d[8] (1804:1804:1804) (2104:2104:2104))
        (PORT d[9] (1459:1459:1459) (1713:1713:1713))
        (PORT d[10] (1421:1421:1421) (1683:1683:1683))
        (PORT d[11] (1160:1160:1160) (1357:1357:1357))
        (PORT d[12] (1350:1350:1350) (1577:1577:1577))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1230:1230:1230) (1368:1368:1368))
        (PORT clk (1308:1308:1308) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1334:1334:1334))
        (PORT d[0] (1420:1420:1420) (1551:1551:1551))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1146:1146:1146))
        (PORT datab (1641:1641:1641) (1873:1873:1873))
        (PORT datad (623:623:623) (744:744:744))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1537:1537:1537))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (2009:2009:2009))
        (PORT d[1] (1684:1684:1684) (1983:1983:1983))
        (PORT d[2] (1427:1427:1427) (1683:1683:1683))
        (PORT d[3] (2150:2150:2150) (2507:2507:2507))
        (PORT d[4] (1276:1276:1276) (1448:1448:1448))
        (PORT d[5] (1760:1760:1760) (2055:2055:2055))
        (PORT d[6] (1431:1431:1431) (1608:1608:1608))
        (PORT d[7] (1288:1288:1288) (1432:1432:1432))
        (PORT d[8] (1288:1288:1288) (1477:1477:1477))
        (PORT d[9] (1091:1091:1091) (1285:1285:1285))
        (PORT d[10] (1438:1438:1438) (1718:1718:1718))
        (PORT d[11] (1254:1254:1254) (1458:1458:1458))
        (PORT d[12] (1133:1133:1133) (1328:1328:1328))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1180:1180:1180))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (PORT d[0] (1412:1412:1412) (1532:1532:1532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (831:831:831) (955:955:955))
        (PORT clk (1365:1365:1365) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (809:809:809) (962:962:962))
        (PORT d[1] (826:826:826) (975:975:975))
        (PORT d[2] (966:966:966) (1120:1120:1120))
        (PORT d[3] (757:757:757) (891:891:891))
        (PORT d[4] (751:751:751) (886:886:886))
        (PORT d[5] (775:775:775) (911:911:911))
        (PORT d[6] (724:724:724) (847:847:847))
        (PORT d[7] (754:754:754) (875:875:875))
        (PORT d[8] (879:879:879) (1012:1012:1012))
        (PORT d[9] (892:892:892) (1036:1036:1036))
        (PORT d[10] (844:844:844) (976:976:976))
        (PORT d[11] (739:739:739) (861:861:861))
        (PORT d[12] (985:985:985) (1159:1159:1159))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1036:1036:1036))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1389:1389:1389))
        (PORT d[0] (962:962:962) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (901:901:901))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (770:770:770))
        (PORT datab (392:392:392) (476:476:476))
        (PORT datac (916:916:916) (1028:1028:1028))
        (PORT datad (842:842:842) (949:949:949))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (365:365:365) (446:446:446))
        (PORT datad (373:373:373) (457:457:457))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (175:175:175) (210:210:210))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (179:179:179) (241:241:241))
        (PORT datac (626:626:626) (713:713:713))
        (PORT datad (160:160:160) (211:211:211))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1850:1850:1850))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1354:1354:1354) (1560:1560:1560))
        (PORT d[1] (1900:1900:1900) (2246:2246:2246))
        (PORT d[2] (1423:1423:1423) (1647:1647:1647))
        (PORT d[3] (1290:1290:1290) (1487:1487:1487))
        (PORT d[4] (1297:1297:1297) (1503:1503:1503))
        (PORT d[5] (1669:1669:1669) (1927:1927:1927))
        (PORT d[6] (1485:1485:1485) (1704:1704:1704))
        (PORT d[7] (1354:1354:1354) (1542:1542:1542))
        (PORT d[8] (1443:1443:1443) (1646:1646:1646))
        (PORT d[9] (1349:1349:1349) (1546:1546:1546))
        (PORT d[10] (1269:1269:1269) (1520:1520:1520))
        (PORT d[11] (1226:1226:1226) (1452:1452:1452))
        (PORT d[12] (1270:1270:1270) (1473:1473:1473))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1073:1073:1073) (1173:1173:1173))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1293:1293:1293) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1476:1476:1476))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1067:1067:1067) (1223:1223:1223))
        (PORT d[1] (1109:1109:1109) (1271:1271:1271))
        (PORT d[2] (818:818:818) (940:940:940))
        (PORT d[3] (944:944:944) (1090:1090:1090))
        (PORT d[4] (891:891:891) (1029:1029:1029))
        (PORT d[5] (1541:1541:1541) (1815:1815:1815))
        (PORT d[6] (836:836:836) (963:963:963))
        (PORT d[7] (621:621:621) (697:697:697))
        (PORT d[8] (615:615:615) (695:695:695))
        (PORT d[9] (1003:1003:1003) (1150:1150:1150))
        (PORT d[10] (625:625:625) (708:708:708))
        (PORT d[11] (606:606:606) (683:683:683))
        (PORT d[12] (638:638:638) (717:717:717))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (604:604:604) (628:628:628))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT d[0] (1072:1072:1072) (1136:1136:1136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (916:916:916) (933:933:933))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (913:913:913))
        (PORT datab (863:863:863) (1046:1046:1046))
        (PORT datac (1023:1023:1023) (1202:1202:1202))
        (PORT datad (655:655:655) (748:748:748))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (832:832:832) (955:955:955))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (916:916:916))
        (PORT d[1] (818:818:818) (965:965:965))
        (PORT d[2] (789:789:789) (921:921:921))
        (PORT d[3] (738:738:738) (866:866:866))
        (PORT d[4] (914:914:914) (1063:1063:1063))
        (PORT d[5] (785:785:785) (927:927:927))
        (PORT d[6] (743:743:743) (873:873:873))
        (PORT d[7] (741:741:741) (858:858:858))
        (PORT d[8] (949:949:949) (1083:1083:1083))
        (PORT d[9] (745:745:745) (880:880:880))
        (PORT d[10] (715:715:715) (832:832:832))
        (PORT d[11] (739:739:739) (859:859:859))
        (PORT d[12] (968:968:968) (1134:1134:1134))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (776:776:776) (830:830:830))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (939:939:939) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1869:1869:1869))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (1145:1145:1145))
        (PORT d[1] (1004:1004:1004) (1181:1181:1181))
        (PORT d[2] (951:951:951) (1099:1099:1099))
        (PORT d[3] (1298:1298:1298) (1520:1520:1520))
        (PORT d[4] (1012:1012:1012) (1176:1176:1176))
        (PORT d[5] (948:948:948) (1109:1109:1109))
        (PORT d[6] (879:879:879) (1019:1019:1019))
        (PORT d[7] (926:926:926) (1070:1070:1070))
        (PORT d[8] (988:988:988) (1135:1135:1135))
        (PORT d[9] (889:889:889) (1039:1039:1039))
        (PORT d[10] (1123:1123:1123) (1344:1344:1344))
        (PORT d[11] (894:894:894) (1029:1029:1029))
        (PORT d[12] (966:966:966) (1131:1131:1131))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1082:1082:1082) (1174:1174:1174))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (1394:1394:1394) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1251:1251:1251))
        (PORT datab (590:590:590) (661:661:661))
        (PORT datac (737:737:737) (819:819:819))
        (PORT datad (967:967:967) (1160:1160:1160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1754:1754:1754))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2242:2242:2242))
        (PORT d[1] (1412:1412:1412) (1677:1677:1677))
        (PORT d[2] (1538:1538:1538) (1815:1815:1815))
        (PORT d[3] (1971:1971:1971) (2298:2298:2298))
        (PORT d[4] (1758:1758:1758) (2068:2068:2068))
        (PORT d[5] (1559:1559:1559) (1830:1830:1830))
        (PORT d[6] (1824:1824:1824) (2126:2126:2126))
        (PORT d[7] (1654:1654:1654) (1896:1896:1896))
        (PORT d[8] (1460:1460:1460) (1671:1671:1671))
        (PORT d[9] (1245:1245:1245) (1456:1456:1456))
        (PORT d[10] (1440:1440:1440) (1711:1711:1711))
        (PORT d[11] (1370:1370:1370) (1586:1586:1586))
        (PORT d[12] (1287:1287:1287) (1489:1489:1489))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1269:1269:1269))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1464:1464:1464) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (884:884:884))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1848:1848:1848))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (985:985:985) (1167:1167:1167))
        (PORT d[1] (1007:1007:1007) (1180:1180:1180))
        (PORT d[2] (978:978:978) (1123:1123:1123))
        (PORT d[3] (932:932:932) (1100:1100:1100))
        (PORT d[4] (930:930:930) (1086:1086:1086))
        (PORT d[5] (970:970:970) (1129:1129:1129))
        (PORT d[6] (906:906:906) (1052:1052:1052))
        (PORT d[7] (924:924:924) (1065:1065:1065))
        (PORT d[8] (1260:1260:1260) (1440:1440:1440))
        (PORT d[9] (914:914:914) (1066:1066:1066))
        (PORT d[10] (1014:1014:1014) (1167:1167:1167))
        (PORT d[11] (902:902:902) (1046:1046:1046))
        (PORT d[12] (955:955:955) (1118:1118:1118))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1279:1279:1279))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (1288:1288:1288) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (965:965:965))
        (PORT datab (862:862:862) (1044:1044:1044))
        (PORT datac (1022:1022:1022) (1201:1201:1201))
        (PORT datad (919:919:919) (1032:1032:1032))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (713:713:713) (829:829:829))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1161:1161:1161))
        (PORT d[1] (1340:1340:1340) (1606:1606:1606))
        (PORT d[2] (1311:1311:1311) (1561:1561:1561))
        (PORT d[3] (1031:1031:1031) (1207:1207:1207))
        (PORT d[4] (1244:1244:1244) (1477:1477:1477))
        (PORT d[5] (773:773:773) (892:892:892))
        (PORT d[6] (1756:1756:1756) (2013:2013:2013))
        (PORT d[7] (1354:1354:1354) (1538:1538:1538))
        (PORT d[8] (1048:1048:1048) (1199:1199:1199))
        (PORT d[9] (1233:1233:1233) (1440:1440:1440))
        (PORT d[10] (889:889:889) (1015:1015:1015))
        (PORT d[11] (920:920:920) (1057:1057:1057))
        (PORT d[12] (926:926:926) (1045:1045:1045))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1154:1154:1154))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT d[0] (1300:1300:1300) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1912:1912:1912) (2244:2244:2244))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (2306:2306:2306))
        (PORT d[1] (1812:1812:1812) (2145:2145:2145))
        (PORT d[2] (1790:1790:1790) (2117:2117:2117))
        (PORT d[3] (2388:2388:2388) (2791:2791:2791))
        (PORT d[4] (2324:2324:2324) (2722:2722:2722))
        (PORT d[5] (1823:1823:1823) (2115:2115:2115))
        (PORT d[6] (2213:2213:2213) (2584:2584:2584))
        (PORT d[7] (1486:1486:1486) (1711:1711:1711))
        (PORT d[8] (1687:1687:1687) (1954:1954:1954))
        (PORT d[9] (1445:1445:1445) (1680:1680:1680))
        (PORT d[10] (1623:1623:1623) (1922:1922:1922))
        (PORT d[11] (1432:1432:1432) (1661:1661:1661))
        (PORT d[12] (1494:1494:1494) (1711:1711:1711))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1304:1304:1304))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT d[0] (1389:1389:1389) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (917:917:917))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1358:1358:1358))
        (PORT datab (1043:1043:1043) (1223:1223:1223))
        (PORT datac (846:846:846) (1023:1023:1023))
        (PORT datad (1281:1281:1281) (1467:1467:1467))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1863:1863:1863))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2284:2284:2284))
        (PORT d[1] (1796:1796:1796) (2140:2140:2140))
        (PORT d[2] (1819:1819:1819) (2159:2159:2159))
        (PORT d[3] (2011:2011:2011) (2350:2350:2350))
        (PORT d[4] (2200:2200:2200) (2585:2585:2585))
        (PORT d[5] (1818:1818:1818) (2146:2146:2146))
        (PORT d[6] (2030:2030:2030) (2298:2298:2298))
        (PORT d[7] (1501:1501:1501) (1735:1735:1735))
        (PORT d[8] (1608:1608:1608) (1875:1875:1875))
        (PORT d[9] (1309:1309:1309) (1534:1534:1534))
        (PORT d[10] (1509:1509:1509) (1797:1797:1797))
        (PORT d[11] (1239:1239:1239) (1473:1473:1473))
        (PORT d[12] (1335:1335:1335) (1554:1554:1554))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1233:1233:1233))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (1420:1420:1420) (1563:1563:1563))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2100:2100:2100))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1576:1576:1576))
        (PORT d[1] (1552:1552:1552) (1851:1851:1851))
        (PORT d[2] (1666:1666:1666) (1963:1963:1963))
        (PORT d[3] (1832:1832:1832) (2108:2108:2108))
        (PORT d[4] (1485:1485:1485) (1707:1707:1707))
        (PORT d[5] (1316:1316:1316) (1525:1525:1525))
        (PORT d[6] (1532:1532:1532) (1754:1754:1754))
        (PORT d[7] (1845:1845:1845) (2119:2119:2119))
        (PORT d[8] (1795:1795:1795) (2096:2096:2096))
        (PORT d[9] (1457:1457:1457) (1710:1710:1710))
        (PORT d[10] (1265:1265:1265) (1516:1516:1516))
        (PORT d[11] (1359:1359:1359) (1596:1596:1596))
        (PORT d[12] (1325:1325:1325) (1551:1551:1551))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1435:1435:1435))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (1336:1336:1336) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1438:1438:1438))
        (PORT datab (865:865:865) (1048:1048:1048))
        (PORT datac (1024:1024:1024) (1203:1203:1203))
        (PORT datad (995:995:995) (1132:1132:1132))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (824:824:824))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (815:815:815) (955:955:955))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1927:1927:1927))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (2095:2095:2095))
        (PORT d[1] (1940:1940:1940) (2295:2295:2295))
        (PORT d[2] (1735:1735:1735) (2057:2057:2057))
        (PORT d[3] (1609:1609:1609) (1849:1849:1849))
        (PORT d[4] (1644:1644:1644) (1893:1893:1893))
        (PORT d[5] (1529:1529:1529) (1801:1801:1801))
        (PORT d[6] (1458:1458:1458) (1663:1663:1663))
        (PORT d[7] (1628:1628:1628) (1860:1860:1860))
        (PORT d[8] (1490:1490:1490) (1710:1710:1710))
        (PORT d[9] (1726:1726:1726) (1975:1975:1975))
        (PORT d[10] (1448:1448:1448) (1728:1728:1728))
        (PORT d[11] (1287:1287:1287) (1511:1511:1511))
        (PORT d[12] (1364:1364:1364) (1602:1602:1602))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1466:1466:1466))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1337:1337:1337) (1463:1463:1463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (865:865:865))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1671:1671:1671))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1905:1905:1905) (2221:2221:2221))
        (PORT d[1] (1773:1773:1773) (2100:2100:2100))
        (PORT d[2] (1925:1925:1925) (2276:2276:2276))
        (PORT d[3] (2018:2018:2018) (2352:2352:2352))
        (PORT d[4] (2307:2307:2307) (2699:2699:2699))
        (PORT d[5] (1747:1747:1747) (2035:2035:2035))
        (PORT d[6] (1695:1695:1695) (1919:1919:1919))
        (PORT d[7] (1336:1336:1336) (1557:1557:1557))
        (PORT d[8] (1577:1577:1577) (1835:1835:1835))
        (PORT d[9] (1277:1277:1277) (1498:1498:1498))
        (PORT d[10] (1280:1280:1280) (1531:1531:1531))
        (PORT d[11] (1243:1243:1243) (1488:1488:1488))
        (PORT d[12] (1166:1166:1166) (1370:1370:1370))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1415:1415:1415))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1464:1464:1464) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1207:1207:1207))
        (PORT datab (860:860:860) (1042:1042:1042))
        (PORT datac (1021:1021:1021) (1200:1200:1200))
        (PORT datad (1098:1098:1098) (1232:1232:1232))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (104:104:104) (126:126:126))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (825:825:825))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (316:316:316) (364:364:364))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (177:177:177) (220:220:220))
        (PORT datab (173:173:173) (211:211:211))
        (PORT datac (364:364:364) (442:442:442))
        (PORT datad (172:172:172) (204:204:204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1778:1778:1778))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2305:2305:2305))
        (PORT d[1] (1957:1957:1957) (2308:2308:2308))
        (PORT d[2] (2127:2127:2127) (2429:2429:2429))
        (PORT d[3] (2385:2385:2385) (2791:2791:2791))
        (PORT d[4] (2207:2207:2207) (2583:2583:2583))
        (PORT d[5] (1936:1936:1936) (2264:2264:2264))
        (PORT d[6] (2249:2249:2249) (2631:2631:2631))
        (PORT d[7] (1659:1659:1659) (1909:1909:1909))
        (PORT d[8] (1837:1837:1837) (2118:2118:2118))
        (PORT d[9] (1456:1456:1456) (1693:1693:1693))
        (PORT d[10] (1620:1620:1620) (1923:1923:1923))
        (PORT d[11] (1427:1427:1427) (1658:1658:1658))
        (PORT d[12] (1488:1488:1488) (1699:1699:1699))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1376:1376:1376))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (1531:1531:1531) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1338:1338:1338) (1570:1570:1570))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (2078:2078:2078))
        (PORT d[1] (1792:1792:1792) (2131:2131:2131))
        (PORT d[2] (1574:1574:1574) (1875:1875:1875))
        (PORT d[3] (1929:1929:1929) (2248:2248:2248))
        (PORT d[4] (2312:2312:2312) (2705:2705:2705))
        (PORT d[5] (1544:1544:1544) (1820:1820:1820))
        (PORT d[6] (2032:2032:2032) (2328:2328:2328))
        (PORT d[7] (1794:1794:1794) (2044:2044:2044))
        (PORT d[8] (1643:1643:1643) (1883:1883:1883))
        (PORT d[9] (1694:1694:1694) (1986:1986:1986))
        (PORT d[10] (1372:1372:1372) (1616:1616:1616))
        (PORT d[11] (1406:1406:1406) (1668:1668:1668))
        (PORT d[12] (1368:1368:1368) (1606:1606:1606))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1331:1331:1331))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1589:1589:1589) (1769:1769:1769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1270:1270:1270))
        (PORT datab (792:792:792) (931:931:931))
        (PORT datac (714:714:714) (839:839:839))
        (PORT datad (1274:1274:1274) (1455:1455:1455))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1566:1566:1566))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2232:2232:2232))
        (PORT d[1] (1790:1790:1790) (2128:2128:2128))
        (PORT d[2] (1737:1737:1737) (2059:2059:2059))
        (PORT d[3] (1755:1755:1755) (2047:2047:2047))
        (PORT d[4] (2324:2324:2324) (2725:2725:2725))
        (PORT d[5] (1552:1552:1552) (1824:1824:1824))
        (PORT d[6] (2030:2030:2030) (2329:2329:2329))
        (PORT d[7] (1890:1890:1890) (2149:2149:2149))
        (PORT d[8] (1502:1502:1502) (1727:1727:1727))
        (PORT d[9] (1715:1715:1715) (2011:2011:2011))
        (PORT d[10] (1379:1379:1379) (1627:1627:1627))
        (PORT d[11] (1406:1406:1406) (1667:1667:1667))
        (PORT d[12] (1335:1335:1335) (1569:1569:1569))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1331:1331:1331))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (PORT d[0] (1434:1434:1434) (1546:1546:1546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1221:1221:1221))
        (PORT datab (984:984:984) (1128:1128:1128))
        (PORT datac (639:639:639) (750:750:750))
        (PORT datad (779:779:779) (907:907:907))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1029:1029:1029))
        (PORT datab (347:347:347) (405:405:405))
        (PORT datac (845:845:845) (1025:1025:1025))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1552:1552:1552))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1875:1875:1875))
        (PORT d[1] (1748:1748:1748) (2074:2074:2074))
        (PORT d[2] (1697:1697:1697) (2002:2002:2002))
        (PORT d[3] (1476:1476:1476) (1697:1697:1697))
        (PORT d[4] (1633:1633:1633) (1876:1876:1876))
        (PORT d[5] (1655:1655:1655) (1939:1939:1939))
        (PORT d[6] (1673:1673:1673) (1915:1915:1915))
        (PORT d[7] (1716:1716:1716) (1955:1955:1955))
        (PORT d[8] (1480:1480:1480) (1695:1695:1695))
        (PORT d[9] (1682:1682:1682) (1918:1918:1918))
        (PORT d[10] (1454:1454:1454) (1739:1739:1739))
        (PORT d[11] (1276:1276:1276) (1496:1496:1496))
        (PORT d[12] (1347:1347:1347) (1579:1579:1579))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1139:1139:1139))
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1338:1338:1338))
        (PORT d[0] (1144:1144:1144) (1233:1233:1233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (834:834:834) (849:849:849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (850:850:850))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1293:1293:1293))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1466:1466:1466) (1726:1726:1726))
        (PORT d[1] (1190:1190:1190) (1421:1421:1421))
        (PORT d[2] (1505:1505:1505) (1774:1774:1774))
        (PORT d[3] (1864:1864:1864) (2190:2190:2190))
        (PORT d[4] (1397:1397:1397) (1646:1646:1646))
        (PORT d[5] (1805:1805:1805) (2070:2070:2070))
        (PORT d[6] (1625:1625:1625) (1897:1897:1897))
        (PORT d[7] (1356:1356:1356) (1537:1537:1537))
        (PORT d[8] (1428:1428:1428) (1681:1681:1681))
        (PORT d[9] (1366:1366:1366) (1606:1606:1606))
        (PORT d[10] (1458:1458:1458) (1654:1654:1654))
        (PORT d[11] (1467:1467:1467) (1688:1688:1688))
        (PORT d[12] (1305:1305:1305) (1527:1527:1527))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1291:1291:1291))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (1260:1260:1260) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (426:426:426))
        (PORT datab (872:872:872) (1011:1011:1011))
        (PORT datac (1126:1126:1126) (1303:1303:1303))
        (PORT datad (1215:1215:1215) (1386:1386:1386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (196:196:196) (236:236:236))
        (PORT datab (169:169:169) (229:229:229))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (158:158:158) (208:208:208))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (895:895:895))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (757:757:757) (899:899:899))
        (PORT d[1] (820:820:820) (964:964:964))
        (PORT d[2] (779:779:779) (910:910:910))
        (PORT d[3] (815:815:815) (974:974:974))
        (PORT d[4] (791:791:791) (936:936:936))
        (PORT d[5] (769:769:769) (902:902:902))
        (PORT d[6] (731:731:731) (859:859:859))
        (PORT d[7] (845:845:845) (973:973:973))
        (PORT d[8] (538:538:538) (623:623:623))
        (PORT d[9] (705:705:705) (820:820:820))
        (PORT d[10] (716:716:716) (837:837:837))
        (PORT d[11] (539:539:539) (623:623:623))
        (PORT d[12] (732:732:732) (841:841:841))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (678:678:678) (722:722:722))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1404:1404:1404))
        (PORT d[0] (934:934:934) (983:983:983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1523:1523:1523))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1935:1935:1935))
        (PORT d[1] (1582:1582:1582) (1889:1889:1889))
        (PORT d[2] (1527:1527:1527) (1751:1751:1751))
        (PORT d[3] (1722:1722:1722) (1988:1988:1988))
        (PORT d[4] (1618:1618:1618) (1860:1860:1860))
        (PORT d[5] (1465:1465:1465) (1698:1698:1698))
        (PORT d[6] (1596:1596:1596) (1827:1827:1827))
        (PORT d[7] (1620:1620:1620) (1857:1857:1857))
        (PORT d[8] (1594:1594:1594) (1851:1851:1851))
        (PORT d[9] (1593:1593:1593) (1839:1839:1839))
        (PORT d[10] (1388:1388:1388) (1651:1651:1651))
        (PORT d[11] (1231:1231:1231) (1438:1438:1438))
        (PORT d[12] (1167:1167:1167) (1365:1365:1365))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1489:1489:1489))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1386:1386:1386) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (618:618:618))
        (PORT datab (1591:1591:1591) (1790:1790:1790))
        (PORT datac (795:795:795) (953:953:953))
        (PORT datad (404:404:404) (485:485:485))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1118:1118:1118))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1319:1319:1319))
        (PORT d[1] (1284:1284:1284) (1525:1525:1525))
        (PORT d[2] (1298:1298:1298) (1539:1539:1539))
        (PORT d[3] (1194:1194:1194) (1391:1391:1391))
        (PORT d[4] (1461:1461:1461) (1702:1702:1702))
        (PORT d[5] (969:969:969) (1125:1125:1125))
        (PORT d[6] (1590:1590:1590) (1829:1829:1829))
        (PORT d[7] (1078:1078:1078) (1255:1255:1255))
        (PORT d[8] (1375:1375:1375) (1585:1585:1585))
        (PORT d[9] (1091:1091:1091) (1282:1282:1282))
        (PORT d[10] (1278:1278:1278) (1494:1494:1494))
        (PORT d[11] (1307:1307:1307) (1530:1530:1530))
        (PORT d[12] (1104:1104:1104) (1251:1251:1251))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1217:1217:1217))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1382:1382:1382))
        (PORT d[0] (1354:1354:1354) (1483:1483:1483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (878:878:878) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (879:879:879) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1578:1578:1578))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2257:2257:2257))
        (PORT d[1] (1426:1426:1426) (1695:1695:1695))
        (PORT d[2] (1509:1509:1509) (1797:1797:1797))
        (PORT d[3] (1969:1969:1969) (2292:2292:2292))
        (PORT d[4] (1973:1973:1973) (2324:2324:2324))
        (PORT d[5] (1587:1587:1587) (1860:1860:1860))
        (PORT d[6] (1978:1978:1978) (2290:2290:2290))
        (PORT d[7] (1847:1847:1847) (2116:2116:2116))
        (PORT d[8] (1643:1643:1643) (1922:1922:1922))
        (PORT d[9] (1447:1447:1447) (1692:1692:1692))
        (PORT d[10] (1402:1402:1402) (1636:1636:1636))
        (PORT d[11] (1564:1564:1564) (1815:1815:1815))
        (PORT d[12] (1163:1163:1163) (1356:1356:1356))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1437:1437:1437))
        (PORT clk (1295:1295:1295) (1319:1319:1319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1321:1321:1321))
        (PORT d[0] (1587:1587:1587) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (833:833:833))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (837:837:837))
        (PORT datab (887:887:887) (1031:1031:1031))
        (PORT datac (797:797:797) (955:955:955))
        (PORT datad (411:411:411) (494:494:494))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (403:403:403) (493:493:493))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (384:384:384) (473:473:473))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (965:965:965))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1318:1318:1318))
        (PORT d[1] (1148:1148:1148) (1384:1384:1384))
        (PORT d[2] (1327:1327:1327) (1581:1581:1581))
        (PORT d[3] (1201:1201:1201) (1403:1403:1403))
        (PORT d[4] (1462:1462:1462) (1703:1703:1703))
        (PORT d[5] (1115:1115:1115) (1290:1290:1290))
        (PORT d[6] (1604:1604:1604) (1849:1849:1849))
        (PORT d[7] (1184:1184:1184) (1347:1347:1347))
        (PORT d[8] (1368:1368:1368) (1570:1570:1570))
        (PORT d[9] (1229:1229:1229) (1440:1440:1440))
        (PORT d[10] (1279:1279:1279) (1494:1494:1494))
        (PORT d[11] (1077:1077:1077) (1234:1234:1234))
        (PORT d[12] (1098:1098:1098) (1243:1243:1243))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1100:1100:1100))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (1387:1387:1387) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (895:895:895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (896:896:896))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1289:1289:1289))
        (PORT clk (1331:1331:1331) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (2235:2235:2235))
        (PORT d[1] (1215:1215:1215) (1452:1452:1452))
        (PORT d[2] (1503:1503:1503) (1771:1771:1771))
        (PORT d[3] (1864:1864:1864) (2185:2185:2185))
        (PORT d[4] (1400:1400:1400) (1653:1653:1653))
        (PORT d[5] (1727:1727:1727) (2034:2034:2034))
        (PORT d[6] (1633:1633:1633) (1906:1906:1906))
        (PORT d[7] (1524:1524:1524) (1733:1733:1733))
        (PORT d[8] (1583:1583:1583) (1816:1816:1816))
        (PORT d[9] (1183:1183:1183) (1388:1388:1388))
        (PORT d[10] (1476:1476:1476) (1673:1673:1673))
        (PORT d[11] (1473:1473:1473) (1691:1691:1691))
        (PORT d[12] (1288:1288:1288) (1507:1507:1507))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (816:816:816) (877:877:877))
        (PORT clk (1329:1329:1329) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1355:1355:1355))
        (PORT d[0] (1365:1365:1365) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (851:851:851) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1463:1463:1463))
        (PORT datab (1265:1265:1265) (1441:1441:1441))
        (PORT datac (1137:1137:1137) (1364:1364:1364))
        (PORT datad (1117:1117:1117) (1266:1266:1266))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1172:1172:1172))
        (PORT clk (1310:1310:1310) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1728:1728:1728))
        (PORT d[1] (1089:1089:1089) (1285:1285:1285))
        (PORT d[2] (1110:1110:1110) (1305:1305:1305))
        (PORT d[3] (1573:1573:1573) (1838:1838:1838))
        (PORT d[4] (1394:1394:1394) (1650:1650:1650))
        (PORT d[5] (1274:1274:1274) (1469:1469:1469))
        (PORT d[6] (1431:1431:1431) (1647:1647:1647))
        (PORT d[7] (1430:1430:1430) (1629:1629:1629))
        (PORT d[8] (1460:1460:1460) (1688:1688:1688))
        (PORT d[9] (1405:1405:1405) (1616:1616:1616))
        (PORT d[10] (1242:1242:1242) (1433:1433:1433))
        (PORT d[11] (1282:1282:1282) (1473:1473:1473))
        (PORT d[12] (1285:1285:1285) (1471:1471:1471))
        (PORT clk (1308:1308:1308) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1207:1207:1207))
        (PORT clk (1308:1308:1308) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1333:1333:1333))
        (PORT d[0] (1434:1434:1434) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (844:844:844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (831:831:831) (845:845:845))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1611:1611:1611))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2318:2318:2318))
        (PORT d[1] (1801:1801:1801) (2133:2133:2133))
        (PORT d[2] (1964:1964:1964) (2251:2251:2251))
        (PORT d[3] (2538:2538:2538) (2959:2959:2959))
        (PORT d[4] (1797:1797:1797) (2116:2116:2116))
        (PORT d[5] (1975:1975:1975) (2311:2311:2311))
        (PORT d[6] (2217:2217:2217) (2591:2591:2591))
        (PORT d[7] (1719:1719:1719) (1988:1988:1988))
        (PORT d[8] (1644:1644:1644) (1888:1888:1888))
        (PORT d[9] (1273:1273:1273) (1486:1486:1486))
        (PORT d[10] (1624:1624:1624) (1923:1923:1923))
        (PORT d[11] (1450:1450:1450) (1688:1688:1688))
        (PORT d[12] (1302:1302:1302) (1509:1509:1509))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1159:1159:1159))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (1385:1385:1385) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1252:1252:1252) (1463:1463:1463))
        (PORT datab (1499:1499:1499) (1713:1713:1713))
        (PORT datac (1138:1138:1138) (1365:1365:1365))
        (PORT datad (1138:1138:1138) (1325:1325:1325))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (529:529:529) (633:633:633))
        (PORT datac (541:541:541) (650:650:650))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1459:1459:1459) (1704:1704:1704))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2352:2352:2352))
        (PORT d[1] (1672:1672:1672) (1979:1979:1979))
        (PORT d[2] (1762:1762:1762) (2076:2076:2076))
        (PORT d[3] (1717:1717:1717) (1999:1999:1999))
        (PORT d[4] (1565:1565:1565) (1854:1854:1854))
        (PORT d[5] (1980:1980:1980) (2316:2316:2316))
        (PORT d[6] (2360:2360:2360) (2751:2751:2751))
        (PORT d[7] (1506:1506:1506) (1760:1760:1760))
        (PORT d[8] (1603:1603:1603) (1868:1868:1868))
        (PORT d[9] (1460:1460:1460) (1712:1712:1712))
        (PORT d[10] (1610:1610:1610) (1917:1917:1917))
        (PORT d[11] (1151:1151:1151) (1349:1349:1349))
        (PORT d[12] (1482:1482:1482) (1706:1706:1706))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1323:1323:1323))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1403:1403:1403))
        (PORT d[0] (1490:1490:1490) (1630:1630:1630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (937:937:937) (1100:1100:1100))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1270:1270:1270))
        (PORT d[1] (818:818:818) (942:942:942))
        (PORT d[2] (839:839:839) (961:961:961))
        (PORT d[3] (1180:1180:1180) (1347:1347:1347))
        (PORT d[4] (910:910:910) (1051:1051:1051))
        (PORT d[5] (1493:1493:1493) (1718:1718:1718))
        (PORT d[6] (961:961:961) (1108:1108:1108))
        (PORT d[7] (796:796:796) (898:898:898))
        (PORT d[8] (797:797:797) (903:903:903))
        (PORT d[9] (974:974:974) (1112:1112:1112))
        (PORT d[10] (781:781:781) (894:894:894))
        (PORT d[11] (989:989:989) (1139:1139:1139))
        (PORT d[12] (784:784:784) (879:879:879))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (779:779:779) (834:834:834))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1420:1420:1420))
        (PORT d[0] (1197:1197:1197) (1277:1277:1277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (915:915:915) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT datab (884:884:884) (1036:1036:1036))
        (PORT datac (1070:1070:1070) (1212:1212:1212))
        (PORT datad (766:766:766) (873:873:873))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1242:1242:1242))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (618:618:618) (745:745:745))
        (PORT d[1] (814:814:814) (961:961:961))
        (PORT d[2] (624:624:624) (723:723:723))
        (PORT d[3] (604:604:604) (720:720:720))
        (PORT d[4] (921:921:921) (1071:1071:1071))
        (PORT d[5] (623:623:623) (741:741:741))
        (PORT d[6] (565:565:565) (667:667:667))
        (PORT d[7] (729:729:729) (847:847:847))
        (PORT d[8] (694:694:694) (802:802:802))
        (PORT d[9] (722:722:722) (852:852:852))
        (PORT d[10] (717:717:717) (837:837:837))
        (PORT d[11] (746:746:746) (871:871:871))
        (PORT d[12] (934:934:934) (1071:1071:1071))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (850:850:850) (916:916:916))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1133:1133:1133) (1206:1206:1206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (909:909:909))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1367:1367:1367))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (2005:2005:2005))
        (PORT d[1] (1790:1790:1790) (2122:2122:2122))
        (PORT d[2] (1611:1611:1611) (1890:1890:1890))
        (PORT d[3] (2251:2251:2251) (2625:2625:2625))
        (PORT d[4] (1147:1147:1147) (1302:1302:1302))
        (PORT d[5] (1749:1749:1749) (2043:2043:2043))
        (PORT d[6] (1163:1163:1163) (1311:1311:1311))
        (PORT d[7] (1279:1279:1279) (1417:1417:1417))
        (PORT d[8] (1458:1458:1458) (1663:1663:1663))
        (PORT d[9] (1248:1248:1248) (1460:1460:1460))
        (PORT d[10] (1286:1286:1286) (1552:1552:1552))
        (PORT d[11] (1240:1240:1240) (1443:1443:1443))
        (PORT d[12] (1090:1090:1090) (1262:1262:1262))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1148:1148:1148))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT d[0] (1304:1304:1304) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT datab (877:877:877) (1028:1028:1028))
        (PORT datac (600:600:600) (676:676:676))
        (PORT datad (1060:1060:1060) (1188:1188:1188))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (713:713:713) (874:874:874))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (106:106:106) (125:125:125))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (928:928:928) (1098:1098:1098))
        (PORT clk (1393:1393:1393) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (779:779:779) (897:897:897))
        (PORT d[1] (959:959:959) (1102:1102:1102))
        (PORT d[2] (849:849:849) (976:976:976))
        (PORT d[3] (1179:1179:1179) (1347:1347:1347))
        (PORT d[4] (1064:1064:1064) (1226:1226:1226))
        (PORT d[5] (994:994:994) (1180:1180:1180))
        (PORT d[6] (858:858:858) (988:988:988))
        (PORT d[7] (804:804:804) (907:907:907))
        (PORT d[8] (804:804:804) (910:910:910))
        (PORT d[9] (800:800:800) (911:911:911))
        (PORT d[10] (857:857:857) (990:990:990))
        (PORT d[11] (1138:1138:1138) (1304:1304:1304))
        (PORT d[12] (791:791:791) (888:888:888))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (878:878:878))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (PORT d[0] (1052:1052:1052) (1107:1107:1107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (914:914:914) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1782:1782:1782))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2553:2553:2553))
        (PORT d[1] (1830:1830:1830) (2180:2180:2180))
        (PORT d[2] (2150:2150:2150) (2463:2463:2463))
        (PORT d[3] (1841:1841:1841) (2156:2156:2156))
        (PORT d[4] (2350:2350:2350) (2756:2756:2756))
        (PORT d[5] (1634:1634:1634) (1935:1935:1935))
        (PORT d[6] (2049:2049:2049) (2317:2317:2317))
        (PORT d[7] (1628:1628:1628) (1890:1890:1890))
        (PORT d[8] (1650:1650:1650) (1934:1934:1934))
        (PORT d[9] (1495:1495:1495) (1744:1744:1744))
        (PORT d[10] (1521:1521:1521) (1818:1818:1818))
        (PORT d[11] (1453:1453:1453) (1715:1715:1715))
        (PORT d[12] (1364:1364:1364) (1594:1594:1594))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1256:1256:1256) (1396:1396:1396))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (PORT d[0] (1348:1348:1348) (1473:1473:1473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1390:1390:1390))
        (PORT datac (615:615:615) (699:699:699))
        (PORT datad (1432:1432:1432) (1633:1633:1633))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1578:1578:1578))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2436:2436:2436))
        (PORT d[1] (1775:1775:1775) (2101:2101:2101))
        (PORT d[2] (1976:1976:1976) (2253:2253:2253))
        (PORT d[3] (2532:2532:2532) (2953:2953:2953))
        (PORT d[4] (2351:2351:2351) (2753:2753:2753))
        (PORT d[5] (1624:1624:1624) (1886:1886:1886))
        (PORT d[6] (2204:2204:2204) (2571:2571:2571))
        (PORT d[7] (1719:1719:1719) (1987:1987:1987))
        (PORT d[8] (1643:1643:1643) (1887:1887:1887))
        (PORT d[9] (1265:1265:1265) (1478:1478:1478))
        (PORT d[10] (1672:1672:1672) (1985:1985:1985))
        (PORT d[11] (1614:1614:1614) (1871:1871:1871))
        (PORT d[12] (1461:1461:1461) (1667:1667:1667))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1342:1342:1342))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (1379:1379:1379) (1506:1506:1506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1445:1445:1445))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1376:1376:1376))
        (PORT d[1] (1193:1193:1193) (1397:1397:1397))
        (PORT d[2] (1155:1155:1155) (1324:1324:1324))
        (PORT d[3] (1111:1111:1111) (1306:1306:1306))
        (PORT d[4] (1116:1116:1116) (1297:1297:1297))
        (PORT d[5] (1132:1132:1132) (1319:1319:1319))
        (PORT d[6] (1082:1082:1082) (1252:1252:1252))
        (PORT d[7] (1107:1107:1107) (1274:1274:1274))
        (PORT d[8] (1341:1341:1341) (1531:1531:1531))
        (PORT d[9] (1190:1190:1190) (1373:1373:1373))
        (PORT d[10] (1393:1393:1393) (1648:1648:1648))
        (PORT d[11] (1073:1073:1073) (1265:1265:1265))
        (PORT d[12] (977:977:977) (1145:1145:1145))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1021:1021:1021) (1120:1120:1120))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1414:1414:1414) (1528:1528:1528))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1282:1282:1282))
        (PORT datac (1134:1134:1134) (1360:1360:1360))
        (PORT datad (926:926:926) (1080:1080:1080))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (512:512:512) (609:609:609))
        (PORT datad (1227:1227:1227) (1433:1433:1433))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (638:638:638) (725:725:725))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (433:433:433) (490:490:490))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (134:134:134))
        (PORT datab (171:171:171) (232:232:232))
        (PORT datac (315:315:315) (368:368:368))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1470:1470:1470))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1567:1567:1567))
        (PORT d[1] (1388:1388:1388) (1668:1668:1668))
        (PORT d[2] (1668:1668:1668) (1968:1968:1968))
        (PORT d[3] (1670:1670:1670) (1927:1927:1927))
        (PORT d[4] (1326:1326:1326) (1531:1531:1531))
        (PORT d[5] (1145:1145:1145) (1331:1331:1331))
        (PORT d[6] (1698:1698:1698) (1951:1951:1951))
        (PORT d[7] (1410:1410:1410) (1648:1648:1648))
        (PORT d[8] (1973:1973:1973) (2297:2297:2297))
        (PORT d[9] (1437:1437:1437) (1683:1683:1683))
        (PORT d[10] (1441:1441:1441) (1716:1716:1716))
        (PORT d[11] (1108:1108:1108) (1309:1309:1309))
        (PORT d[12] (1335:1335:1335) (1559:1559:1559))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1288:1288:1288) (1431:1431:1431))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (1318:1318:1318) (1445:1445:1445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (1111:1111:1111))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1126:1126:1126))
        (PORT d[1] (783:783:783) (901:901:901))
        (PORT d[2] (671:671:671) (771:771:771))
        (PORT d[3] (938:938:938) (1086:1086:1086))
        (PORT d[4] (759:759:759) (875:875:875))
        (PORT d[5] (1367:1367:1367) (1619:1619:1619))
        (PORT d[6] (670:670:670) (777:777:777))
        (PORT d[7] (791:791:791) (892:892:892))
        (PORT d[8] (826:826:826) (950:950:950))
        (PORT d[9] (987:987:987) (1127:1127:1127))
        (PORT d[10] (771:771:771) (875:875:875))
        (PORT d[11] (769:769:769) (867:867:867))
        (PORT d[12] (781:781:781) (880:880:880))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (779:779:779) (822:822:822))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (1066:1066:1066) (1117:1117:1117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1161:1161:1161) (1344:1344:1344))
        (PORT datab (428:428:428) (525:525:525))
        (PORT datac (687:687:687) (844:844:844))
        (PORT datad (568:568:568) (651:651:651))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (1082:1082:1082))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (1127:1127:1127))
        (PORT d[1] (904:904:904) (1073:1073:1073))
        (PORT d[2] (933:933:933) (1111:1111:1111))
        (PORT d[3] (1014:1014:1014) (1204:1204:1204))
        (PORT d[4] (1003:1003:1003) (1179:1179:1179))
        (PORT d[5] (952:952:952) (1108:1108:1108))
        (PORT d[6] (895:895:895) (1037:1037:1037))
        (PORT d[7] (1240:1240:1240) (1425:1425:1425))
        (PORT d[8] (907:907:907) (1052:1052:1052))
        (PORT d[9] (924:924:924) (1076:1076:1076))
        (PORT d[10] (887:887:887) (1036:1036:1036))
        (PORT d[11] (902:902:902) (1040:1040:1040))
        (PORT d[12] (929:929:929) (1065:1065:1065))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1125:1125:1125) (1237:1237:1237))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d[0] (1387:1387:1387) (1496:1496:1496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (901:901:901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (902:902:902))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (670:670:670) (772:772:772))
        (PORT clk (1365:1365:1365) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1326:1326:1326))
        (PORT d[1] (1349:1349:1349) (1615:1615:1615))
        (PORT d[2] (1511:1511:1511) (1785:1785:1785))
        (PORT d[3] (1019:1019:1019) (1199:1199:1199))
        (PORT d[4] (1419:1419:1419) (1671:1671:1671))
        (PORT d[5] (1117:1117:1117) (1286:1286:1286))
        (PORT d[6] (1094:1094:1094) (1260:1260:1260))
        (PORT d[7] (1374:1374:1374) (1565:1565:1565))
        (PORT d[8] (1025:1025:1025) (1173:1173:1173))
        (PORT d[9] (1083:1083:1083) (1249:1249:1249))
        (PORT d[10] (1056:1056:1056) (1204:1204:1204))
        (PORT d[11] (875:875:875) (998:998:998))
        (PORT d[12] (1036:1036:1036) (1175:1175:1175))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1257:1257:1257))
        (PORT clk (1363:1363:1363) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (PORT d[0] (1284:1284:1284) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (1046:1046:1046))
        (PORT datab (828:828:828) (924:924:924))
        (PORT datac (370:370:370) (452:452:452))
        (PORT datad (622:622:622) (743:743:743))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (775:775:775))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (565:565:565) (644:644:644))
        (PORT datad (207:207:207) (263:263:263))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1477:1477:1477) (1723:1723:1723))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1915:1915:1915) (2189:2189:2189))
        (PORT d[1] (1640:1640:1640) (1930:1930:1930))
        (PORT d[2] (1731:1731:1731) (2038:2038:2038))
        (PORT d[3] (1611:1611:1611) (1885:1885:1885))
        (PORT d[4] (1759:1759:1759) (2073:2073:2073))
        (PORT d[5] (1962:1962:1962) (2300:2300:2300))
        (PORT d[6] (2418:2418:2418) (2838:2838:2838))
        (PORT d[7] (1700:1700:1700) (1980:1980:1980))
        (PORT d[8] (1734:1734:1734) (2017:2017:2017))
        (PORT d[9] (1595:1595:1595) (1874:1874:1874))
        (PORT d[10] (1626:1626:1626) (1940:1940:1940))
        (PORT d[11] (1267:1267:1267) (1484:1484:1484))
        (PORT d[12] (1316:1316:1316) (1517:1517:1517))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1414:1414:1414))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (1495:1495:1495) (1642:1642:1642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1107:1107:1107) (1288:1288:1288))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1755:1755:1755))
        (PORT d[1] (1396:1396:1396) (1662:1662:1662))
        (PORT d[2] (1174:1174:1174) (1335:1335:1335))
        (PORT d[3] (1824:1824:1824) (2141:2141:2141))
        (PORT d[4] (1402:1402:1402) (1655:1655:1655))
        (PORT d[5] (1639:1639:1639) (1881:1881:1881))
        (PORT d[6] (1220:1220:1220) (1402:1402:1402))
        (PORT d[7] (1160:1160:1160) (1311:1311:1311))
        (PORT d[8] (1372:1372:1372) (1549:1549:1549))
        (PORT d[9] (1159:1159:1159) (1324:1324:1324))
        (PORT d[10] (1294:1294:1294) (1514:1514:1514))
        (PORT d[11] (1465:1465:1465) (1684:1684:1684))
        (PORT d[12] (1156:1156:1156) (1304:1304:1304))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1092:1092:1092))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (1253:1253:1253) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (887:887:887) (1033:1033:1033))
        (PORT datab (428:428:428) (525:525:525))
        (PORT datac (688:688:688) (845:845:845))
        (PORT datad (902:902:902) (1042:1042:1042))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1499:1499:1499) (1747:1747:1747))
        (PORT clk (1342:1342:1342) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2252:2252:2252))
        (PORT d[1] (1523:1523:1523) (1803:1803:1803))
        (PORT d[2] (1515:1515:1515) (1789:1789:1789))
        (PORT d[3] (1952:1952:1952) (2284:2284:2284))
        (PORT d[4] (1900:1900:1900) (2232:2232:2232))
        (PORT d[5] (1946:1946:1946) (2274:2274:2274))
        (PORT d[6] (1788:1788:1788) (2080:2080:2080))
        (PORT d[7] (1491:1491:1491) (1717:1717:1717))
        (PORT d[8] (1468:1468:1468) (1681:1681:1681))
        (PORT d[9] (1255:1255:1255) (1473:1473:1473))
        (PORT d[10] (1403:1403:1403) (1643:1643:1643))
        (PORT d[11] (1602:1602:1602) (1890:1890:1890))
        (PORT d[12] (1294:1294:1294) (1501:1501:1501))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1618:1618:1618))
        (PORT clk (1340:1340:1340) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (PORT d[0] (1528:1528:1528) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (878:878:878))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1705:1705:1705))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2082:2082:2082))
        (PORT d[1] (1952:1952:1952) (2311:2311:2311))
        (PORT d[2] (1744:1744:1744) (2067:2067:2067))
        (PORT d[3] (1895:1895:1895) (2204:2204:2204))
        (PORT d[4] (1655:1655:1655) (1905:1905:1905))
        (PORT d[5] (1643:1643:1643) (1926:1926:1926))
        (PORT d[6] (1622:1622:1622) (1849:1849:1849))
        (PORT d[7] (1723:1723:1723) (1962:1962:1962))
        (PORT d[8] (1667:1667:1667) (1910:1910:1910))
        (PORT d[9] (1708:1708:1708) (1953:1953:1953))
        (PORT d[10] (1448:1448:1448) (1727:1727:1727))
        (PORT d[11] (1261:1261:1261) (1475:1475:1475))
        (PORT d[12] (1350:1350:1350) (1583:1583:1583))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1447:1447:1447))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (PORT d[0] (1339:1339:1339) (1466:1466:1466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1784:1784:1784))
        (PORT datab (429:429:429) (526:526:526))
        (PORT datac (689:689:689) (847:847:847))
        (PORT datad (1120:1120:1120) (1283:1283:1283))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (485:485:485) (556:556:556))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (879:879:879) (1028:1028:1028))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1656:1656:1656))
        (PORT d[1] (1304:1304:1304) (1548:1548:1548))
        (PORT d[2] (1150:1150:1150) (1371:1371:1371))
        (PORT d[3] (1381:1381:1381) (1607:1607:1607))
        (PORT d[4] (1274:1274:1274) (1489:1489:1489))
        (PORT d[5] (1134:1134:1134) (1317:1317:1317))
        (PORT d[6] (1416:1416:1416) (1630:1630:1630))
        (PORT d[7] (1181:1181:1181) (1374:1374:1374))
        (PORT d[8] (1537:1537:1537) (1768:1768:1768))
        (PORT d[9] (1244:1244:1244) (1421:1421:1421))
        (PORT d[10] (1208:1208:1208) (1417:1417:1417))
        (PORT d[11] (1335:1335:1335) (1564:1564:1564))
        (PORT d[12] (1264:1264:1264) (1430:1430:1430))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1240:1240:1240))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (1376:1376:1376) (1497:1497:1497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (886:886:886))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1294:1294:1294))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1196:1196:1196))
        (PORT d[1] (1196:1196:1196) (1403:1403:1403))
        (PORT d[2] (988:988:988) (1138:1138:1138))
        (PORT d[3] (1118:1118:1118) (1319:1319:1319))
        (PORT d[4] (1086:1086:1086) (1261:1261:1261))
        (PORT d[5] (963:963:963) (1128:1128:1128))
        (PORT d[6] (902:902:902) (1046:1046:1046))
        (PORT d[7] (1110:1110:1110) (1284:1284:1284))
        (PORT d[8] (1083:1083:1083) (1247:1247:1247))
        (PORT d[9] (1065:1065:1065) (1230:1230:1230))
        (PORT d[10] (1241:1241:1241) (1488:1488:1488))
        (PORT d[11] (1067:1067:1067) (1231:1231:1231))
        (PORT d[12] (969:969:969) (1135:1135:1135))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1087:1087:1087) (1199:1199:1199))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1234:1234:1234) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1243:1243:1243) (1433:1433:1433))
        (PORT datab (704:704:704) (867:867:867))
        (PORT datac (998:998:998) (1145:1145:1145))
        (PORT datad (387:387:387) (467:467:467))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1469:1469:1469))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1375:1375:1375))
        (PORT d[1] (1559:1559:1559) (1857:1857:1857))
        (PORT d[2] (1463:1463:1463) (1721:1721:1721))
        (PORT d[3] (1142:1142:1142) (1322:1322:1322))
        (PORT d[4] (1147:1147:1147) (1328:1328:1328))
        (PORT d[5] (1137:1137:1137) (1327:1327:1327))
        (PORT d[6] (1743:1743:1743) (2006:2006:2006))
        (PORT d[7] (1242:1242:1242) (1456:1456:1456))
        (PORT d[8] (1795:1795:1795) (2090:2090:2090))
        (PORT d[9] (1456:1456:1456) (1708:1708:1708))
        (PORT d[10] (1439:1439:1439) (1713:1713:1713))
        (PORT d[11] (1180:1180:1180) (1397:1397:1397))
        (PORT d[12] (1341:1341:1341) (1572:1572:1572))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1127:1127:1127))
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1189:1189:1189) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (1043:1043:1043))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (2174:2174:2174))
        (PORT d[1] (1515:1515:1515) (1796:1796:1796))
        (PORT d[2] (1307:1307:1307) (1545:1545:1545))
        (PORT d[3] (1719:1719:1719) (1985:1985:1985))
        (PORT d[4] (2037:2037:2037) (2367:2367:2367))
        (PORT d[5] (1741:1741:1741) (2008:2008:2008))
        (PORT d[6] (2021:2021:2021) (2367:2367:2367))
        (PORT d[7] (1216:1216:1216) (1420:1420:1420))
        (PORT d[8] (1782:1782:1782) (2085:2085:2085))
        (PORT d[9] (1781:1781:1781) (2084:2084:2084))
        (PORT d[10] (1646:1646:1646) (1958:1958:1958))
        (PORT d[11] (1530:1530:1530) (1797:1797:1797))
        (PORT d[12] (1520:1520:1520) (1767:1767:1767))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1325:1325:1325))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1469:1469:1469) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (826:826:826) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (827:827:827) (843:843:843))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1483:1483:1483))
        (PORT datab (702:702:702) (864:864:864))
        (PORT datac (408:408:408) (504:504:504))
        (PORT datad (1546:1546:1546) (1779:1779:1779))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (215:215:215) (282:282:282))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1379:1379:1379) (1618:1618:1618))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2318:2318:2318))
        (PORT d[1] (1798:1798:1798) (2127:2127:2127))
        (PORT d[2] (2098:2098:2098) (2391:2391:2391))
        (PORT d[3] (2418:2418:2418) (2829:2829:2829))
        (PORT d[4] (2182:2182:2182) (2563:2563:2563))
        (PORT d[5] (1974:1974:1974) (2310:2310:2310))
        (PORT d[6] (2214:2214:2214) (2582:2582:2582))
        (PORT d[7] (1647:1647:1647) (1894:1894:1894))
        (PORT d[8] (1818:1818:1818) (2085:2085:2085))
        (PORT d[9] (1273:1273:1273) (1487:1487:1487))
        (PORT d[10] (1655:1655:1655) (1956:1956:1956))
        (PORT d[11] (1441:1441:1441) (1671:1671:1671))
        (PORT d[12] (1317:1317:1317) (1531:1531:1531))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1407:1407:1407))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (1327:1327:1327) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (905:905:905) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (906:906:906) (923:923:923))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1501:1501:1501))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1799:1799:1799))
        (PORT d[1] (1752:1752:1752) (2083:2083:2083))
        (PORT d[2] (1526:1526:1526) (1750:1750:1750))
        (PORT d[3] (1549:1549:1549) (1795:1795:1795))
        (PORT d[4] (1487:1487:1487) (1720:1720:1720))
        (PORT d[5] (1438:1438:1438) (1664:1664:1664))
        (PORT d[6] (1535:1535:1535) (1761:1761:1761))
        (PORT d[7] (1487:1487:1487) (1714:1714:1714))
        (PORT d[8] (1590:1590:1590) (1860:1860:1860))
        (PORT d[9] (1587:1587:1587) (1832:1832:1832))
        (PORT d[10] (1529:1529:1529) (1811:1811:1811))
        (PORT d[11] (1327:1327:1327) (1547:1547:1547))
        (PORT d[12] (1171:1171:1171) (1372:1372:1372))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1381:1381:1381))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1185:1185:1185) (1275:1275:1275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1534:1534:1534))
        (PORT datab (863:863:863) (1045:1045:1045))
        (PORT datac (1023:1023:1023) (1201:1201:1201))
        (PORT datad (1100:1100:1100) (1288:1288:1288))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1495:1495:1495) (1742:1742:1742))
        (PORT clk (1326:1326:1326) (1349:1349:1349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (2302:2302:2302))
        (PORT d[1] (1405:1405:1405) (1674:1674:1674))
        (PORT d[2] (1512:1512:1512) (1789:1789:1789))
        (PORT d[3] (1805:1805:1805) (2110:2110:2110))
        (PORT d[4] (1919:1919:1919) (2254:2254:2254))
        (PORT d[5] (1946:1946:1946) (2274:2274:2274))
        (PORT d[6] (1799:1799:1799) (2094:2094:2094))
        (PORT d[7] (1653:1653:1653) (1895:1895:1895))
        (PORT d[8] (1639:1639:1639) (1878:1878:1878))
        (PORT d[9] (1394:1394:1394) (1621:1621:1621))
        (PORT d[10] (1544:1544:1544) (1796:1796:1796))
        (PORT d[11] (1599:1599:1599) (1893:1893:1893))
        (PORT d[12] (1333:1333:1333) (1549:1549:1549))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1317:1317:1317))
        (PORT clk (1324:1324:1324) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1349:1349:1349))
        (PORT d[0] (1518:1518:1518) (1661:1661:1661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (846:846:846) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (861:861:861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (847:847:847) (861:861:861))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1080:1080:1080) (1266:1266:1266))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (596:596:596) (712:712:712))
        (PORT d[1] (592:592:592) (700:700:700))
        (PORT d[2] (610:610:610) (716:716:716))
        (PORT d[3] (569:569:569) (680:680:680))
        (PORT d[4] (748:748:748) (880:880:880))
        (PORT d[5] (596:596:596) (708:708:708))
        (PORT d[6] (567:567:567) (671:671:671))
        (PORT d[7] (548:548:548) (632:632:632))
        (PORT d[8] (533:533:533) (616:616:616))
        (PORT d[9] (542:542:542) (625:625:625))
        (PORT d[10] (730:730:730) (859:859:859))
        (PORT d[11] (556:556:556) (648:648:648))
        (PORT d[12] (733:733:733) (846:846:846))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (800:800:800) (865:865:865))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (792:792:792) (818:818:818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (918:918:918))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (1176:1176:1176))
        (PORT datab (864:864:864) (1046:1046:1046))
        (PORT datac (1023:1023:1023) (1202:1202:1202))
        (PORT datad (728:728:728) (807:807:807))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (824:824:824))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (815:815:815) (955:955:955))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|result_node\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (464:464:464))
        (PORT datab (324:324:324) (378:378:378))
        (PORT datac (444:444:444) (501:501:501))
        (PORT datad (171:171:171) (201:201:201))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2367:2367:2367))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (2201:2201:2201))
        (PORT d[1] (1603:1603:1603) (1914:1914:1914))
        (PORT d[2] (1574:1574:1574) (1868:1868:1868))
        (PORT d[3] (2025:2025:2025) (2361:2361:2361))
        (PORT d[4] (1595:1595:1595) (1816:1816:1816))
        (PORT d[5] (1746:1746:1746) (2029:2029:2029))
        (PORT d[6] (1523:1523:1523) (1723:1723:1723))
        (PORT d[7] (1333:1333:1333) (1552:1552:1552))
        (PORT d[8] (1428:1428:1428) (1672:1672:1672))
        (PORT d[9] (1287:1287:1287) (1506:1506:1506))
        (PORT d[10] (1295:1295:1295) (1549:1549:1549))
        (PORT d[11] (1237:1237:1237) (1483:1483:1483))
        (PORT d[12] (1342:1342:1342) (1568:1568:1568))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1295:1295:1295))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (1335:1335:1335) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (869:869:869) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1567:1567:1567))
        (PORT clk (1338:1338:1338) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (2061:2061:2061))
        (PORT d[1] (1204:1204:1204) (1440:1440:1440))
        (PORT d[2] (1338:1338:1338) (1584:1584:1584))
        (PORT d[3] (1872:1872:1872) (2198:2198:2198))
        (PORT d[4] (1411:1411:1411) (1668:1668:1668))
        (PORT d[5] (1887:1887:1887) (2152:2152:2152))
        (PORT d[6] (1619:1619:1619) (1886:1886:1886))
        (PORT d[7] (1369:1369:1369) (1558:1558:1558))
        (PORT d[8] (1408:1408:1408) (1649:1649:1649))
        (PORT d[9] (1383:1383:1383) (1619:1619:1619))
        (PORT d[10] (1470:1470:1470) (1666:1666:1666))
        (PORT d[11] (1485:1485:1485) (1710:1710:1710))
        (PORT d[12] (1151:1151:1151) (1354:1354:1354))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1205:1205:1205))
        (PORT clk (1336:1336:1336) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (PORT d[0] (1425:1425:1425) (1538:1538:1538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (1085:1085:1085))
        (PORT datab (739:739:739) (869:869:869))
        (PORT datac (1118:1118:1118) (1335:1335:1335))
        (PORT datad (956:956:956) (1094:1094:1094))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2331:2331:2331))
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1736:1736:1736) (2032:2032:2032))
        (PORT d[1] (1731:1731:1731) (2055:2055:2055))
        (PORT d[2] (1697:1697:1697) (2004:2004:2004))
        (PORT d[3] (2044:2044:2044) (2387:2387:2387))
        (PORT d[4] (1944:1944:1944) (2208:2208:2208))
        (PORT d[5] (1753:1753:1753) (2049:2049:2049))
        (PORT d[6] (1653:1653:1653) (1869:1869:1869))
        (PORT d[7] (1513:1513:1513) (1755:1755:1755))
        (PORT d[8] (1428:1428:1428) (1679:1679:1679))
        (PORT d[9] (1266:1266:1266) (1485:1485:1485))
        (PORT d[10] (1277:1277:1277) (1538:1538:1538))
        (PORT d[11] (1230:1230:1230) (1471:1471:1471))
        (PORT d[12] (1307:1307:1307) (1523:1523:1523))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1427:1427:1427))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (PORT d[0] (1330:1330:1330) (1460:1460:1460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (884:884:884) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2588:2588:2588))
        (PORT clk (1297:1297:1297) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1715:1715:1715) (1970:1970:1970))
        (PORT d[1] (1712:1712:1712) (2022:2022:2022))
        (PORT d[2] (1525:1525:1525) (1802:1802:1802))
        (PORT d[3] (1787:1787:1787) (2090:2090:2090))
        (PORT d[4] (2536:2536:2536) (2981:2981:2981))
        (PORT d[5] (1472:1472:1472) (1700:1700:1700))
        (PORT d[6] (1779:1779:1779) (2044:2044:2044))
        (PORT d[7] (1878:1878:1878) (2156:2156:2156))
        (PORT d[8] (1652:1652:1652) (1922:1922:1922))
        (PORT d[9] (1485:1485:1485) (1743:1743:1743))
        (PORT d[10] (1618:1618:1618) (1914:1914:1914))
        (PORT d[11] (1313:1313:1313) (1542:1542:1542))
        (PORT d[12] (1551:1551:1551) (1806:1806:1806))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1240:1240:1240) (1389:1389:1389))
        (PORT clk (1295:1295:1295) (1318:1318:1318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1320:1320:1320))
        (PORT d[0] (1386:1386:1386) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (817:817:817) (831:831:831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (832:832:832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (818:818:818) (832:832:832))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (904:904:904))
        (PORT datab (1001:1001:1001) (1206:1206:1206))
        (PORT datac (1636:1636:1636) (1833:1833:1833))
        (PORT datad (1046:1046:1046) (1221:1221:1221))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (690:690:690) (820:820:820))
        (PORT datab (277:277:277) (322:322:322))
        (PORT datac (713:713:713) (838:838:838))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2579:2579:2579))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1561:1561:1561))
        (PORT d[1] (1766:1766:1766) (2098:2098:2098))
        (PORT d[2] (1315:1315:1315) (1517:1517:1517))
        (PORT d[3] (1292:1292:1292) (1513:1513:1513))
        (PORT d[4] (1286:1286:1286) (1490:1490:1490))
        (PORT d[5] (1288:1288:1288) (1498:1498:1498))
        (PORT d[6] (1252:1252:1252) (1445:1445:1445))
        (PORT d[7] (1297:1297:1297) (1496:1496:1496))
        (PORT d[8] (1493:1493:1493) (1732:1732:1732))
        (PORT d[9] (1227:1227:1227) (1420:1420:1420))
        (PORT d[10] (1515:1515:1515) (1790:1790:1790))
        (PORT d[11] (1247:1247:1247) (1468:1468:1468))
        (PORT d[12] (1179:1179:1179) (1381:1381:1381))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1292:1292:1292))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1369:1369:1369) (1508:1508:1508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1300:1300:1300) (1493:1493:1493))
        (PORT clk (1376:1376:1376) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (778:778:778) (923:923:923))
        (PORT d[1] (836:836:836) (984:984:984))
        (PORT d[2] (807:807:807) (950:950:950))
        (PORT d[3] (826:826:826) (985:985:985))
        (PORT d[4] (813:813:813) (962:962:962))
        (PORT d[5] (774:774:774) (903:903:903))
        (PORT d[6] (751:751:751) (883:883:883))
        (PORT d[7] (913:913:913) (1048:1048:1048))
        (PORT d[8] (721:721:721) (837:837:837))
        (PORT d[9] (725:725:725) (848:848:848))
        (PORT d[10] (722:722:722) (850:850:850))
        (PORT d[11] (714:714:714) (823:823:823))
        (PORT d[12] (759:759:759) (875:875:875))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (854:854:854) (924:924:924))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1401:1401:1401))
        (PORT d[0] (969:969:969) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1132:1132:1132) (1297:1297:1297))
        (PORT datab (632:632:632) (711:711:711))
        (PORT datac (794:794:794) (951:951:951))
        (PORT datad (399:399:399) (479:479:479))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1779:1779:1779))
        (PORT clk (1356:1356:1356) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1859:1859:1859))
        (PORT d[1] (1371:1371:1371) (1621:1621:1621))
        (PORT d[2] (1164:1164:1164) (1387:1387:1387))
        (PORT d[3] (1686:1686:1686) (1988:1988:1988))
        (PORT d[4] (1257:1257:1257) (1493:1493:1493))
        (PORT d[5] (1778:1778:1778) (2034:2034:2034))
        (PORT d[6] (1388:1388:1388) (1592:1592:1592))
        (PORT d[7] (1347:1347:1347) (1531:1531:1531))
        (PORT d[8] (1394:1394:1394) (1578:1578:1578))
        (PORT d[9] (1354:1354:1354) (1581:1581:1581))
        (PORT d[10] (1313:1313:1313) (1534:1534:1534))
        (PORT d[11] (1275:1275:1275) (1469:1469:1469))
        (PORT d[12] (1304:1304:1304) (1529:1529:1529))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1266:1266:1266))
        (PORT clk (1354:1354:1354) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1379:1379:1379))
        (PORT d[0] (1423:1423:1423) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (2247:2247:2247))
        (PORT clk (1332:1332:1332) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2288:2288:2288))
        (PORT d[1] (1395:1395:1395) (1658:1658:1658))
        (PORT d[2] (1517:1517:1517) (1786:1786:1786))
        (PORT d[3] (1940:1940:1940) (2260:2260:2260))
        (PORT d[4] (1918:1918:1918) (2253:2253:2253))
        (PORT d[5] (1684:1684:1684) (1964:1964:1964))
        (PORT d[6] (1780:1780:1780) (2069:2069:2069))
        (PORT d[7] (1668:1668:1668) (1914:1914:1914))
        (PORT d[8] (1623:1623:1623) (1856:1856:1856))
        (PORT d[9] (1404:1404:1404) (1634:1634:1634))
        (PORT d[10] (1387:1387:1387) (1617:1617:1617))
        (PORT d[11] (1542:1542:1542) (1796:1796:1796))
        (PORT d[12] (1301:1301:1301) (1505:1505:1505))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1271:1271:1271))
        (PORT clk (1330:1330:1330) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1356:1356:1356))
        (PORT d[0] (1523:1523:1523) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (852:852:852) (867:867:867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (853:853:853) (868:868:868))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (978:978:978))
        (PORT datab (937:937:937) (1066:1066:1066))
        (PORT datac (1293:1293:1293) (1483:1483:1483))
        (PORT datad (401:401:401) (482:482:482))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1924:1924:1924))
        (PORT clk (1339:1339:1339) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1364:1364:1364))
        (PORT d[1] (1175:1175:1175) (1406:1406:1406))
        (PORT d[2] (939:939:939) (1118:1118:1118))
        (PORT d[3] (1183:1183:1183) (1387:1387:1387))
        (PORT d[4] (1371:1371:1371) (1605:1605:1605))
        (PORT d[5] (1102:1102:1102) (1276:1276:1276))
        (PORT d[6] (1255:1255:1255) (1448:1448:1448))
        (PORT d[7] (1260:1260:1260) (1441:1441:1441))
        (PORT d[8] (1282:1282:1282) (1486:1486:1486))
        (PORT d[9] (1231:1231:1231) (1421:1421:1421))
        (PORT d[10] (1079:1079:1079) (1252:1252:1252))
        (PORT d[11] (1102:1102:1102) (1273:1273:1273))
        (PORT d[12] (1100:1100:1100) (1264:1264:1264))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1183:1183:1183))
        (PORT clk (1337:1337:1337) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1362:1362:1362))
        (PORT d[0] (1189:1189:1189) (1289:1289:1289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (859:859:859) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (874:874:874))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1715:1715:1715))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1572:1572:1572))
        (PORT d[1] (1237:1237:1237) (1449:1449:1449))
        (PORT d[2] (1110:1110:1110) (1306:1306:1306))
        (PORT d[3] (1576:1576:1576) (1846:1846:1846))
        (PORT d[4] (1403:1403:1403) (1644:1644:1644))
        (PORT d[5] (1273:1273:1273) (1468:1468:1468))
        (PORT d[6] (1287:1287:1287) (1490:1490:1490))
        (PORT d[7] (1424:1424:1424) (1627:1627:1627))
        (PORT d[8] (1364:1364:1364) (1539:1539:1539))
        (PORT d[9] (1252:1252:1252) (1445:1445:1445))
        (PORT d[10] (1236:1236:1236) (1426:1426:1426))
        (PORT d[11] (1263:1263:1263) (1447:1447:1447))
        (PORT d[12] (1265:1265:1265) (1444:1444:1444))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1295:1295:1295))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (1451:1451:1451) (1593:1593:1593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (838:838:838) (854:854:854))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1234:1234:1234))
        (PORT datab (1113:1113:1113) (1248:1248:1248))
        (PORT datac (796:796:796) (953:953:953))
        (PORT datad (407:407:407) (489:489:489))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (384:384:384) (470:470:470))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1680:1680:1680) (1954:1954:1954))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2366:2366:2366))
        (PORT d[1] (1519:1519:1519) (1798:1798:1798))
        (PORT d[2] (1750:1750:1750) (2060:2060:2060))
        (PORT d[3] (1577:1577:1577) (1848:1848:1848))
        (PORT d[4] (1726:1726:1726) (2033:2033:2033))
        (PORT d[5] (1964:1964:1964) (2299:2299:2299))
        (PORT d[6] (2214:2214:2214) (2598:2598:2598))
        (PORT d[7] (1701:1701:1701) (1987:1987:1987))
        (PORT d[8] (1786:1786:1786) (2083:2083:2083))
        (PORT d[9] (1419:1419:1419) (1671:1671:1671))
        (PORT d[10] (1642:1642:1642) (1948:1948:1948))
        (PORT d[11] (1166:1166:1166) (1367:1367:1367))
        (PORT d[12] (1487:1487:1487) (1714:1714:1714))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1317:1317:1317))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (1484:1484:1484) (1622:1622:1622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1764:1764:1764) (2085:2085:2085))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (2248:2248:2248))
        (PORT d[1] (1565:1565:1565) (1856:1856:1856))
        (PORT d[2] (1547:1547:1547) (1825:1825:1825))
        (PORT d[3] (1975:1975:1975) (2311:2311:2311))
        (PORT d[4] (1930:1930:1930) (2260:2260:2260))
        (PORT d[5] (1500:1500:1500) (1758:1758:1758))
        (PORT d[6] (1713:1713:1713) (1941:1941:1941))
        (PORT d[7] (1661:1661:1661) (1903:1903:1903))
        (PORT d[8] (1281:1281:1281) (1465:1465:1465))
        (PORT d[9] (1249:1249:1249) (1463:1463:1463))
        (PORT d[10] (1308:1308:1308) (1529:1529:1529))
        (PORT d[11] (1453:1453:1453) (1730:1730:1730))
        (PORT d[12] (1281:1281:1281) (1481:1481:1481))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1147:1147:1147) (1260:1260:1260))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (PORT d[0] (1495:1495:1495) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (892:892:892))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (981:981:981))
        (PORT datab (1762:1762:1762) (1957:1957:1957))
        (PORT datac (1223:1223:1223) (1379:1379:1379))
        (PORT datad (412:412:412) (495:495:495))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1309:1309:1309))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1141:1141:1141))
        (PORT d[1] (1044:1044:1044) (1225:1225:1225))
        (PORT d[2] (959:959:959) (1115:1115:1115))
        (PORT d[3] (1013:1013:1013) (1203:1203:1203))
        (PORT d[4] (1016:1016:1016) (1199:1199:1199))
        (PORT d[5] (945:945:945) (1100:1100:1100))
        (PORT d[6] (918:918:918) (1070:1070:1070))
        (PORT d[7] (1059:1059:1059) (1215:1215:1215))
        (PORT d[8] (1254:1254:1254) (1442:1442:1442))
        (PORT d[9] (910:910:910) (1056:1056:1056))
        (PORT d[10] (897:897:897) (1045:1045:1045))
        (PORT d[11] (901:901:901) (1043:1043:1043))
        (PORT d[12] (941:941:941) (1083:1083:1083))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1029:1029:1029))
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (PORT d[0] (1286:1286:1286) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1329:1329:1329) (1554:1554:1554))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1998:1998:1998))
        (PORT d[1] (1347:1347:1347) (1611:1611:1611))
        (PORT d[2] (1293:1293:1293) (1523:1523:1523))
        (PORT d[3] (1703:1703:1703) (1960:1960:1960))
        (PORT d[4] (1852:1852:1852) (2156:2156:2156))
        (PORT d[5] (1617:1617:1617) (1867:1867:1867))
        (PORT d[6] (2007:2007:2007) (2347:2347:2347))
        (PORT d[7] (1219:1219:1219) (1422:1422:1422))
        (PORT d[8] (1691:1691:1691) (1991:1991:1991))
        (PORT d[9] (1770:1770:1770) (2073:2073:2073))
        (PORT d[10] (1803:1803:1803) (2136:2136:2136))
        (PORT d[11] (1508:1508:1508) (1762:1762:1762))
        (PORT d[12] (1528:1528:1528) (1781:1781:1781))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1358:1358:1358))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (PORT d[0] (1553:1553:1553) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (819:819:819) (834:834:834))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (820:820:820) (835:835:835))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (863:863:863))
        (PORT datab (1366:1366:1366) (1558:1558:1558))
        (PORT datac (796:796:796) (954:954:954))
        (PORT datad (408:408:408) (490:490:490))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (498:498:498))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (159:159:159) (191:191:191))
        (PORT datad (388:388:388) (477:477:477))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (608:608:608) (699:699:699))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (595:595:595) (709:709:709))
        (PORT d[1] (667:667:667) (796:796:796))
        (PORT d[2] (635:635:635) (755:755:755))
        (PORT d[3] (635:635:635) (766:766:766))
        (PORT d[4] (623:623:623) (744:744:744))
        (PORT d[5] (611:611:611) (718:718:718))
        (PORT d[6] (557:557:557) (658:658:658))
        (PORT d[7] (1009:1009:1009) (1157:1157:1157))
        (PORT d[8] (538:538:538) (626:626:626))
        (PORT d[9] (515:515:515) (592:592:592))
        (PORT d[10] (564:564:564) (669:669:669))
        (PORT d[11] (531:531:531) (614:614:614))
        (PORT d[12] (543:543:543) (629:629:629))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (675:675:675) (720:720:720))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT d[0] (961:961:961) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1952:1952:1952))
        (PORT clk (1380:1380:1380) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1009:1009:1009) (1165:1165:1165))
        (PORT d[1] (1165:1165:1165) (1393:1393:1393))
        (PORT d[2] (1025:1025:1025) (1175:1175:1175))
        (PORT d[3] (935:935:935) (1073:1073:1073))
        (PORT d[4] (1075:1075:1075) (1235:1235:1235))
        (PORT d[5] (1475:1475:1475) (1700:1700:1700))
        (PORT d[6] (1040:1040:1040) (1196:1196:1196))
        (PORT d[7] (982:982:982) (1111:1111:1111))
        (PORT d[8] (983:983:983) (1111:1111:1111))
        (PORT d[9] (981:981:981) (1117:1117:1117))
        (PORT d[10] (983:983:983) (1124:1124:1124))
        (PORT d[11] (1164:1164:1164) (1323:1323:1323))
        (PORT d[12] (976:976:976) (1098:1098:1098))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (985:985:985) (1050:1050:1050))
        (PORT clk (1378:1378:1378) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1404:1404:1404))
        (PORT d[0] (1090:1090:1090) (1152:1152:1152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (900:900:900) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (546:546:546))
        (PORT datab (747:747:747) (852:852:852))
        (PORT datac (796:796:796) (954:954:954))
        (PORT datad (409:409:409) (491:491:491))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2333:2333:2333))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1354:1354:1354))
        (PORT d[1] (1012:1012:1012) (1191:1191:1191))
        (PORT d[2] (979:979:979) (1127:1127:1127))
        (PORT d[3] (1278:1278:1278) (1499:1499:1499))
        (PORT d[4] (942:942:942) (1102:1102:1102))
        (PORT d[5] (962:962:962) (1118:1118:1118))
        (PORT d[6] (914:914:914) (1065:1065:1065))
        (PORT d[7] (937:937:937) (1085:1085:1085))
        (PORT d[8] (1058:1058:1058) (1214:1214:1214))
        (PORT d[9] (908:908:908) (1065:1065:1065))
        (PORT d[10] (1401:1401:1401) (1665:1665:1665))
        (PORT d[11] (913:913:913) (1054:1054:1054))
        (PORT d[12] (965:965:965) (1138:1138:1138))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1239:1239:1239))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (1408:1408:1408) (1536:1536:1536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1543:1543:1543) (1806:1806:1806))
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1599:1599:1599))
        (PORT d[1] (1100:1100:1100) (1257:1257:1257))
        (PORT d[2] (1023:1023:1023) (1172:1172:1172))
        (PORT d[3] (1143:1143:1143) (1311:1311:1311))
        (PORT d[4] (1080:1080:1080) (1242:1242:1242))
        (PORT d[5] (1308:1308:1308) (1513:1513:1513))
        (PORT d[6] (1022:1022:1022) (1173:1173:1173))
        (PORT d[7] (976:976:976) (1108:1108:1108))
        (PORT d[8] (965:965:965) (1092:1092:1092))
        (PORT d[9] (918:918:918) (1038:1038:1038))
        (PORT d[10] (927:927:927) (1047:1047:1047))
        (PORT d[11] (1160:1160:1160) (1331:1331:1331))
        (PORT d[12] (975:975:975) (1097:1097:1097))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (933:933:933) (1004:1004:1004))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (PORT d[0] (1084:1084:1084) (1142:1142:1142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (911:911:911) (929:929:929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (930:930:930))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1115:1115:1115) (1311:1311:1311))
        (PORT datab (599:599:599) (689:689:689))
        (PORT datac (795:795:795) (953:953:953))
        (PORT datad (405:405:405) (486:486:486))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2751:2751:2751))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1998:1998:1998))
        (PORT d[1] (1758:1758:1758) (2085:2085:2085))
        (PORT d[2] (1353:1353:1353) (1555:1555:1555))
        (PORT d[3] (1548:1548:1548) (1796:1796:1796))
        (PORT d[4] (1447:1447:1447) (1671:1671:1671))
        (PORT d[5] (1303:1303:1303) (1517:1517:1517))
        (PORT d[6] (1255:1255:1255) (1446:1446:1446))
        (PORT d[7] (1479:1479:1479) (1706:1706:1706))
        (PORT d[8] (1488:1488:1488) (1725:1725:1725))
        (PORT d[9] (1397:1397:1397) (1610:1610:1610))
        (PORT d[10] (1548:1548:1548) (1831:1831:1831))
        (PORT d[11] (1210:1210:1210) (1416:1416:1416))
        (PORT d[12] (1178:1178:1178) (1380:1380:1380))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1475:1475:1475))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (1334:1334:1334) (1455:1455:1455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2283:2283:2283))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2184:2184:2184))
        (PORT d[1] (1677:1677:1677) (1975:1975:1975))
        (PORT d[2] (1579:1579:1579) (1874:1874:1874))
        (PORT d[3] (1865:1865:1865) (2188:2188:2188))
        (PORT d[4] (1302:1302:1302) (1480:1480:1480))
        (PORT d[5] (1131:1131:1131) (1321:1321:1321))
        (PORT d[6] (1355:1355:1355) (1534:1534:1534))
        (PORT d[7] (1276:1276:1276) (1413:1413:1413))
        (PORT d[8] (1203:1203:1203) (1407:1407:1407))
        (PORT d[9] (1071:1071:1071) (1257:1257:1257))
        (PORT d[10] (1442:1442:1442) (1725:1725:1725))
        (PORT d[11] (1432:1432:1432) (1665:1665:1665))
        (PORT d[12] (1105:1105:1105) (1290:1290:1290))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1072:1072:1072) (1195:1195:1195))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (1245:1245:1245) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (895:895:895) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1455:1455:1455) (1642:1642:1642))
        (PORT datab (901:901:901) (1020:1020:1020))
        (PORT datac (794:794:794) (952:952:952))
        (PORT datad (400:400:400) (481:481:481))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (88:88:88) (109:109:109))
        (PORT datad (386:386:386) (472:472:472))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (499:499:499))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2076:2076:2076))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1377:1377:1377))
        (PORT d[1] (1136:1136:1136) (1300:1300:1300))
        (PORT d[2] (1369:1369:1369) (1572:1572:1572))
        (PORT d[3] (1297:1297:1297) (1500:1500:1500))
        (PORT d[4] (1287:1287:1287) (1486:1486:1486))
        (PORT d[5] (1339:1339:1339) (1587:1587:1587))
        (PORT d[6] (1448:1448:1448) (1654:1654:1654))
        (PORT d[7] (1186:1186:1186) (1348:1348:1348))
        (PORT d[8] (1450:1450:1450) (1657:1657:1657))
        (PORT d[9] (1328:1328:1328) (1516:1516:1516))
        (PORT d[10] (1429:1429:1429) (1706:1706:1706))
        (PORT d[11] (1072:1072:1072) (1257:1257:1257))
        (PORT d[12] (1155:1155:1155) (1305:1305:1305))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (994:994:994) (1094:1094:1094))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1382:1382:1382))
        (PORT d[0] (1249:1249:1249) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (876:876:876) (893:893:893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (877:877:877) (894:894:894))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1735:1735:1735))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1728:1728:1728))
        (PORT d[1] (1338:1338:1338) (1592:1592:1592))
        (PORT d[2] (1497:1497:1497) (1763:1763:1763))
        (PORT d[3] (1987:1987:1987) (2318:2318:2318))
        (PORT d[4] (1965:1965:1965) (2308:2308:2308))
        (PORT d[5] (1734:1734:1734) (2034:2034:2034))
        (PORT d[6] (1788:1788:1788) (2080:2080:2080))
        (PORT d[7] (1521:1521:1521) (1724:1724:1724))
        (PORT d[8] (1429:1429:1429) (1682:1682:1682))
        (PORT d[9] (1367:1367:1367) (1598:1598:1598))
        (PORT d[10] (1477:1477:1477) (1673:1673:1673))
        (PORT d[11] (1574:1574:1574) (1807:1807:1807))
        (PORT d[12] (1282:1282:1282) (1492:1492:1492))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1271:1271:1271))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (1355:1355:1355) (1454:1454:1454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (844:844:844) (860:860:860))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (704:704:704))
        (PORT datac (971:971:971) (1118:1118:1118))
        (PORT datad (1047:1047:1047) (1221:1221:1221))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2478:2478:2478))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (2009:2009:2009))
        (PORT d[1] (1277:1277:1277) (1431:1431:1431))
        (PORT d[2] (1623:1623:1623) (1906:1906:1906))
        (PORT d[3] (2225:2225:2225) (2590:2590:2590))
        (PORT d[4] (1472:1472:1472) (1674:1674:1674))
        (PORT d[5] (1747:1747:1747) (2046:2046:2046))
        (PORT d[6] (1492:1492:1492) (1686:1686:1686))
        (PORT d[7] (1301:1301:1301) (1444:1444:1444))
        (PORT d[8] (1320:1320:1320) (1490:1490:1490))
        (PORT d[9] (1260:1260:1260) (1473:1473:1473))
        (PORT d[10] (1268:1268:1268) (1527:1527:1527))
        (PORT d[11] (1227:1227:1227) (1431:1431:1431))
        (PORT d[12] (1283:1283:1283) (1489:1489:1489))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1047:1047:1047) (1164:1164:1164))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (1375:1375:1375) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2353:2353:2353))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1945:1945:1945) (2277:2277:2277))
        (PORT d[1] (1802:1802:1802) (2147:2147:2147))
        (PORT d[2] (2128:2128:2128) (2442:2442:2442))
        (PORT d[3] (1997:1997:1997) (2329:2329:2329))
        (PORT d[4] (2359:2359:2359) (2763:2763:2763))
        (PORT d[5] (1776:1776:1776) (2095:2095:2095))
        (PORT d[6] (2028:2028:2028) (2294:2294:2294))
        (PORT d[7] (1669:1669:1669) (1923:1923:1923))
        (PORT d[8] (1635:1635:1635) (1916:1916:1916))
        (PORT d[9] (1497:1497:1497) (1749:1749:1749))
        (PORT d[10] (1505:1505:1505) (1794:1794:1794))
        (PORT d[11] (1246:1246:1246) (1475:1475:1475))
        (PORT d[12] (1522:1522:1522) (1767:1767:1767))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1310:1310:1310))
        (PORT clk (1301:1301:1301) (1325:1325:1325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1327:1327:1327))
        (PORT d[0] (1507:1507:1507) (1638:1638:1638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (839:839:839))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1218:1218:1218))
        (PORT datab (914:914:914) (1067:1067:1067))
        (PORT datac (1100:1100:1100) (1292:1292:1292))
        (PORT datad (781:781:781) (910:910:910))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2171:2171:2171) (2551:2551:2551))
        (PORT clk (1315:1315:1315) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1606:1606:1606))
        (PORT d[1] (1604:1604:1604) (1920:1920:1920))
        (PORT d[2] (1341:1341:1341) (1537:1537:1537))
        (PORT d[3] (1378:1378:1378) (1601:1601:1601))
        (PORT d[4] (1306:1306:1306) (1517:1517:1517))
        (PORT d[5] (1283:1283:1283) (1486:1486:1486))
        (PORT d[6] (1260:1260:1260) (1454:1454:1454))
        (PORT d[7] (1309:1309:1309) (1513:1513:1513))
        (PORT d[8] (1605:1605:1605) (1865:1865:1865))
        (PORT d[9] (1407:1407:1407) (1628:1628:1628))
        (PORT d[10] (1517:1517:1517) (1796:1796:1796))
        (PORT d[11] (1226:1226:1226) (1434:1434:1434))
        (PORT d[12] (1161:1161:1161) (1359:1359:1359))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1339:1339:1339))
        (PORT clk (1313:1313:1313) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1339:1339:1339))
        (PORT d[0] (1203:1203:1203) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (835:835:835) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (1122:1122:1122))
        (PORT datab (790:790:790) (927:927:927))
        (PORT datac (1106:1106:1106) (1250:1250:1250))
        (PORT datad (1025:1025:1025) (1194:1194:1194))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (1029:1029:1029))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (845:845:845) (1025:1025:1025))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (503:503:503))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (430:430:430) (489:489:489))
        (PORT datad (105:105:105) (122:122:122))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (502:502:502))
        (PORT datab (648:648:648) (746:746:746))
        (PORT datac (350:350:350) (419:419:419))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2533:2533:2533))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1564:1564:1564))
        (PORT d[1] (1550:1550:1550) (1848:1848:1848))
        (PORT d[2] (1673:1673:1673) (1974:1974:1974))
        (PORT d[3] (1530:1530:1530) (1769:1769:1769))
        (PORT d[4] (1319:1319:1319) (1523:1523:1523))
        (PORT d[5] (1144:1144:1144) (1330:1330:1330))
        (PORT d[6] (1398:1398:1398) (1610:1610:1610))
        (PORT d[7] (1310:1310:1310) (1533:1533:1533))
        (PORT d[8] (1808:1808:1808) (2105:2105:2105))
        (PORT d[9] (1425:1425:1425) (1671:1671:1671))
        (PORT d[10] (1397:1397:1397) (1655:1655:1655))
        (PORT d[11] (1175:1175:1175) (1387:1387:1387))
        (PORT d[12] (1170:1170:1170) (1386:1386:1386))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1029:1029:1029) (1134:1134:1134))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (1367:1367:1367) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (860:860:860) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2279:2279:2279))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1335:1335:1335) (1539:1539:1539))
        (PORT d[1] (1296:1296:1296) (1477:1477:1477))
        (PORT d[2] (1588:1588:1588) (1831:1831:1831))
        (PORT d[3] (1307:1307:1307) (1506:1506:1506))
        (PORT d[4] (1475:1475:1475) (1705:1705:1705))
        (PORT d[5] (1510:1510:1510) (1779:1779:1779))
        (PORT d[6] (1639:1639:1639) (1874:1874:1874))
        (PORT d[7] (1530:1530:1530) (1743:1743:1743))
        (PORT d[8] (1468:1468:1468) (1683:1683:1683))
        (PORT d[9] (1521:1521:1521) (1740:1740:1740))
        (PORT d[10] (1429:1429:1429) (1708:1708:1708))
        (PORT d[11] (1248:1248:1248) (1454:1454:1454))
        (PORT d[12] (1379:1379:1379) (1618:1618:1618))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1347:1347:1347))
        (PORT clk (1333:1333:1333) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1359:1359:1359))
        (PORT d[0] (1269:1269:1269) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (855:855:855) (870:870:870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (856:856:856) (871:871:871))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1253:1253:1253))
        (PORT datab (1005:1005:1005) (1211:1211:1211))
        (PORT datac (856:856:856) (987:987:987))
        (PORT datad (790:790:790) (898:898:898))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1713:1713:1713) (2002:2002:2002))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1199:1199:1199))
        (PORT d[1] (941:941:941) (1078:1078:1078))
        (PORT d[2] (822:822:822) (936:936:936))
        (PORT d[3] (798:798:798) (927:927:927))
        (PORT d[4] (752:752:752) (854:854:854))
        (PORT d[5] (1524:1524:1524) (1794:1794:1794))
        (PORT d[6] (828:828:828) (955:955:955))
        (PORT d[7] (817:817:817) (928:928:928))
        (PORT d[8] (841:841:841) (968:968:968))
        (PORT d[9] (783:783:783) (897:897:897))
        (PORT d[10] (954:954:954) (1087:1087:1087))
        (PORT d[11] (819:819:819) (935:935:935))
        (PORT d[12] (808:808:808) (916:916:916))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (812:812:812) (872:872:872))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (909:909:909) (945:945:945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1920:1920:1920) (2260:2260:2260))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1507:1507:1507) (1730:1730:1730))
        (PORT d[1] (1525:1525:1525) (1817:1817:1817))
        (PORT d[2] (1211:1211:1211) (1395:1395:1395))
        (PORT d[3] (1203:1203:1203) (1401:1401:1401))
        (PORT d[4] (1278:1278:1278) (1480:1480:1480))
        (PORT d[5] (1684:1684:1684) (1967:1967:1967))
        (PORT d[6] (1293:1293:1293) (1482:1482:1482))
        (PORT d[7] (1172:1172:1172) (1329:1329:1329))
        (PORT d[8] (1200:1200:1200) (1369:1369:1369))
        (PORT d[9] (1304:1304:1304) (1486:1486:1486))
        (PORT d[10] (1117:1117:1117) (1319:1319:1319))
        (PORT d[11] (1234:1234:1234) (1460:1460:1460))
        (PORT d[12] (1155:1155:1155) (1304:1304:1304))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1097:1097:1097) (1178:1178:1178))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (1287:1287:1287) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (549:549:549))
        (PORT datab (1003:1003:1003) (1209:1209:1209))
        (PORT datac (630:630:630) (726:726:726))
        (PORT datad (1047:1047:1047) (1221:1221:1221))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (2098:2098:2098))
        (PORT clk (1347:1347:1347) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1877:1877:1877))
        (PORT d[1] (1911:1911:1911) (2260:2260:2260))
        (PORT d[2] (1412:1412:1412) (1632:1632:1632))
        (PORT d[3] (1438:1438:1438) (1647:1647:1647))
        (PORT d[4] (1457:1457:1457) (1683:1683:1683))
        (PORT d[5] (1494:1494:1494) (1757:1757:1757))
        (PORT d[6] (1494:1494:1494) (1714:1714:1714))
        (PORT d[7] (1375:1375:1375) (1572:1572:1572))
        (PORT d[8] (1485:1485:1485) (1726:1726:1726))
        (PORT d[9] (1340:1340:1340) (1533:1533:1533))
        (PORT d[10] (1263:1263:1263) (1509:1509:1509))
        (PORT d[11] (1203:1203:1203) (1424:1424:1424))
        (PORT d[12] (1276:1276:1276) (1484:1484:1484))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1070:1070:1070))
        (PORT clk (1345:1345:1345) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1371:1371:1371))
        (PORT d[0] (1382:1382:1382) (1490:1490:1490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (867:867:867) (882:882:882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (883:883:883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (868:868:868) (883:883:883))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2566:2566:2566))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (821:821:821) (984:984:984))
        (PORT d[1] (1011:1011:1011) (1187:1187:1187))
        (PORT d[2] (803:803:803) (928:928:928))
        (PORT d[3] (1310:1310:1310) (1537:1537:1537))
        (PORT d[4] (902:902:902) (1053:1053:1053))
        (PORT d[5] (819:819:819) (966:966:966))
        (PORT d[6] (749:749:749) (875:875:875))
        (PORT d[7] (926:926:926) (1075:1075:1075))
        (PORT d[8] (903:903:903) (1043:1043:1043))
        (PORT d[9] (877:877:877) (1026:1026:1026))
        (PORT d[10] (889:889:889) (1035:1035:1035))
        (PORT d[11] (883:883:883) (1017:1017:1017))
        (PORT d[12] (961:961:961) (1125:1125:1125))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1205:1205:1205))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1194:1194:1194) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (898:898:898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (883:883:883) (899:899:899))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (919:919:919))
        (PORT datab (1001:1001:1001) (1206:1206:1206))
        (PORT datac (733:733:733) (816:816:816))
        (PORT datad (1046:1046:1046) (1221:1221:1221))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1901:1901:1901))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2347:2347:2347))
        (PORT d[1] (1653:1653:1653) (1951:1951:1951))
        (PORT d[2] (1754:1754:1754) (2068:2068:2068))
        (PORT d[3] (1736:1736:1736) (2011:2011:2011))
        (PORT d[4] (1752:1752:1752) (2065:2065:2065))
        (PORT d[5] (1965:1965:1965) (2300:2300:2300))
        (PORT d[6] (2405:2405:2405) (2826:2826:2826))
        (PORT d[7] (1693:1693:1693) (1972:1972:1972))
        (PORT d[8] (1777:1777:1777) (2070:2070:2070))
        (PORT d[9] (1462:1462:1462) (1718:1718:1718))
        (PORT d[10] (1629:1629:1629) (1938:1938:1938))
        (PORT d[11] (1255:1255:1255) (1470:1470:1470))
        (PORT d[12] (1316:1316:1316) (1518:1518:1518))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1279:1279:1279))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT d[0] (1496:1496:1496) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (2069:2069:2069))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (1135:1135:1135))
        (PORT d[1] (948:948:948) (1086:1086:1086))
        (PORT d[2] (1044:1044:1044) (1205:1205:1205))
        (PORT d[3] (947:947:947) (1096:1096:1096))
        (PORT d[4] (1083:1083:1083) (1247:1247:1247))
        (PORT d[5] (1334:1334:1334) (1577:1577:1577))
        (PORT d[6] (1123:1123:1123) (1283:1283:1283))
        (PORT d[7] (1002:1002:1002) (1142:1142:1142))
        (PORT d[8] (1022:1022:1022) (1170:1170:1170))
        (PORT d[9] (978:978:978) (1122:1122:1122))
        (PORT d[10] (1242:1242:1242) (1491:1491:1491))
        (PORT d[11] (949:949:949) (1084:1084:1084))
        (PORT d[12] (989:989:989) (1122:1122:1122))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1073:1073:1073))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (1223:1223:1223) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1251:1251:1251))
        (PORT datab (1338:1338:1338) (1528:1528:1528))
        (PORT datac (420:420:420) (477:477:477))
        (PORT datad (966:966:966) (1160:1160:1160))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (711:711:711) (836:836:836))
        (PORT datad (677:677:677) (795:795:795))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1930:1930:1930) (2268:2268:2268))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (2241:2241:2241))
        (PORT d[1] (1484:1484:1484) (1754:1754:1754))
        (PORT d[2] (1277:1277:1277) (1511:1511:1511))
        (PORT d[3] (1855:1855:1855) (2182:2182:2182))
        (PORT d[4] (1455:1455:1455) (1733:1733:1733))
        (PORT d[5] (1240:1240:1240) (1443:1443:1443))
        (PORT d[6] (1537:1537:1537) (1743:1743:1743))
        (PORT d[7] (1470:1470:1470) (1634:1634:1634))
        (PORT d[8] (1238:1238:1238) (1414:1414:1414))
        (PORT d[9] (1223:1223:1223) (1438:1438:1438))
        (PORT d[10] (1405:1405:1405) (1629:1629:1629))
        (PORT d[11] (1371:1371:1371) (1595:1595:1595))
        (PORT d[12] (1100:1100:1100) (1280:1280:1280))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1331:1331:1331))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (1290:1290:1290) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (892:892:892) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2740:2740:2740))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1352:1352:1352))
        (PORT d[1] (1460:1460:1460) (1741:1741:1741))
        (PORT d[2] (1314:1314:1314) (1555:1555:1555))
        (PORT d[3] (1346:1346:1346) (1565:1565:1565))
        (PORT d[4] (1414:1414:1414) (1624:1624:1624))
        (PORT d[5] (1245:1245:1245) (1445:1445:1445))
        (PORT d[6] (1587:1587:1587) (1833:1833:1833))
        (PORT d[7] (1402:1402:1402) (1628:1628:1628))
        (PORT d[8] (1173:1173:1173) (1338:1338:1338))
        (PORT d[9] (1255:1255:1255) (1471:1471:1471))
        (PORT d[10] (1431:1431:1431) (1702:1702:1702))
        (PORT d[11] (994:994:994) (1178:1178:1178))
        (PORT d[12] (1242:1242:1242) (1413:1413:1413))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1345:1345:1345))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (1337:1337:1337) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1521:1521:1521))
        (PORT datab (1000:1000:1000) (1205:1205:1205))
        (PORT datac (689:689:689) (791:791:791))
        (PORT datad (1046:1046:1046) (1220:1220:1220))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1777:1777:1777) (2100:2100:2100))
        (PORT clk (1368:1368:1368) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (986:986:986) (1144:1144:1144))
        (PORT d[1] (1259:1259:1259) (1438:1438:1438))
        (PORT d[2] (1204:1204:1204) (1384:1384:1384))
        (PORT d[3] (951:951:951) (1089:1089:1089))
        (PORT d[4] (1114:1114:1114) (1292:1292:1292))
        (PORT d[5] (1174:1174:1174) (1396:1396:1396))
        (PORT d[6] (1143:1143:1143) (1305:1305:1305))
        (PORT d[7] (1175:1175:1175) (1341:1341:1341))
        (PORT d[8] (1436:1436:1436) (1640:1640:1640))
        (PORT d[9] (1127:1127:1127) (1285:1285:1285))
        (PORT d[10] (1285:1285:1285) (1540:1540:1540))
        (PORT d[11] (1058:1058:1058) (1239:1239:1239))
        (PORT d[12] (1114:1114:1114) (1256:1256:1256))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1260:1260:1260))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1393:1393:1393))
        (PORT d[0] (1151:1151:1151) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (905:905:905))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2304:2304:2304))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2212:2212:2212))
        (PORT d[1] (1493:1493:1493) (1764:1764:1764))
        (PORT d[2] (1366:1366:1366) (1606:1606:1606))
        (PORT d[3] (2022:2022:2022) (2367:2367:2367))
        (PORT d[4] (1595:1595:1595) (1886:1886:1886))
        (PORT d[5] (1138:1138:1138) (1331:1331:1331))
        (PORT d[6] (1526:1526:1526) (1729:1729:1729))
        (PORT d[7] (1283:1283:1283) (1421:1421:1421))
        (PORT d[8] (1423:1423:1423) (1626:1626:1626))
        (PORT d[9] (1029:1029:1029) (1215:1215:1215))
        (PORT d[10] (1452:1452:1452) (1735:1735:1735))
        (PORT d[11] (1436:1436:1436) (1667:1667:1667))
        (PORT d[12] (1071:1071:1071) (1239:1239:1239))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1193:1193:1193))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT d[0] (1296:1296:1296) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (912:912:912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (913:913:913))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (665:665:665))
        (PORT datab (1288:1288:1288) (1459:1459:1459))
        (PORT datac (976:976:976) (1169:1169:1169))
        (PORT datad (972:972:972) (1129:1129:1129))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (528:528:528))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (677:677:677) (795:795:795))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (496:496:496))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1937:1937:1937))
        (PORT datab (2451:2451:2451) (2789:2789:2789))
        (PORT datac (2087:2087:2087) (2397:2397:2397))
        (PORT datad (2381:2381:2381) (2732:2732:2732))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2289:2289:2289) (2643:2643:2643))
        (PORT clk (1342:1342:1342) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (2074:2074:2074))
        (PORT d[1] (1621:1621:1621) (1937:1937:1937))
        (PORT d[2] (1778:1778:1778) (2106:2106:2106))
        (PORT d[3] (2021:2021:2021) (2361:2361:2361))
        (PORT d[4] (2160:2160:2160) (2535:2535:2535))
        (PORT d[5] (1710:1710:1710) (1993:1993:1993))
        (PORT d[6] (1702:1702:1702) (1927:1927:1927))
        (PORT d[7] (1498:1498:1498) (1728:1728:1728))
        (PORT d[8] (1449:1449:1449) (1702:1702:1702))
        (PORT d[9] (1274:1274:1274) (1494:1494:1494))
        (PORT d[10] (1276:1276:1276) (1540:1540:1540))
        (PORT d[11] (1235:1235:1235) (1459:1459:1459))
        (PORT d[12] (1305:1305:1305) (1514:1514:1514))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1295:1295:1295) (1452:1452:1452))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1367:1367:1367))
        (PORT d[0] (1336:1336:1336) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (878:878:878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (863:863:863) (879:879:879))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (824:824:824) (962:962:962))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1163:1163:1163))
        (PORT d[1] (1521:1521:1521) (1815:1815:1815))
        (PORT d[2] (1326:1326:1326) (1581:1581:1581))
        (PORT d[3] (1190:1190:1190) (1388:1388:1388))
        (PORT d[4] (968:968:968) (1118:1118:1118))
        (PORT d[5] (787:787:787) (905:905:905))
        (PORT d[6] (1775:1775:1775) (2048:2048:2048))
        (PORT d[7] (1321:1321:1321) (1549:1549:1549))
        (PORT d[8] (1184:1184:1184) (1356:1356:1356))
        (PORT d[9] (1074:1074:1074) (1239:1239:1239))
        (PORT d[10] (1404:1404:1404) (1676:1676:1676))
        (PORT d[11] (961:961:961) (1139:1139:1139))
        (PORT d[12] (1219:1219:1219) (1383:1383:1383))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1060:1060:1060) (1184:1184:1184))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (1290:1290:1290) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (899:899:899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (882:882:882) (900:900:900))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1223:1223:1223))
        (PORT datab (864:864:864) (1048:1048:1048))
        (PORT datac (1116:1116:1116) (1263:1263:1263))
        (PORT datad (775:775:775) (883:883:883))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2169:2169:2169) (2523:2523:2523))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1737:1737:1737) (2023:2023:2023))
        (PORT d[1] (1615:1615:1615) (1929:1929:1929))
        (PORT d[2] (1584:1584:1584) (1883:1883:1883))
        (PORT d[3] (2073:2073:2073) (2424:2424:2424))
        (PORT d[4] (2001:2001:2001) (2351:2351:2351))
        (PORT d[5] (1744:1744:1744) (2038:2038:2038))
        (PORT d[6] (1335:1335:1335) (1505:1505:1505))
        (PORT d[7] (1449:1449:1449) (1667:1667:1667))
        (PORT d[8] (1584:1584:1584) (1851:1851:1851))
        (PORT d[9] (1255:1255:1255) (1473:1473:1473))
        (PORT d[10] (1271:1271:1271) (1531:1531:1531))
        (PORT d[11] (1245:1245:1245) (1489:1489:1489))
        (PORT d[12] (1151:1151:1151) (1351:1351:1351))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1299:1299:1299))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (1269:1269:1269) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (885:885:885) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2419:2419:2419))
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1712:1712:1712))
        (PORT d[1] (1208:1208:1208) (1448:1448:1448))
        (PORT d[2] (1504:1504:1504) (1768:1768:1768))
        (PORT d[3] (1838:1838:1838) (2150:2150:2150))
        (PORT d[4] (1372:1372:1372) (1620:1620:1620))
        (PORT d[5] (1784:1784:1784) (2050:2050:2050))
        (PORT d[6] (1612:1612:1612) (1882:1882:1882))
        (PORT d[7] (1347:1347:1347) (1527:1527:1527))
        (PORT d[8] (1540:1540:1540) (1735:1735:1735))
        (PORT d[9] (1355:1355:1355) (1587:1587:1587))
        (PORT d[10] (1307:1307:1307) (1487:1487:1487))
        (PORT d[11] (1441:1441:1441) (1653:1653:1653))
        (PORT d[12] (1326:1326:1326) (1495:1495:1495))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1182:1182:1182))
        (PORT clk (1349:1349:1349) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (PORT d[0] (1412:1412:1412) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (886:886:886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (887:887:887))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1223:1223:1223))
        (PORT datab (786:786:786) (918:918:918))
        (PORT datac (847:847:847) (1027:1027:1027))
        (PORT datad (803:803:803) (930:930:930))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (888:888:888) (1026:1026:1026))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (778:778:778) (906:906:906))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2743:2743:2743))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2341:2341:2341))
        (PORT d[1] (1805:1805:1805) (2149:2149:2149))
        (PORT d[2] (1777:1777:1777) (2109:2109:2109))
        (PORT d[3] (1996:1996:1996) (2332:2332:2332))
        (PORT d[4] (2333:2333:2333) (2729:2729:2729))
        (PORT d[5] (1615:1615:1615) (1916:1916:1916))
        (PORT d[6] (2216:2216:2216) (2506:2506:2506))
        (PORT d[7] (1720:1720:1720) (1998:1998:1998))
        (PORT d[8] (1642:1642:1642) (1922:1922:1922))
        (PORT d[9] (1481:1481:1481) (1735:1735:1735))
        (PORT d[10] (1525:1525:1525) (1818:1818:1818))
        (PORT d[11] (1435:1435:1435) (1666:1666:1666))
        (PORT d[12] (1530:1530:1530) (1785:1785:1785))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1378:1378:1378))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (PORT d[0] (1542:1542:1542) (1705:1705:1705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (852:852:852))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (853:853:853))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2757:2757:2757))
        (PORT clk (1328:1328:1328) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2340:2340:2340))
        (PORT d[1] (1808:1808:1808) (2152:2152:2152))
        (PORT d[2] (2005:2005:2005) (2302:2302:2302))
        (PORT d[3] (1802:1802:1802) (2105:2105:2105))
        (PORT d[4] (2365:2365:2365) (2769:2769:2769))
        (PORT d[5] (1591:1591:1591) (1881:1881:1881))
        (PORT d[6] (2223:2223:2223) (2513:2513:2513))
        (PORT d[7] (1701:1701:1701) (1967:1967:1967))
        (PORT d[8] (1801:1801:1801) (2099:2099:2099))
        (PORT d[9] (1471:1471:1471) (1729:1729:1729))
        (PORT d[10] (1527:1527:1527) (1814:1814:1814))
        (PORT d[11] (1448:1448:1448) (1680:1680:1680))
        (PORT d[12] (1379:1379:1379) (1612:1612:1612))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1323:1323:1323) (1477:1477:1477))
        (PORT clk (1326:1326:1326) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1352:1352:1352))
        (PORT d[0] (1435:1435:1435) (1584:1584:1584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (848:848:848) (863:863:863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (849:849:849) (864:864:864))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1213:1213:1213))
        (PORT datab (1116:1116:1116) (1311:1311:1311))
        (PORT datac (1161:1161:1161) (1368:1368:1368))
        (PORT datad (786:786:786) (915:915:915))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (839:839:839) (984:984:984))
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1179:1179:1179))
        (PORT d[1] (1615:1615:1615) (1912:1912:1912))
        (PORT d[2] (1517:1517:1517) (1798:1798:1798))
        (PORT d[3] (1025:1025:1025) (1201:1201:1201))
        (PORT d[4] (1250:1250:1250) (1434:1434:1434))
        (PORT d[5] (1256:1256:1256) (1458:1458:1458))
        (PORT d[6] (1755:1755:1755) (2021:2021:2021))
        (PORT d[7] (1403:1403:1403) (1637:1637:1637))
        (PORT d[8] (1336:1336:1336) (1529:1529:1529))
        (PORT d[9] (1249:1249:1249) (1464:1464:1464))
        (PORT d[10] (1260:1260:1260) (1517:1517:1517))
        (PORT d[11] (975:975:975) (1155:1155:1155))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1340:1340:1340))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (PORT d[0] (1458:1458:1458) (1598:1598:1598))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2596:2596:2596) (3016:3016:3016))
        (PORT clk (1341:1341:1341) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1759:1759:1759) (2071:2071:2071))
        (PORT d[1] (1922:1922:1922) (2274:2274:2274))
        (PORT d[2] (1737:1737:1737) (2056:2056:2056))
        (PORT d[3] (1880:1880:1880) (2190:2190:2190))
        (PORT d[4] (2300:2300:2300) (2684:2684:2684))
        (PORT d[5] (1510:1510:1510) (1777:1777:1777))
        (PORT d[6] (1856:1856:1856) (2126:2126:2126))
        (PORT d[7] (1633:1633:1633) (1860:1860:1860))
        (PORT d[8] (1639:1639:1639) (1878:1878:1878))
        (PORT d[9] (1711:1711:1711) (2004:2004:2004))
        (PORT d[10] (1527:1527:1527) (1815:1815:1815))
        (PORT d[11] (1305:1305:1305) (1528:1528:1528))
        (PORT d[12] (1383:1383:1383) (1623:1623:1623))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1308:1308:1308))
        (PORT clk (1339:1339:1339) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1365:1365:1365))
        (PORT d[0] (1444:1444:1444) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (861:861:861) (876:876:876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (862:862:862) (877:877:877))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1222:1222:1222))
        (PORT datab (792:792:792) (929:929:929))
        (PORT datac (1027:1027:1027) (1165:1165:1165))
        (PORT datad (1101:1101:1101) (1243:1243:1243))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (1029:1029:1029))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (845:845:845) (1025:1025:1025))
        (PORT datad (161:161:161) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2790:2790:2790) (3236:3236:3236))
        (PORT clk (1322:1322:1322) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (2013:2013:2013))
        (PORT d[1] (1456:1456:1456) (1657:1657:1657))
        (PORT d[2] (1739:1739:1739) (2059:2059:2059))
        (PORT d[3] (1457:1457:1457) (1679:1679:1679))
        (PORT d[4] (1637:1637:1637) (1884:1884:1884))
        (PORT d[5] (1685:1685:1685) (1979:1979:1979))
        (PORT d[6] (1685:1685:1685) (1934:1934:1934))
        (PORT d[7] (1550:1550:1550) (1770:1770:1770))
        (PORT d[8] (1494:1494:1494) (1724:1724:1724))
        (PORT d[9] (1530:1530:1530) (1751:1751:1751))
        (PORT d[10] (1430:1430:1430) (1709:1709:1709))
        (PORT d[11] (1278:1278:1278) (1491:1491:1491))
        (PORT d[12] (1359:1359:1359) (1591:1591:1591))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1117:1117:1117))
        (PORT clk (1320:1320:1320) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1345:1345:1345))
        (PORT d[0] (1322:1322:1322) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (856:856:856))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (857:857:857))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2566:2566:2566))
        (PORT clk (1316:1316:1316) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1929:1929:1929) (2252:2252:2252))
        (PORT d[1] (1212:1212:1212) (1446:1446:1446))
        (PORT d[2] (1352:1352:1352) (1598:1598:1598))
        (PORT d[3] (1873:1873:1873) (2203:2203:2203))
        (PORT d[4] (1966:1966:1966) (2310:2310:2310))
        (PORT d[5] (1969:1969:1969) (2251:2251:2251))
        (PORT d[6] (1798:1798:1798) (2091:2091:2091))
        (PORT d[7] (1529:1529:1529) (1733:1733:1733))
        (PORT d[8] (1420:1420:1420) (1630:1630:1630))
        (PORT d[9] (1369:1369:1369) (1604:1604:1604))
        (PORT d[10] (1381:1381:1381) (1613:1613:1613))
        (PORT d[11] (1443:1443:1443) (1660:1660:1660))
        (PORT d[12] (1163:1163:1163) (1368:1368:1368))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1186:1186:1186))
        (PORT clk (1314:1314:1314) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1339:1339:1339))
        (PORT d[0] (1233:1233:1233) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (836:836:836) (850:850:850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (851:851:851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (837:837:837) (851:851:851))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (422:422:422))
        (PORT datab (1062:1062:1062) (1201:1201:1201))
        (PORT datac (1123:1123:1123) (1300:1300:1300))
        (PORT datad (1104:1104:1104) (1267:1267:1267))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (172:172:172) (232:232:232))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (162:162:162) (215:215:215))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1156:1156:1156) (1378:1378:1378))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1405:1405:1405))
        (PORT d[1] (1360:1360:1360) (1580:1580:1580))
        (PORT d[2] (1168:1168:1168) (1345:1345:1345))
        (PORT d[3] (1286:1286:1286) (1509:1509:1509))
        (PORT d[4] (1267:1267:1267) (1468:1468:1468))
        (PORT d[5] (1141:1141:1141) (1334:1334:1334))
        (PORT d[6] (1080:1080:1080) (1250:1250:1250))
        (PORT d[7] (1296:1296:1296) (1499:1499:1499))
        (PORT d[8] (1255:1255:1255) (1437:1437:1437))
        (PORT d[9] (1213:1213:1213) (1403:1403:1403))
        (PORT d[10] (1356:1356:1356) (1616:1616:1616))
        (PORT d[11] (1249:1249:1249) (1473:1473:1473))
        (PORT d[12] (1179:1179:1179) (1381:1381:1381))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1295:1295:1295))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (1293:1293:1293) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (859:859:859))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1152:1152:1152))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1134:1134:1134))
        (PORT d[1] (1084:1084:1084) (1275:1275:1275))
        (PORT d[2] (1068:1068:1068) (1257:1257:1257))
        (PORT d[3] (1005:1005:1005) (1190:1190:1190))
        (PORT d[4] (1003:1003:1003) (1180:1180:1180))
        (PORT d[5] (953:953:953) (1108:1108:1108))
        (PORT d[6] (939:939:939) (1099:1099:1099))
        (PORT d[7] (1079:1079:1079) (1234:1234:1234))
        (PORT d[8] (1239:1239:1239) (1426:1426:1426))
        (PORT d[9] (1054:1054:1054) (1218:1218:1218))
        (PORT d[10] (870:870:870) (1008:1008:1008))
        (PORT d[11] (923:923:923) (1069:1069:1069))
        (PORT d[12] (919:919:919) (1051:1051:1051))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1182:1182:1182))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1385:1385:1385))
        (PORT d[0] (1371:1371:1371) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (880:880:880) (896:896:896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (881:881:881) (897:897:897))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (878:878:878))
        (PORT datac (686:686:686) (843:843:843))
        (PORT datad (944:944:944) (1061:1061:1061))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2575:2575:2575))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1496:1496:1496) (1755:1755:1755))
        (PORT d[1] (1375:1375:1375) (1634:1634:1634))
        (PORT d[2] (1459:1459:1459) (1718:1718:1718))
        (PORT d[3] (1982:1982:1982) (2317:2317:2317))
        (PORT d[4] (1405:1405:1405) (1661:1661:1661))
        (PORT d[5] (1638:1638:1638) (1883:1883:1883))
        (PORT d[6] (1221:1221:1221) (1403:1403:1403))
        (PORT d[7] (1167:1167:1167) (1320:1320:1320))
        (PORT d[8] (1377:1377:1377) (1555:1555:1555))
        (PORT d[9] (1373:1373:1373) (1607:1607:1607))
        (PORT d[10] (1306:1306:1306) (1527:1527:1527))
        (PORT d[11] (1245:1245:1245) (1425:1425:1425))
        (PORT d[12] (1163:1163:1163) (1312:1312:1312))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (898:898:898) (985:985:985))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (1313:1313:1313) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (886:886:886) (902:902:902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (903:903:903))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2495:2495:2495))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (2198:2198:2198))
        (PORT d[1] (1732:1732:1732) (2055:2055:2055))
        (PORT d[2] (1816:1816:1816) (2085:2085:2085))
        (PORT d[3] (2052:2052:2052) (2396:2396:2396))
        (PORT d[4] (1937:1937:1937) (2202:2202:2202))
        (PORT d[5] (1764:1764:1764) (2053:2053:2053))
        (PORT d[6] (1522:1522:1522) (1722:1722:1722))
        (PORT d[7] (1484:1484:1484) (1715:1715:1715))
        (PORT d[8] (1591:1591:1591) (1854:1854:1854))
        (PORT d[9] (1288:1288:1288) (1507:1507:1507))
        (PORT d[10] (1288:1288:1288) (1537:1537:1537))
        (PORT d[11] (1238:1238:1238) (1488:1488:1488))
        (PORT d[12] (1335:1335:1335) (1555:1555:1555))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1204:1204:1204) (1336:1336:1336))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1310:1310:1310) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (873:873:873) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (1124:1124:1124))
        (PORT datab (702:702:702) (865:865:865))
        (PORT datad (1060:1060:1060) (1219:1219:1219))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (427:427:427) (524:524:524))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (203:203:203) (259:259:259))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1354:1354:1354))
        (PORT clk (1345:1345:1345) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1325:1325:1325))
        (PORT d[1] (1078:1078:1078) (1273:1273:1273))
        (PORT d[2] (1257:1257:1257) (1478:1478:1478))
        (PORT d[3] (1366:1366:1366) (1608:1608:1608))
        (PORT d[4] (1218:1218:1218) (1435:1435:1435))
        (PORT d[5] (1132:1132:1132) (1319:1319:1319))
        (PORT d[6] (1106:1106:1106) (1287:1287:1287))
        (PORT d[7] (1247:1247:1247) (1422:1422:1422))
        (PORT d[8] (1078:1078:1078) (1244:1244:1244))
        (PORT d[9] (1087:1087:1087) (1259:1259:1259))
        (PORT d[10] (1072:1072:1072) (1244:1244:1244))
        (PORT d[11] (1088:1088:1088) (1255:1255:1255))
        (PORT d[12] (1079:1079:1079) (1235:1235:1235))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1061:1061:1061))
        (PORT clk (1343:1343:1343) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1368:1368:1368))
        (PORT d[0] (1316:1316:1316) (1435:1435:1435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (865:865:865) (879:879:879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (866:866:866) (880:880:880))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2689:2689:2689))
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2308:2308:2308))
        (PORT d[1] (1416:1416:1416) (1686:1686:1686))
        (PORT d[2] (1583:1583:1583) (1880:1880:1880))
        (PORT d[3] (1952:1952:1952) (2280:2280:2280))
        (PORT d[4] (2154:2154:2154) (2528:2528:2528))
        (PORT d[5] (1586:1586:1586) (1865:1865:1865))
        (PORT d[6] (1806:1806:1806) (2097:2097:2097))
        (PORT d[7] (1672:1672:1672) (1916:1916:1916))
        (PORT d[8] (1639:1639:1639) (1874:1874:1874))
        (PORT d[9] (1457:1457:1457) (1699:1699:1699))
        (PORT d[10] (1616:1616:1616) (1886:1886:1886))
        (PORT d[11] (1547:1547:1547) (1797:1797:1797))
        (PORT d[12] (1146:1146:1146) (1339:1339:1339))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1403:1403:1403))
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (PORT d[0] (1576:1576:1576) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (839:839:839) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (840:840:840) (855:855:855))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (870:870:870))
        (PORT datac (1112:1112:1112) (1252:1252:1252))
        (PORT datad (1708:1708:1708) (1952:1952:1952))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2959:2959:2959))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2533:2533:2533))
        (PORT d[1] (1803:1803:1803) (2149:2149:2149))
        (PORT d[2] (2130:2130:2130) (2441:2441:2441))
        (PORT d[3] (1818:1818:1818) (2127:2127:2127))
        (PORT d[4] (2354:2354:2354) (2757:2757:2757))
        (PORT d[5] (1565:1565:1565) (1853:1853:1853))
        (PORT d[6] (2222:2222:2222) (2513:2513:2513))
        (PORT d[7] (1713:1713:1713) (1989:1989:1989))
        (PORT d[8] (1637:1637:1637) (1913:1913:1913))
        (PORT d[9] (1488:1488:1488) (1746:1746:1746))
        (PORT d[10] (1528:1528:1528) (1814:1814:1814))
        (PORT d[11] (1434:1434:1434) (1660:1660:1660))
        (PORT d[12] (1543:1543:1543) (1799:1799:1799))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1464:1464:1464))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (1622:1622:1622) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (663:663:663) (772:772:772))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (607:607:607) (730:730:730))
        (PORT d[1] (657:657:657) (780:780:780))
        (PORT d[2] (791:791:791) (930:930:930))
        (PORT d[3] (636:636:636) (767:767:767))
        (PORT d[4] (635:635:635) (761:761:761))
        (PORT d[5] (638:638:638) (753:753:753))
        (PORT d[6] (576:576:576) (685:685:685))
        (PORT d[7] (728:728:728) (840:840:840))
        (PORT d[8] (537:537:537) (622:622:622))
        (PORT d[9] (705:705:705) (825:825:825))
        (PORT d[10] (701:701:701) (822:822:822))
        (PORT d[11] (551:551:551) (642:642:642))
        (PORT d[12] (580:580:580) (665:665:665))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (686:686:686) (727:727:727))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (784:784:784) (814:814:814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (907:907:907) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (870:870:870))
        (PORT datac (1882:1882:1882) (2156:2156:2156))
        (PORT datad (606:606:606) (679:679:679))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (408:408:408) (504:504:504))
        (PORT datad (488:488:488) (559:559:559))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2585:2585:2585))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2118:2118:2118) (2467:2467:2467))
        (PORT d[1] (1607:1607:1607) (1911:1911:1911))
        (PORT d[2] (1950:1950:1950) (2219:2219:2219))
        (PORT d[3] (2384:2384:2384) (2785:2785:2785))
        (PORT d[4] (2303:2303:2303) (2695:2695:2695))
        (PORT d[5] (1456:1456:1456) (1696:1696:1696))
        (PORT d[6] (2185:2185:2185) (2551:2551:2551))
        (PORT d[7] (1687:1687:1687) (1948:1948:1948))
        (PORT d[8] (1606:1606:1606) (1849:1849:1849))
        (PORT d[9] (1249:1249:1249) (1456:1456:1456))
        (PORT d[10] (1581:1581:1581) (1831:1831:1831))
        (PORT d[11] (1626:1626:1626) (1882:1882:1882))
        (PORT d[12] (1468:1468:1468) (1672:1672:1672))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1136:1136:1136) (1262:1262:1262))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (1389:1389:1389) (1522:1522:1522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (903:903:903) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (904:904:904) (922:922:922))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (1097:1097:1097))
        (PORT clk (1392:1392:1392) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (966:966:966) (1119:1119:1119))
        (PORT d[1] (936:936:936) (1059:1059:1059))
        (PORT d[2] (1007:1007:1007) (1154:1154:1154))
        (PORT d[3] (1156:1156:1156) (1326:1326:1326))
        (PORT d[4] (1067:1067:1067) (1230:1230:1230))
        (PORT d[5] (1400:1400:1400) (1658:1658:1658))
        (PORT d[6] (1019:1019:1019) (1174:1174:1174))
        (PORT d[7] (818:818:818) (928:928:928))
        (PORT d[8] (818:818:818) (931:931:931))
        (PORT d[9] (814:814:814) (932:932:932))
        (PORT d[10] (997:997:997) (1149:1149:1149))
        (PORT d[11] (1157:1157:1157) (1327:1327:1327))
        (PORT d[12] (805:805:805) (908:908:908))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (826:826:826))
        (PORT clk (1390:1390:1390) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1420:1420:1420))
        (PORT d[0] (1145:1145:1145) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1421:1421:1421))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (912:912:912) (931:931:931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (913:913:913) (932:932:932))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1356:1356:1356))
        (PORT datab (1102:1102:1102) (1291:1291:1291))
        (PORT datac (602:602:602) (691:691:691))
        (PORT datad (223:223:223) (284:284:284))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1334:1334:1334) (1595:1595:1595))
        (PORT clk (1291:1291:1291) (1314:1314:1314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1994:1994:1994))
        (PORT d[1] (1351:1351:1351) (1616:1616:1616))
        (PORT d[2] (1293:1293:1293) (1524:1524:1524))
        (PORT d[3] (1725:1725:1725) (1992:1992:1992))
        (PORT d[4] (2027:2027:2027) (2357:2357:2357))
        (PORT d[5] (1472:1472:1472) (1704:1704:1704))
        (PORT d[6] (2166:2166:2166) (2530:2530:2530))
        (PORT d[7] (1211:1211:1211) (1408:1408:1408))
        (PORT d[8] (1780:1780:1780) (2082:2082:2082))
        (PORT d[9] (1661:1661:1661) (1954:1954:1954))
        (PORT d[10] (1668:1668:1668) (1987:1987:1987))
        (PORT d[11] (1347:1347:1347) (1587:1587:1587))
        (PORT d[12] (1454:1454:1454) (1700:1700:1700))
        (PORT clk (1289:1289:1289) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1365:1365:1365))
        (PORT clk (1289:1289:1289) (1312:1312:1312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1314:1314:1314))
        (PORT d[0] (1508:1508:1508) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (811:811:811) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (812:812:812) (826:826:826))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (812:812:812) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (812:812:812) (826:826:826))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1515:1515:1515))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1305:1305:1305))
        (PORT d[1] (1083:1083:1083) (1279:1279:1279))
        (PORT d[2] (930:930:930) (1103:1103:1103))
        (PORT d[3] (1196:1196:1196) (1412:1412:1412))
        (PORT d[4] (1207:1207:1207) (1421:1421:1421))
        (PORT d[5] (1099:1099:1099) (1276:1276:1276))
        (PORT d[6] (1101:1101:1101) (1283:1283:1283))
        (PORT d[7] (1241:1241:1241) (1421:1421:1421))
        (PORT d[8] (1098:1098:1098) (1273:1273:1273))
        (PORT d[9] (1067:1067:1067) (1231:1231:1231))
        (PORT d[10] (906:906:906) (1059:1059:1059))
        (PORT d[11] (911:911:911) (1051:1051:1051))
        (PORT d[12] (910:910:910) (1048:1048:1048))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1188:1188:1188))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (1292:1292:1292) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (874:874:874) (890:890:890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (875:875:875) (891:891:891))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1164:1164:1164) (1357:1357:1357))
        (PORT datab (1771:1771:1771) (2025:2025:2025))
        (PORT datac (909:909:909) (1060:1060:1060))
        (PORT datad (224:224:224) (285:285:285))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (481:481:481) (578:578:578))
        (PORT datac (661:661:661) (771:771:771))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1575:1575:1575))
        (PORT clk (1289:1289:1289) (1313:1313:1313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1701:1701:1701) (1951:1951:1951))
        (PORT d[1] (1573:1573:1573) (1882:1882:1882))
        (PORT d[2] (1765:1765:1765) (2067:2067:2067))
        (PORT d[3] (1790:1790:1790) (2089:2089:2089))
        (PORT d[4] (2537:2537:2537) (2980:2980:2980))
        (PORT d[5] (1660:1660:1660) (1911:1911:1911))
        (PORT d[6] (2021:2021:2021) (2308:2308:2308))
        (PORT d[7] (2027:2027:2027) (2318:2318:2318))
        (PORT d[8] (1834:1834:1834) (2132:2132:2132))
        (PORT d[9] (1479:1479:1479) (1737:1737:1737))
        (PORT d[10] (1465:1465:1465) (1754:1754:1754))
        (PORT d[11] (1258:1258:1258) (1479:1479:1479))
        (PORT d[12] (1562:1562:1562) (1819:1819:1819))
        (PORT clk (1287:1287:1287) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1377:1377:1377))
        (PORT clk (1287:1287:1287) (1311:1311:1311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1313:1313:1313))
        (PORT d[0] (1554:1554:1554) (1704:1704:1704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (809:809:809) (824:824:824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (810:810:810) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (810:810:810) (825:825:825))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (810:810:810) (825:825:825))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2436:2436:2436))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2263:2263:2263))
        (PORT d[1] (1416:1416:1416) (1687:1687:1687))
        (PORT d[2] (1546:1546:1546) (1830:1830:1830))
        (PORT d[3] (1963:1963:1963) (2294:2294:2294))
        (PORT d[4] (1927:1927:1927) (2259:2259:2259))
        (PORT d[5] (1940:1940:1940) (2267:2267:2267))
        (PORT d[6] (1817:1817:1817) (2114:2114:2114))
        (PORT d[7] (1661:1661:1661) (1903:1903:1903))
        (PORT d[8] (1446:1446:1446) (1655:1655:1655))
        (PORT d[9] (1250:1250:1250) (1463:1463:1463))
        (PORT d[10] (1436:1436:1436) (1706:1706:1706))
        (PORT d[11] (1581:1581:1581) (1867:1867:1867))
        (PORT d[12] (1287:1287:1287) (1488:1488:1488))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1267:1267:1267))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (1466:1466:1466) (1606:1606:1606))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (888:888:888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (872:872:872) (889:889:889))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (843:843:843) (990:990:990))
        (PORT datab (1224:1224:1224) (1406:1406:1406))
        (PORT datac (1402:1402:1402) (1599:1599:1599))
        (PORT datad (833:833:833) (1009:1009:1009))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (588:588:588) (673:673:673))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (570:570:570) (679:679:679))
        (PORT d[1] (749:749:749) (873:873:873))
        (PORT d[2] (585:585:585) (683:683:683))
        (PORT d[3] (575:575:575) (687:687:687))
        (PORT d[4] (750:750:750) (880:880:880))
        (PORT d[5] (580:580:580) (685:685:685))
        (PORT d[6] (557:557:557) (661:661:661))
        (PORT d[7] (550:550:550) (637:637:637))
        (PORT d[8] (808:808:808) (929:929:929))
        (PORT d[9] (571:571:571) (679:679:679))
        (PORT d[10] (545:545:545) (639:639:639))
        (PORT d[11] (547:547:547) (638:638:638))
        (PORT d[12] (707:707:707) (811:811:811))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (701:701:701) (756:756:756))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (966:966:966) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (901:901:901) (919:919:919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (902:902:902) (920:920:920))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2287:2287:2287) (2645:2645:2645))
        (PORT clk (1337:1337:1337) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (2102:2102:2102))
        (PORT d[1] (1395:1395:1395) (1656:1656:1656))
        (PORT d[2] (1387:1387:1387) (1651:1651:1651))
        (PORT d[3] (1825:1825:1825) (2139:2139:2139))
        (PORT d[4] (1911:1911:1911) (2244:2244:2244))
        (PORT d[5] (1952:1952:1952) (2280:2280:2280))
        (PORT d[6] (1634:1634:1634) (1910:1910:1910))
        (PORT d[7] (1656:1656:1656) (1900:1900:1900))
        (PORT d[8] (1468:1468:1468) (1682:1682:1682))
        (PORT d[9] (1414:1414:1414) (1645:1645:1645))
        (PORT d[10] (1462:1462:1462) (1744:1744:1744))
        (PORT d[11] (1387:1387:1387) (1615:1615:1615))
        (PORT d[12] (1306:1306:1306) (1518:1518:1518))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1356:1356:1356))
        (PORT clk (1335:1335:1335) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1361:1361:1361))
        (PORT d[0] (1361:1361:1361) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (857:857:857) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (858:858:858) (873:873:873))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (712:712:712))
        (PORT datab (381:381:381) (464:464:464))
        (PORT datac (1375:1375:1375) (1546:1546:1546))
        (PORT datad (620:620:620) (741:741:741))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (613:613:613) (707:707:707))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (370:370:370) (453:453:453))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (772:772:772) (901:901:901))
        (PORT datad (323:323:323) (374:374:374))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (171:171:171) (231:231:231))
        (PORT datac (462:462:462) (527:527:527))
        (PORT datad (158:158:158) (207:207:207))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (850:850:850) (980:980:980))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (797:797:797) (950:950:950))
        (PORT d[1] (902:902:902) (1049:1049:1049))
        (PORT d[2] (790:790:790) (921:921:921))
        (PORT d[3] (755:755:755) (896:896:896))
        (PORT d[4] (913:913:913) (1066:1066:1066))
        (PORT d[5] (800:800:800) (939:939:939))
        (PORT d[6] (755:755:755) (887:887:887))
        (PORT d[7] (740:740:740) (854:854:854))
        (PORT d[8] (972:972:972) (1111:1111:1111))
        (PORT d[9] (746:746:746) (870:870:870))
        (PORT d[10] (729:729:729) (854:854:854))
        (PORT d[11] (753:753:753) (879:879:879))
        (PORT d[12] (944:944:944) (1116:1116:1116))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (771:771:771) (821:821:821))
        (PORT clk (1366:1366:1366) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1392:1392:1392))
        (PORT d[0] (942:942:942) (990:990:990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (903:903:903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (889:889:889) (904:904:904))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1401:1401:1401))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1797:1797:1797))
        (PORT d[1] (1729:1729:1729) (2052:2052:2052))
        (PORT d[2] (1811:1811:1811) (2123:2123:2123))
        (PORT d[3] (1782:1782:1782) (2088:2088:2088))
        (PORT d[4] (2566:2566:2566) (3017:3017:3017))
        (PORT d[5] (1497:1497:1497) (1729:1729:1729))
        (PORT d[6] (2108:2108:2108) (2418:2418:2418))
        (PORT d[7] (1810:1810:1810) (2069:2069:2069))
        (PORT d[8] (1841:1841:1841) (2140:2140:2140))
        (PORT d[9] (1477:1477:1477) (1735:1735:1735))
        (PORT d[10] (1417:1417:1417) (1677:1677:1677))
        (PORT d[11] (1191:1191:1191) (1395:1395:1395))
        (PORT d[12] (1555:1555:1555) (1806:1806:1806))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1356:1356:1356))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (1399:1399:1399) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (823:823:823) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (824:824:824) (840:840:840))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (855:855:855))
        (PORT datab (682:682:682) (830:830:830))
        (PORT datac (1182:1182:1182) (1368:1368:1368))
        (PORT datad (1542:1542:1542) (1757:1757:1757))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1531:1531:1531) (1802:1802:1802))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2166:2166:2166))
        (PORT d[1] (1454:1454:1454) (1719:1719:1719))
        (PORT d[2] (1556:1556:1556) (1838:1838:1838))
        (PORT d[3] (1614:1614:1614) (1886:1886:1886))
        (PORT d[4] (1557:1557:1557) (1845:1845:1845))
        (PORT d[5] (1980:1980:1980) (2318:2318:2318))
        (PORT d[6] (2422:2422:2422) (2841:2841:2841))
        (PORT d[7] (1883:1883:1883) (2193:2193:2193))
        (PORT d[8] (1725:1725:1725) (2011:2011:2011))
        (PORT d[9] (1489:1489:1489) (1750:1750:1750))
        (PORT d[10] (1669:1669:1669) (1986:1986:1986))
        (PORT d[11] (1164:1164:1164) (1365:1365:1365))
        (PORT d[12] (1302:1302:1302) (1506:1506:1506))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1387:1387:1387))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1414:1414:1414))
        (PORT d[0] (1482:1482:1482) (1627:1627:1627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (908:908:908) (925:925:925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (2467:2467:2467))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (2008:2008:2008))
        (PORT d[1] (1696:1696:1696) (2000:2000:2000))
        (PORT d[2] (1608:1608:1608) (1913:1913:1913))
        (PORT d[3] (2017:2017:2017) (2356:2356:2356))
        (PORT d[4] (1778:1778:1778) (2097:2097:2097))
        (PORT d[5] (1772:1772:1772) (2074:2074:2074))
        (PORT d[6] (1335:1335:1335) (1512:1512:1512))
        (PORT d[7] (999:999:999) (1103:1103:1103))
        (PORT d[8] (1453:1453:1453) (1662:1662:1662))
        (PORT d[9] (1079:1079:1079) (1266:1266:1266))
        (PORT d[10] (1284:1284:1284) (1544:1544:1544))
        (PORT d[11] (1253:1253:1253) (1457:1457:1457))
        (PORT d[12] (1140:1140:1140) (1335:1335:1335))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1532:1532:1532))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (1213:1213:1213) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (896:896:896) (914:914:914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1465:1465:1465))
        (PORT datab (1130:1130:1130) (1321:1321:1321))
        (PORT datac (1132:1132:1132) (1358:1358:1358))
        (PORT datad (846:846:846) (980:980:980))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (941:941:941))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1166:1166:1166))
        (PORT d[1] (1501:1501:1501) (1785:1785:1785))
        (PORT d[2] (1512:1512:1512) (1786:1786:1786))
        (PORT d[3] (1019:1019:1019) (1197:1197:1197))
        (PORT d[4] (1419:1419:1419) (1672:1672:1672))
        (PORT d[5] (1141:1141:1141) (1320:1320:1320))
        (PORT d[6] (1101:1101:1101) (1273:1273:1273))
        (PORT d[7] (861:861:861) (1015:1015:1015))
        (PORT d[8] (903:903:903) (1032:1032:1032))
        (PORT d[9] (1088:1088:1088) (1261:1261:1261))
        (PORT d[10] (1061:1061:1061) (1209:1209:1209))
        (PORT d[11] (710:710:710) (809:809:809))
        (PORT d[12] (924:924:924) (1054:1054:1054))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1378:1378:1378))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (1108:1108:1108) (1198:1198:1198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (890:890:890) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (891:891:891) (908:908:908))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2865:2865:2865))
        (PORT clk (1309:1309:1309) (1334:1334:1334))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2276:2276:2276))
        (PORT d[1] (1798:1798:1798) (2140:2140:2140))
        (PORT d[2] (1798:1798:1798) (2130:2130:2130))
        (PORT d[3] (2029:2029:2029) (2374:2374:2374))
        (PORT d[4] (2359:2359:2359) (2763:2763:2763))
        (PORT d[5] (1817:1817:1817) (2145:2145:2145))
        (PORT d[6] (2131:2131:2131) (2412:2412:2412))
        (PORT d[7] (1664:1664:1664) (1917:1917:1917))
        (PORT d[8] (1822:1822:1822) (2128:2128:2128))
        (PORT d[9] (1474:1474:1474) (1721:1721:1721))
        (PORT d[10] (1481:1481:1481) (1770:1770:1770))
        (PORT d[11] (1239:1239:1239) (1468:1468:1468))
        (PORT d[12] (1337:1337:1337) (1561:1561:1561))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1253:1253:1253))
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1334:1334:1334))
        (PORT d[0] (1422:1422:1422) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (829:829:829) (845:845:845))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (846:846:846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (830:830:830) (846:846:846))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1465:1465:1465))
        (PORT datab (1147:1147:1147) (1273:1273:1273))
        (PORT datac (1133:1133:1133) (1359:1359:1359))
        (PORT datad (1463:1463:1463) (1655:1655:1655))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2702:2702:2702))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1848:1848:1848))
        (PORT d[1] (1775:1775:1775) (2100:2100:2100))
        (PORT d[2] (1590:1590:1590) (1890:1890:1890))
        (PORT d[3] (2120:2120:2120) (2503:2503:2503))
        (PORT d[4] (1471:1471:1471) (1671:1671:1671))
        (PORT d[5] (1703:1703:1703) (1995:1995:1995))
        (PORT d[6] (1327:1327:1327) (1496:1496:1496))
        (PORT d[7] (1309:1309:1309) (1452:1452:1452))
        (PORT d[8] (1478:1478:1478) (1690:1690:1690))
        (PORT d[9] (1280:1280:1280) (1501:1501:1501))
        (PORT d[10] (1256:1256:1256) (1524:1524:1524))
        (PORT d[11] (1239:1239:1239) (1477:1477:1477))
        (PORT d[12] (1136:1136:1136) (1330:1330:1330))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1163:1163:1163))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT d[0] (1319:1319:1319) (1432:1432:1432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (887:887:887) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (888:888:888) (907:907:907))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1337:1337:1337))
        (PORT clk (1350:1350:1350) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1137:1137:1137) (1339:1339:1339))
        (PORT d[1] (1077:1077:1077) (1267:1267:1267))
        (PORT d[2] (937:937:937) (1111:1111:1111))
        (PORT d[3] (1197:1197:1197) (1413:1413:1413))
        (PORT d[4] (1206:1206:1206) (1418:1418:1418))
        (PORT d[5] (1114:1114:1114) (1290:1290:1290))
        (PORT d[6] (1100:1100:1100) (1278:1278:1278))
        (PORT d[7] (1256:1256:1256) (1440:1440:1440))
        (PORT d[8] (1099:1099:1099) (1274:1274:1274))
        (PORT d[9] (1074:1074:1074) (1239:1239:1239))
        (PORT d[10] (1067:1067:1067) (1236:1236:1236))
        (PORT d[11] (1083:1083:1083) (1251:1251:1251))
        (PORT d[12] (1079:1079:1079) (1239:1239:1239))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1228:1228:1228))
        (PORT clk (1348:1348:1348) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1373:1373:1373))
        (PORT d[0] (1423:1423:1423) (1527:1527:1527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (870:870:870) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (871:871:871) (885:885:885))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1151:1151:1151) (1387:1387:1387))
        (PORT datab (1025:1025:1025) (1188:1188:1188))
        (PORT datac (1242:1242:1242) (1392:1392:1392))
        (PORT datad (1229:1229:1229) (1435:1435:1435))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (530:530:530) (634:634:634))
        (PORT datac (540:540:540) (649:649:649))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2871:2871:2871))
        (PORT clk (1322:1322:1322) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (2253:2253:2253))
        (PORT d[1] (1771:1771:1771) (2099:2099:2099))
        (PORT d[2] (1927:1927:1927) (2275:2275:2275))
        (PORT d[3] (2182:2182:2182) (2540:2540:2540))
        (PORT d[4] (2304:2304:2304) (2695:2695:2695))
        (PORT d[5] (1743:1743:1743) (2026:2026:2026))
        (PORT d[6] (1857:1857:1857) (2101:2101:2101))
        (PORT d[7] (1500:1500:1500) (1734:1734:1734))
        (PORT d[8] (1588:1588:1588) (1847:1847:1847))
        (PORT d[9] (1319:1319:1319) (1546:1546:1546))
        (PORT d[10] (1305:1305:1305) (1565:1565:1565))
        (PORT d[11] (1219:1219:1219) (1458:1458:1458))
        (PORT d[12] (1319:1319:1319) (1534:1534:1534))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1433:1433:1433))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1346:1346:1346))
        (PORT d[0] (1491:1491:1491) (1635:1635:1635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (842:842:842) (857:857:857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (843:843:843) (858:858:858))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2890:2890:2890))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (2276:2276:2276))
        (PORT d[1] (1785:1785:1785) (2105:2105:2105))
        (PORT d[2] (2009:2009:2009) (2302:2302:2302))
        (PORT d[3] (2341:2341:2341) (2721:2721:2721))
        (PORT d[4] (2341:2341:2341) (2737:2737:2737))
        (PORT d[5] (1941:1941:1941) (2268:2268:2268))
        (PORT d[6] (2225:2225:2225) (2596:2596:2596))
        (PORT d[7] (1826:1826:1826) (2097:2097:2097))
        (PORT d[8] (1686:1686:1686) (1951:1951:1951))
        (PORT d[9] (1463:1463:1463) (1714:1714:1714))
        (PORT d[10] (1615:1615:1615) (1909:1909:1909))
        (PORT d[11] (1430:1430:1430) (1656:1656:1656))
        (PORT d[12] (1500:1500:1500) (1744:1744:1744))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1390:1390:1390) (1538:1538:1538))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (PORT d[0] (1524:1524:1524) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (893:893:893) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (894:894:894) (911:911:911))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1155:1155:1155) (1392:1392:1392))
        (PORT datab (1234:1234:1234) (1439:1439:1439))
        (PORT datac (1250:1250:1250) (1446:1446:1446))
        (PORT datad (1228:1228:1228) (1433:1433:1433))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (452:452:452) (513:513:513))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (599:599:599) (687:687:687))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (751:751:751) (889:889:889))
        (PORT d[1] (654:654:654) (783:783:783))
        (PORT d[2] (616:616:616) (733:733:733))
        (PORT d[3] (623:623:623) (755:755:755))
        (PORT d[4] (601:601:601) (719:719:719))
        (PORT d[5] (579:579:579) (682:682:682))
        (PORT d[6] (555:555:555) (658:658:658))
        (PORT d[7] (1002:1002:1002) (1147:1147:1147))
        (PORT d[8] (819:819:819) (942:942:942))
        (PORT d[9] (382:382:382) (445:445:445))
        (PORT d[10] (707:707:707) (836:836:836))
        (PORT d[11] (643:643:643) (734:734:734))
        (PORT d[12] (756:756:756) (870:870:870))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (612:612:612) (645:645:645))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (925:925:925) (965:965:965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (909:909:909) (926:926:926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (910:910:910) (927:927:927))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (3025:3025:3025))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (2097:2097:2097))
        (PORT d[1] (1978:1978:1978) (2333:2333:2333))
        (PORT d[2] (2149:2149:2149) (2458:2458:2458))
        (PORT d[3] (2235:2235:2235) (2617:2617:2617))
        (PORT d[4] (2188:2188:2188) (2566:2566:2566))
        (PORT d[5] (1920:1920:1920) (2237:2237:2237))
        (PORT d[6] (2243:2243:2243) (2620:2620:2620))
        (PORT d[7] (1672:1672:1672) (1923:1923:1923))
        (PORT d[8] (1836:1836:1836) (2117:2117:2117))
        (PORT d[9] (1463:1463:1463) (1701:1701:1701))
        (PORT d[10] (1427:1427:1427) (1699:1699:1699))
        (PORT d[11] (1380:1380:1380) (1597:1597:1597))
        (PORT d[12] (1488:1488:1488) (1699:1699:1699))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1253:1253:1253))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (1406:1406:1406) (1543:1543:1543))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1128:1128:1128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (897:897:897) (915:915:915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (898:898:898) (916:916:916))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1464:1464:1464))
        (PORT datab (756:756:756) (855:855:855))
        (PORT datac (1134:1134:1134) (1361:1361:1361))
        (PORT datad (1602:1602:1602) (1792:1792:1792))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (211:211:211))
        (PORT datab (529:529:529) (632:632:632))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE frameBufferInst\|frameInst\|mem_rtl_0\|auto_generated\|mux2\|result_node\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (171:171:171) (230:230:230))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (310:310:310) (360:360:360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr7\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (2407:2407:2407) (2776:2776:2776))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2300:2300:2300) (2633:2633:2633))
        (PORT datab (2437:2437:2437) (2763:2763:2763))
        (PORT datac (1628:1628:1628) (1898:1898:1898))
        (PORT datad (2377:2377:2377) (2732:2732:2732))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (2632:2632:2632))
        (PORT datab (2105:2105:2105) (2421:2421:2421))
        (PORT datac (1628:1628:1628) (1897:1897:1897))
        (PORT datad (2377:2377:2377) (2732:2732:2732))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (2103:2103:2103) (2419:2419:2419))
        (PORT datac (93:93:93) (116:116:116))
        (PORT datad (2418:2418:2418) (2736:2736:2736))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1940:1940:1940))
        (PORT datab (2454:2454:2454) (2792:2792:2792))
        (PORT datac (2408:2408:2408) (2776:2776:2776))
        (PORT datad (2384:2384:2384) (2735:2735:2735))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2299:2299:2299) (2637:2637:2637))
        (PORT datab (2443:2443:2443) (2772:2772:2772))
        (PORT datac (1616:1616:1616) (1884:1884:1884))
        (PORT datad (2383:2383:2383) (2741:2741:2741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (2095:2095:2095) (2407:2407:2407))
        (PORT datad (170:170:170) (200:200:200))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1936:1936:1936))
        (PORT datab (2451:2451:2451) (2789:2789:2789))
        (PORT datac (2405:2405:2405) (2773:2773:2773))
        (PORT datad (2380:2380:2380) (2731:2731:2731))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1938:1938:1938))
        (PORT datab (2452:2452:2452) (2790:2790:2790))
        (PORT datac (2407:2407:2407) (2775:2775:2775))
        (PORT datad (2383:2383:2383) (2734:2734:2734))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (2096:2096:2096) (2408:2408:2408))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2293:2293:2293) (2625:2625:2625))
        (PORT datab (2433:2433:2433) (2759:2759:2759))
        (PORT datac (1623:1623:1623) (1893:1893:1893))
        (PORT datad (2375:2375:2375) (2730:2730:2730))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2622:2622:2622))
        (PORT datab (2432:2432:2432) (2758:2758:2758))
        (PORT datac (1621:1621:1621) (1891:1891:1891))
        (PORT datad (2374:2374:2374) (2729:2729:2729))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datac (2093:2093:2093) (2405:2405:2405))
        (PORT datad (92:92:92) (112:112:112))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2624:2624:2624))
        (PORT datab (2433:2433:2433) (2759:2759:2759))
        (PORT datac (1622:1622:1622) (1892:1892:1892))
        (PORT datad (2374:2374:2374) (2729:2729:2729))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2629:2629:2629))
        (PORT datab (2435:2435:2435) (2762:2762:2762))
        (PORT datac (2089:2089:2089) (2401:2401:2401))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr21\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1631:1631:1631) (1907:1907:1907))
        (PORT datab (2116:2116:2116) (2437:2437:2437))
        (PORT datac (2272:2272:2272) (2608:2608:2608))
        (PORT datad (2382:2382:2382) (2741:2741:2741))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2297:2297:2297) (2635:2635:2635))
        (PORT datab (2442:2442:2442) (2770:2770:2770))
        (PORT datac (1614:1614:1614) (1882:1882:1882))
        (PORT datad (2382:2382:2382) (2741:2741:2741))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (169:169:169))
        (PORT datab (2447:2447:2447) (2777:2777:2777))
        (PORT datac (2091:2091:2091) (2405:2405:2405))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1935:1935:1935))
        (PORT datab (2450:2450:2450) (2788:2788:2788))
        (PORT datac (2405:2405:2405) (2772:2772:2772))
        (PORT datad (2380:2380:2380) (2730:2730:2730))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1931:1931:1931))
        (PORT datab (2448:2448:2448) (2785:2785:2785))
        (PORT datac (2403:2403:2403) (2770:2770:2770))
        (PORT datad (2377:2377:2377) (2725:2725:2725))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datac (2097:2097:2097) (2409:2409:2409))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2564:2564:2564) (2963:2963:2963))
        (PORT datab (2345:2345:2345) (2685:2685:2685))
        (PORT datac (2194:2194:2194) (2528:2528:2528))
        (PORT datad (2381:2381:2381) (2692:2692:2692))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2562:2562:2562) (2961:2961:2961))
        (PORT datab (2343:2343:2343) (2683:2683:2683))
        (PORT datac (1831:1831:1831) (2125:2125:2125))
        (PORT datad (2382:2382:2382) (2694:2694:2694))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2560:2560:2560))
        (PORT datab (111:111:111) (142:142:142))
        (PORT datac (1834:1834:1834) (2128:2128:2128))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|Green\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2560:2560:2560) (2958:2958:2958))
        (PORT datab (2341:2341:2341) (2680:2680:2680))
        (PORT datac (2198:2198:2198) (2534:2534:2534))
        (PORT datad (2383:2383:2383) (2695:2695:2695))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|Green\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1833:1833:1833) (2127:2127:2127))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2293:2293:2293) (2626:2626:2626))
        (PORT datab (2434:2434:2434) (2760:2760:2760))
        (PORT datac (1623:1623:1623) (1893:1893:1893))
        (PORT datad (2375:2375:2375) (2730:2730:2730))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr13\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (2112:2112:2112) (2428:2428:2428))
        (PORT datac (96:96:96) (120:120:120))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2630:2630:2630))
        (PORT datab (2436:2436:2436) (2762:2762:2762))
        (PORT datac (1626:1626:1626) (1896:1896:1896))
        (PORT datad (2376:2376:2376) (2731:2731:2731))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datac (2086:2086:2086) (2398:2398:2398))
        (PORT datad (96:96:96) (116:116:116))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2306:2306:2306) (2648:2648:2648))
        (PORT datab (2449:2449:2449) (2779:2779:2779))
        (PORT datac (1623:1623:1623) (1893:1893:1893))
        (PORT datad (2383:2383:2383) (2742:2742:2742))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2761:2761:2761))
        (PORT datab (2109:2109:2109) (2429:2429:2429))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (2427:2427:2427) (2748:2748:2748))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2420:2420:2420) (2795:2795:2795))
        (PORT datab (2447:2447:2447) (2784:2784:2784))
        (PORT datac (2093:2093:2093) (2404:2404:2404))
        (PORT datad (2376:2376:2376) (2724:2724:2724))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1930:1930:1930))
        (PORT datab (2447:2447:2447) (2784:2784:2784))
        (PORT datac (2094:2094:2094) (2405:2405:2405))
        (PORT datad (90:90:90) (106:106:106))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2301:2301:2301) (2640:2640:2640))
        (PORT datab (2111:2111:2111) (2431:2431:2431))
        (PORT datac (1618:1618:1618) (1887:1887:1887))
        (PORT datad (2425:2425:2425) (2747:2747:2747))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2392:2392:2392) (2760:2760:2760))
        (PORT datab (2115:2115:2115) (2435:2435:2435))
        (PORT datac (1615:1615:1615) (1883:1883:1883))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1648:1648:1648) (1929:1929:1929))
        (PORT datab (2447:2447:2447) (2784:2784:2784))
        (PORT datac (2401:2401:2401) (2768:2768:2768))
        (PORT datad (2374:2374:2374) (2722:2722:2722))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1934:1934:1934))
        (PORT datab (2106:2106:2106) (2423:2423:2423))
        (PORT datac (2404:2404:2404) (2772:2772:2772))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr22\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1926:1926:1926))
        (PORT datab (2437:2437:2437) (2764:2764:2764))
        (PORT datac (2087:2087:2087) (2398:2398:2398))
        (PORT datad (2377:2377:2377) (2732:2732:2732))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr22\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (2276:2276:2276) (2599:2599:2599))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr21\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2307:2307:2307) (2650:2650:2650))
        (PORT datab (2104:2104:2104) (2424:2424:2424))
        (PORT datac (1625:1625:1625) (1894:1894:1894))
        (PORT datad (2430:2430:2430) (2753:2753:2753))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr21\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (125:125:125) (165:165:165))
        (PORT datac (2377:2377:2377) (2736:2736:2736))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr20\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1911:1911:1911))
        (PORT datab (2113:2113:2113) (2433:2433:2433))
        (PORT datac (2276:2276:2276) (2613:2613:2613))
        (PORT datad (2383:2383:2383) (2741:2741:2741))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr20\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (2450:2450:2450) (2780:2780:2780))
        (PORT datac (114:114:114) (147:147:147))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2393:2393:2393) (2761:2761:2761))
        (PORT datab (2109:2109:2109) (2428:2428:2428))
        (PORT datac (2280:2280:2280) (2618:2618:2618))
        (PORT datad (2427:2427:2427) (2749:2749:2749))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (163:163:163))
        (PORT datab (2443:2443:2443) (2773:2773:2773))
        (PORT datac (1617:1617:1617) (1885:1885:1885))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1932:1932:1932))
        (PORT datab (2448:2448:2448) (2786:2786:2786))
        (PORT datac (2403:2403:2403) (2770:2770:2770))
        (PORT datad (2377:2377:2377) (2727:2727:2727))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr18\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (2086:2086:2086) (2396:2396:2396))
        (PORT datad (93:93:93) (113:113:113))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2304:2304:2304) (2646:2646:2646))
        (PORT datab (2448:2448:2448) (2778:2778:2778))
        (PORT datac (1622:1622:1622) (1891:1891:1891))
        (PORT datad (2383:2383:2383) (2742:2742:2742))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (129:129:129) (170:170:170))
        (PORT datab (2107:2107:2107) (2426:2426:2426))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (2429:2429:2429) (2751:2751:2751))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2221:2221:2221) (2558:2558:2558))
        (PORT datab (2340:2340:2340) (2679:2679:2679))
        (PORT datac (1833:1833:1833) (2127:2127:2127))
        (PORT datad (2384:2384:2384) (2696:2696:2696))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2560:2560:2560) (2959:2959:2959))
        (PORT datab (109:109:109) (141:141:141))
        (PORT datac (1833:1833:1833) (2126:2126:2126))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1920:1920:1920))
        (PORT datab (2435:2435:2435) (2761:2761:2761))
        (PORT datac (2091:2091:2091) (2402:2402:2402))
        (PORT datad (2375:2375:2375) (2730:2730:2730))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE color_instance\|WideOr15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2631:2631:2631))
        (PORT datab (2391:2391:2391) (2756:2756:2756))
        (PORT datac (1627:1627:1627) (1897:1897:1897))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (212:212:212))
        (PORT datab (116:116:116) (144:144:144))
        (PORT datac (161:161:161) (193:193:193))
        (PORT datad (96:96:96) (115:115:115))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vgasync_instance\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (216:216:216))
        (PORT datab (109:109:109) (140:140:140))
        (PORT datac (97:97:97) (121:121:121))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vgasync_instance\|hs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1164:1164:1164) (1170:1170:1170))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3407:3407:3407) (3838:3838:3838))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
)
