{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 17:32:01 2016 " "Info: Processing started: Sat Nov 26 17:32:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WashingMachine -c WashingMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off WashingMachine -c WashingMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCAN_LED.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SCAN_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SCAN_LED-BEHAVE " "Info: Found design unit 1: SCAN_LED-BEHAVE" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SCAN_LED " "Info: Found entity 1: SCAN_LED" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LedCoding.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file LedCoding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LedCoding-behav " "Info: Found design unit 1: LedCoding-behav" {  } { { "LedCoding.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/LedCoding.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LedCoding " "Info: Found entity 1: LedCoding" {  } { { "LedCoding.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/LedCoding.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_dounce.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key_dounce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key_dounce " "Info: Found entity 1: key_dounce" {  } { { "key_dounce.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/key_dounce.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Beep.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file Beep.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Beep " "Info: Found entity 1: Beep" {  } { { "Beep.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Beep.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SetingTime.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file SetingTime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SetingTime-behav " "Info: Found design unit 1: SetingTime-behav" {  } { { "SetingTime.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SetingTime.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SetingTime " "Info: Found entity 1: SetingTime" {  } { { "SetingTime.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SetingTime.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-behav " "Info: Found design unit 1: Counter-behav" {  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Info: Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Info: Found entity 1: top" {  } { { "top.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Info: Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beep Beep:inst2 " "Info: Elaborating entity \"Beep\" for hierarchy \"Beep:inst2\"" {  } { { "top.bdf" "inst2" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 80 1104 1264 176 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:inst1 " "Info: Elaborating entity \"Counter\" for hierarchy \"Counter:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 280 784 1024 408 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetingTime SetingTime:inst " "Info: Elaborating entity \"SetingTime\" for hierarchy \"SetingTime:inst\"" {  } { { "top.bdf" "inst" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 400 520 720 496 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SCAN_LED SCAN_LED:inst14 " "Info: Elaborating entity \"SCAN_LED\" for hierarchy \"SCAN_LED:inst14\"" {  } { { "top.bdf" "inst14" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 424 1120 1264 552 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT SCAN_LED.vhd(34) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(34): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP SCAN_LED.vhd(34) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(34): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT SCAN_LED.vhd(35) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(35): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP SCAN_LED.vhd(35) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(35): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT SCAN_LED.vhd(36) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(36): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP SCAN_LED.vhd(36) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(36): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DOUT SCAN_LED.vhd(37) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(37): signal \"DOUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DP SCAN_LED.vhd(37) " "Warning (10492): VHDL Process Statement warning at SCAN_LED.vhd(37): signal \"DP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SCAN_LED.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/SCAN_LED.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LedCoding LedCoding:inst4 " "Info: Elaborating entity \"LedCoding\" for hierarchy \"LedCoding:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 224 1104 1320 320 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst1\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst1\|Div1\"" {  } { { "Counter.vhd" "Div1" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 93 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst1\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst1\|Mod2\"" {  } { { "Counter.vhd" "Mod2" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 93 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst1\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst1\|Div0\"" {  } { { "Counter.vhd" "Div0" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 78 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst1\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst1\|Mod0\"" {  } { { "Counter.vhd" "Mod0" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 78 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst1\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst1\|Mod1\"" {  } { { "Counter.vhd" "Mod1" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 79 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Counter:inst1\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Counter:inst1\|Mod3\"" {  } { { "Counter.vhd" "Mod3" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 94 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst1\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"Counter:inst1\|lpm_divide:Div1\"" {  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:inst1\|lpm_divide:Div1 " "Info: Instantiated megafunction \"Counter:inst1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 93 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Info: Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Counter:inst1\|lpm_divide:Mod2 " "Info: Elaborated megafunction instantiation \"Counter:inst1\|lpm_divide:Mod2\"" {  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 93 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Counter:inst1\|lpm_divide:Mod2 " "Info: Instantiated megafunction \"Counter:inst1\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 93 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Info: Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst1\|time_set_v\[3\] Counter:inst1\|time_set_v\[3\]~_emulated Counter:inst1\|time_set_v\[3\]~latch " "Warning (13310): Register \"Counter:inst1\|time_set_v\[3\]\" is converted into an equivalent circuit using register \"Counter:inst1\|time_set_v\[3\]~_emulated\" and latch \"Counter:inst1\|time_set_v\[3\]~latch\"" {  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst1\|time_set_v\[2\] Counter:inst1\|time_set_v\[2\]~_emulated Counter:inst1\|time_set_v\[2\]~latch " "Warning (13310): Register \"Counter:inst1\|time_set_v\[2\]\" is converted into an equivalent circuit using register \"Counter:inst1\|time_set_v\[2\]~_emulated\" and latch \"Counter:inst1\|time_set_v\[2\]~latch\"" {  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst1\|time_set_v\[1\] Counter:inst1\|time_set_v\[1\]~_emulated Counter:inst1\|time_set_v\[1\]~latch " "Warning (13310): Register \"Counter:inst1\|time_set_v\[1\]\" is converted into an equivalent circuit using register \"Counter:inst1\|time_set_v\[1\]~_emulated\" and latch \"Counter:inst1\|time_set_v\[1\]~latch\"" {  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "Counter:inst1\|time_set_v\[0\] Counter:inst1\|time_set_v\[0\]~_emulated Counter:inst1\|time_set_v\[0\]~latch " "Warning (13310): Register \"Counter:inst1\|time_set_v\[0\]\" is converted into an equivalent circuit using register \"Counter:inst1\|time_set_v\[0\]~_emulated\" and latch \"Counter:inst1\|time_set_v\[0\]~latch\"" {  } { { "Counter.vhd" "" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/Counter.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[7\] VCC " "Warning (13410): Pin \"BT\[7\]\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 464 1352 1528 480 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[6\] VCC " "Warning (13410): Pin \"BT\[6\]\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 464 1352 1528 480 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[5\] VCC " "Warning (13410): Pin \"BT\[5\]\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 464 1352 1528 480 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[4\] VCC " "Warning (13410): Pin \"BT\[4\]\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 464 1352 1528 480 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BT\[3\] VCC " "Warning (13410): Pin \"BT\[3\]\" is stuck at VCC" {  } { { "top.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 464 1352 1528 480 "BT\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "SEG\[7\] GND " "Warning (13410): Pin \"SEG\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/top.bdf" { { 448 1352 1528 464 "SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Counter:inst1\|lpm_divide:Mod0\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"Counter:inst1\|lpm_divide:Mod0\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Counter:inst1\|lpm_divide:Mod2\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14 " "Info (17048): Logic cell \"Counter:inst1\|lpm_divide:Mod2\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_6_result_int\[0\]~14" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/alt_u_div_93f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Counter:inst1\|lpm_divide:Mod0\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"Counter:inst1\|lpm_divide:Mod0\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~16" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "Counter:inst1\|lpm_divide:Mod2\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"Counter:inst1\|lpm_divide:Mod2\|lpm_divide_h8m:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_93f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_93f.tdf" "add_sub_7_result_int\[0\]~16" { Text "E:/Workspace/FPGAworkspave/CourseExercise/WashingMachine/db/alt_u_div_93f.tdf" 61 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "WashingMachine " "Warning: Ignored assignments for entity \"WashingMachine\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity WashingMachine -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity WashingMachine -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity WashingMachine -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity WashingMachine -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "520 " "Info: Implemented 520 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Info: Implemented 33 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "477 " "Info: Implemented 477 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 17:32:04 2016 " "Info: Processing ended: Sat Nov 26 17:32:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
