<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>CORECORDIC</name><vendor>Actel</vendor><library>DirectCore</library><version>3.0.196</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.vhd</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="1"><name>rtl\vhdl\test\user\corecordic_tbpackage.vhd</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file><file fileid="2"><name>rtl\vhdl\test\user\corecordic_tb_word.vhd</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><ModuleUnderTest>testbench</ModuleUnderTest><SimulationTime>-all</SimulationTime></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>mti\generate.tcl</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>Tcl</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file><file fileid="4"><name>mti\wave.do</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/></vendorExtensions></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>rtl\vhdl\core\corecordic_package_word.vhd</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="6"><name>rtl\vhdl\core\corecordic_addpackage_word.vhd</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="7"><name>lin\corecordic</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>unknown</userFileType></file><file fileid="8"><name>win\coreCORDIC.exe</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>unknown</userFileType></file><file fileid="9"><name>rtl\vhdl\core\corecordic_word.vhd</name><logicalName>CORECORDIC_LIB</logicalName><userFileType>VHDL</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>