Search.setIndex({docnames:["Capacitive voltage conversion","DifferentialAmplifiers","FoldedCascode","intro"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":5,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,sphinx:56},filenames:["Capacitive voltage conversion.ipynb","DifferentialAmplifiers.ipynb","FoldedCascode.ipynb","intro.md"],objects:{},objnames:{},objtypes:{},terms:{"0":3,"10":2,"11":2,"4":3,"7":0,"9":2,"import":2,A:2,For:2,In:[0,2],The:[2,3],ad:[2,3],add:2,addit:2,also:2,alter:2,amplic:2,amplifi:[2,3],an:2,applic:0,applifi:1,ar:0,attribut:3,between:2,block:2,book:3,bulki:0,c2:0,c_l:2,campu:3,can:2,capacit:[2,3],casc:2,cascod:3,chapter:0,chip:0,circuit:2,classic:[0,2],code:3,common:3,compar:2,compon:0,compris:[0,3],conduct:2,configur:[1,2],consequ:2,consider:2,convers:3,convert:0,correspond:2,creativ:3,current:[0,2,3],dd:2,defin:2,deliv:0,determin:2,diepenbeek:3,differ:[0,2],differenti:3,discuss:0,doubler:0,effici:0,elabor:2,equal:0,fig:2,flow:2,fo:2,fold:3,frac:2,g_:2,g_l:2,g_m:2,geno:3,ground:2,heavi:0,howev:[0,2],i_b:2,imped:2,implement:2,inductor:0,inform:3,input:2,intern:3,j:2,jan:3,jupyt:3,kei:3,ku:3,larg:0,lectur:3,leuven:3,level:0,licens:3,limit:0,load:[0,2],m1:2,maintain:2,major:2,make:0,measur:2,mit:3,moreov:0,need:[0,2],next:2,nmo:2,node:[0,2],notebook:3,obvious:2,omega:2,one:2,onli:[0,3],opposit:2,order:2,output:2,pleas:3,pmo:2,polar:2,possibl:0,power:[0,2],practic:2,presenc:0,progress:3,rather:0,red:2,refer:3,replac:2,resist:0,resistor:2,schemat:0,seen:2,sever:0,silicon:0,simpl:2,sourc:[0,2,3],stage:[0,3],step:2,still:3,support:3,t_1:2,t_3:2,theoret:2,thi:[0,2,3],those:0,toledo:3,tranistor:2,transform:0,transistor:2,transitor:2,typic:0,under:[2,3],upconvertor:0,us:[0,2,3],v_:2,voltag:3,we:[0,2],when:2,where:0,without:0,work:3},titles:["Capacitive voltage conversion","Differential Amplifiers","Folded cascode stage","Analog Design Techniques"],titleterms:{amplifi:1,analog:3,capacit:0,capita:3,cascod:2,chip:3,content:3,convers:0,design:3,differenti:1,fold:2,licenti:3,selecta:3,stage:2,tabl:3,techniqu:3,voltag:0}})