// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "09/13/2016 20:53:58"

// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module adder_32bits (
	A,
	B,
	salida,
	carryIn,
	overFlow);
input 	[31:0] A;
input 	[31:0] B;
output 	[31:0] salida;
input 	carryIn;
output 	overFlow;

// Design Ports Information
// salida[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[1]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[2]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[5]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[6]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[7]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[8]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[9]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[10]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[11]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[12]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[13]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[14]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[15]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[16]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[17]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[18]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[19]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[20]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[21]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[22]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[23]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[24]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[25]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[26]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[27]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[28]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[29]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[30]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// salida[31]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// overFlow	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// carryIn	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[0]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[0]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[1]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[1]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[2]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[3]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[3]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[4]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[4]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[5]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[5]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[6]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[6]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[7]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[8]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[8]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[9]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[9]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[10]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[10]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[11]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[11]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[12]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[12]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[13]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[13]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[14]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[14]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[15]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[15]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[16]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[16]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[17]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[17]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[18]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[18]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[19]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[19]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[20]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[20]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[21]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[21]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[22]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[22]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[23]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[23]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[24]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[24]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[25]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[25]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[26]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[26]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[27]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[27]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[28]	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[28]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[29]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[29]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[30]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[30]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// A[31]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// B[31]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Adder03|C[3]~4_combout ;
wire \Adder02|cout~5_combout ;
wire \Adder02|cout~combout ;
wire \Adder05|cout~0_combout ;
wire \Adder07|cout~0_combout ;
wire \carryIn~combout ;
wire \Adder01|C~3_combout ;
wire \Adder01|C[3]~2_combout ;
wire \Adder01|C[3]~5_combout ;
wire \Adder01|C[3]~6_combout ;
wire \Adder01|C~4_combout ;
wire \Adder01|cout~0_combout ;
wire \Adder01|cout~1_combout ;
wire \Adder01|cout~3_combout ;
wire \Adder01|cout~2_combout ;
wire \Adder01|cout~4_combout ;
wire \Adder02|C[1]~0_combout ;
wire \Adder02|C~2_combout ;
wire \Adder02|C[3]~1_combout ;
wire \Adder02|C~3_combout ;
wire \Adder02|C[3]~4_combout ;
wire \Adder02|C[3]~5_combout ;
wire \Adder02|cout~3_combout ;
wire \Adder02|cout~0_combout ;
wire \Adder02|cout~2_combout ;
wire \Adder02|cout~4_combout ;
wire \Adder02|cout~1_combout ;
wire \Adder03|C[1]~0_combout ;
wire \Adder03|C~2_combout ;
wire \Adder03|C[3]~1_combout ;
wire \Adder03|C~3_combout ;
wire \Adder03|C[3]~5_combout ;
wire \Adder03|cout~0_combout ;
wire \Adder03|cout~3_combout ;
wire \Adder03|cout~2_combout ;
wire \Adder03|cout~4_combout ;
wire \Adder03|cout~1_combout ;
wire \Adder04|C[1]~0_combout ;
wire \Adder04|C~2_combout ;
wire \Adder04|C[3]~1_combout ;
wire \Adder04|C[3]~4_combout ;
wire \Adder04|C~3_combout ;
wire \Adder04|C[3]~5_combout ;
wire \Adder04|cout~0_combout ;
wire \Adder04|cout~1_combout ;
wire \Adder04|cout~2_combout ;
wire \Adder04|cout~3_combout ;
wire \Adder04|cout~4_combout ;
wire \Adder05|C[1]~0_combout ;
wire \Adder05|C~2_combout ;
wire \Adder05|C~3_combout ;
wire \Adder05|C~1_combout ;
wire \Adder05|C~4_combout ;
wire \Adder05|C~5_combout ;
wire \Adder05|sum[3]~2_combout ;
wire \Adder05|sum[3]~3_combout ;
wire \Adder05|cout~1_combout ;
wire \Adder05|cout~2_combout ;
wire \Adder05|cout~3_combout ;
wire \Adder05|cout~4_combout ;
wire \Adder06|C[1]~0_combout ;
wire \Adder06|C~2_combout ;
wire \Adder06|C~3_combout ;
wire \Adder06|C~1_combout ;
wire \Adder06|C~4_combout ;
wire \Adder06|C~5_combout ;
wire \Adder06|sum[3]~2_combout ;
wire \Adder06|sum[3]~3_combout ;
wire \Adder06|cout~0_combout ;
wire \Adder06|cout~3_combout ;
wire \Adder06|cout~2_combout ;
wire \Adder06|cout~4_combout ;
wire \Adder06|cout~1_combout ;
wire \Adder07|C[1]~2_combout ;
wire \Adder07|C~4_combout ;
wire \Adder07|C~3_combout ;
wire \Adder07|C[3]~7_combout ;
wire \Adder07|C~5_combout ;
wire \Adder07|cout~1_combout ;
wire \Adder07|cout~3_combout ;
wire \Adder07|cout~2_combout ;
wire \Adder07|cout~4_combout ;
wire \Adder08|C[1]~0_combout ;
wire \Adder08|C~2_combout ;
wire \Adder08|C~1_combout ;
wire \Adder08|sum[3]~9_combout ;
wire \Adder08|C~3_combout ;
wire \Adder08|sum[3]~8_combout ;
wire \Adder08|cout~0_combout ;
wire \Adder08|cout~1_combout ;
wire \Adder08|cout~2_combout ;
wire \Adder08|cout~3_combout ;
wire [3:0] \Adder02|sum ;
wire [3:0] \Adder02|P ;
wire [3:0] \Adder03|sum ;
wire [3:0] \Adder03|P ;
wire [3:0] \Adder04|sum ;
wire [3:0] \Adder04|P ;
wire [3:0] \Adder05|sum ;
wire [3:0] \Adder06|sum ;
wire [3:0] \Adder07|sum ;
wire [3:0] \Adder07|C ;
wire [3:0] \Adder07|P ;
wire [3:0] \Adder08|sum ;
wire [3:0] \Adder08|P ;
wire [3:0] \Adder01|sum ;
wire [3:0] \Adder01|P ;
wire [31:0] \B~combout ;
wire [31:0] \A~combout ;


// Location: LCCOMB_X94_Y27_N6
cycloneii_lcell_comb \Adder03|C[3]~4 (
// Equation(s):
// \Adder03|C[3]~4_combout  = (\B~combout [8] & ((\Adder02|cout~4_combout ) # ((\Adder02|cout~1_combout ) # (\A~combout [8])))) # (!\B~combout [8] & (\A~combout [8] & ((\Adder02|cout~4_combout ) # (\Adder02|cout~1_combout ))))

	.dataa(\Adder02|cout~4_combout ),
	.datab(\B~combout [8]),
	.datac(\Adder02|cout~1_combout ),
	.datad(\A~combout [8]),
	.cin(gnd),
	.combout(\Adder03|C[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|C[3]~4 .lut_mask = 16'hFEC8;
defparam \Adder03|C[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N26
cycloneii_lcell_comb \Adder02|cout~5 (
// Equation(s):
// \Adder02|cout~5_combout  = (\Adder02|cout~0_combout  & (\Adder02|P [1] & (\B~combout [4] $ (\A~combout [4]))))

	.dataa(\B~combout [4]),
	.datab(\A~combout [4]),
	.datac(\Adder02|cout~0_combout ),
	.datad(\Adder02|P [1]),
	.cin(gnd),
	.combout(\Adder02|cout~5_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|cout~5 .lut_mask = 16'h6000;
defparam \Adder02|cout~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N12
cycloneii_lcell_comb \Adder02|cout (
// Equation(s):
// \Adder02|cout~combout  = (\Adder02|cout~4_combout ) # ((\Adder02|cout~5_combout  & ((\Adder01|cout~4_combout ) # (\Adder01|cout~1_combout ))))

	.dataa(\Adder01|cout~4_combout ),
	.datab(\Adder02|cout~5_combout ),
	.datac(\Adder02|cout~4_combout ),
	.datad(\Adder01|cout~1_combout ),
	.cin(gnd),
	.combout(\Adder02|cout~combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|cout .lut_mask = 16'hFCF8;
defparam \Adder02|cout .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N24
cycloneii_lcell_comb \Adder05|cout~0 (
// Equation(s):
// \Adder05|cout~0_combout  = (\B~combout [18] & (!\A~combout [18] & (\A~combout [19] $ (\B~combout [19])))) # (!\B~combout [18] & (\A~combout [18] & (\A~combout [19] $ (\B~combout [19]))))

	.dataa(\B~combout [18]),
	.datab(\A~combout [19]),
	.datac(\B~combout [19]),
	.datad(\A~combout [18]),
	.cin(gnd),
	.combout(\Adder05|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|cout~0 .lut_mask = 16'h1428;
defparam \Adder05|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N10
cycloneii_lcell_comb \Adder07|cout~0 (
// Equation(s):
// \Adder07|cout~0_combout  = (\A~combout [26] & (!\B~combout [26] & (\A~combout [27] $ (\B~combout [27])))) # (!\A~combout [26] & (\B~combout [26] & (\A~combout [27] $ (\B~combout [27]))))

	.dataa(\A~combout [26]),
	.datab(\A~combout [27]),
	.datac(\B~combout [27]),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\Adder07|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|cout~0 .lut_mask = 16'h1428;
defparam \Adder07|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[10]));
// synopsys translate_off
defparam \A[10]~I .input_async_reset = "none";
defparam \A[10]~I .input_power_up = "low";
defparam \A[10]~I .input_register_mode = "none";
defparam \A[10]~I .input_sync_reset = "none";
defparam \A[10]~I .oe_async_reset = "none";
defparam \A[10]~I .oe_power_up = "low";
defparam \A[10]~I .oe_register_mode = "none";
defparam \A[10]~I .oe_sync_reset = "none";
defparam \A[10]~I .operation_mode = "input";
defparam \A[10]~I .output_async_reset = "none";
defparam \A[10]~I .output_power_up = "low";
defparam \A[10]~I .output_register_mode = "none";
defparam \A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[0]));
// synopsys translate_off
defparam \B[0]~I .input_async_reset = "none";
defparam \B[0]~I .input_power_up = "low";
defparam \B[0]~I .input_register_mode = "none";
defparam \B[0]~I .input_sync_reset = "none";
defparam \B[0]~I .oe_async_reset = "none";
defparam \B[0]~I .oe_power_up = "low";
defparam \B[0]~I .oe_register_mode = "none";
defparam \B[0]~I .oe_sync_reset = "none";
defparam \B[0]~I .operation_mode = "input";
defparam \B[0]~I .output_async_reset = "none";
defparam \B[0]~I .output_power_up = "low";
defparam \B[0]~I .output_register_mode = "none";
defparam \B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \carryIn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\carryIn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(carryIn));
// synopsys translate_off
defparam \carryIn~I .input_async_reset = "none";
defparam \carryIn~I .input_power_up = "low";
defparam \carryIn~I .input_register_mode = "none";
defparam \carryIn~I .input_sync_reset = "none";
defparam \carryIn~I .oe_async_reset = "none";
defparam \carryIn~I .oe_power_up = "low";
defparam \carryIn~I .oe_register_mode = "none";
defparam \carryIn~I .oe_sync_reset = "none";
defparam \carryIn~I .operation_mode = "input";
defparam \carryIn~I .output_async_reset = "none";
defparam \carryIn~I .output_power_up = "low";
defparam \carryIn~I .output_register_mode = "none";
defparam \carryIn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[0]));
// synopsys translate_off
defparam \A[0]~I .input_async_reset = "none";
defparam \A[0]~I .input_power_up = "low";
defparam \A[0]~I .input_register_mode = "none";
defparam \A[0]~I .input_sync_reset = "none";
defparam \A[0]~I .oe_async_reset = "none";
defparam \A[0]~I .oe_power_up = "low";
defparam \A[0]~I .oe_register_mode = "none";
defparam \A[0]~I .oe_sync_reset = "none";
defparam \A[0]~I .operation_mode = "input";
defparam \A[0]~I .output_async_reset = "none";
defparam \A[0]~I .output_power_up = "low";
defparam \A[0]~I .output_register_mode = "none";
defparam \A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N16
cycloneii_lcell_comb \Adder01|sum[0] (
// Equation(s):
// \Adder01|sum [0] = \B~combout [0] $ (\carryIn~combout  $ (\A~combout [0]))

	.dataa(\B~combout [0]),
	.datab(\carryIn~combout ),
	.datac(vcc),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\Adder01|sum [0]),
	.cout());
// synopsys translate_off
defparam \Adder01|sum[0] .lut_mask = 16'h9966;
defparam \Adder01|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[1]));
// synopsys translate_off
defparam \B[1]~I .input_async_reset = "none";
defparam \B[1]~I .input_power_up = "low";
defparam \B[1]~I .input_register_mode = "none";
defparam \B[1]~I .input_sync_reset = "none";
defparam \B[1]~I .oe_async_reset = "none";
defparam \B[1]~I .oe_power_up = "low";
defparam \B[1]~I .oe_register_mode = "none";
defparam \B[1]~I .oe_sync_reset = "none";
defparam \B[1]~I .operation_mode = "input";
defparam \B[1]~I .output_async_reset = "none";
defparam \B[1]~I .output_power_up = "low";
defparam \B[1]~I .output_register_mode = "none";
defparam \B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[1]));
// synopsys translate_off
defparam \A[1]~I .input_async_reset = "none";
defparam \A[1]~I .input_power_up = "low";
defparam \A[1]~I .input_register_mode = "none";
defparam \A[1]~I .input_sync_reset = "none";
defparam \A[1]~I .oe_async_reset = "none";
defparam \A[1]~I .oe_power_up = "low";
defparam \A[1]~I .oe_register_mode = "none";
defparam \A[1]~I .oe_sync_reset = "none";
defparam \A[1]~I .operation_mode = "input";
defparam \A[1]~I .output_async_reset = "none";
defparam \A[1]~I .output_power_up = "low";
defparam \A[1]~I .output_register_mode = "none";
defparam \A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N26
cycloneii_lcell_comb \Adder01|P[1] (
// Equation(s):
// \Adder01|P [1] = \B~combout [1] $ (\A~combout [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [1]),
	.datad(\A~combout [1]),
	.cin(gnd),
	.combout(\Adder01|P [1]),
	.cout());
// synopsys translate_off
defparam \Adder01|P[1] .lut_mask = 16'h0FF0;
defparam \Adder01|P[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N28
cycloneii_lcell_comb \Adder01|sum[1] (
// Equation(s):
// \Adder01|sum [1] = \Adder01|P [1] $ (((\A~combout [0] & ((\carryIn~combout ) # (\B~combout [0]))) # (!\A~combout [0] & (\carryIn~combout  & \B~combout [0]))))

	.dataa(\A~combout [0]),
	.datab(\carryIn~combout ),
	.datac(\B~combout [0]),
	.datad(\Adder01|P [1]),
	.cin(gnd),
	.combout(\Adder01|sum [1]),
	.cout());
// synopsys translate_off
defparam \Adder01|sum[1] .lut_mask = 16'h17E8;
defparam \Adder01|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N8
cycloneii_lcell_comb \Adder01|C~3 (
// Equation(s):
// \Adder01|C~3_combout  = (\A~combout [1] & ((\B~combout [1]) # ((\B~combout [0] & \A~combout [0])))) # (!\A~combout [1] & (\B~combout [0] & (\B~combout [1] & \A~combout [0])))

	.dataa(\B~combout [0]),
	.datab(\A~combout [1]),
	.datac(\B~combout [1]),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\Adder01|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|C~3 .lut_mask = 16'hE8C0;
defparam \Adder01|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N14
cycloneii_lcell_comb \Adder01|C[3]~2 (
// Equation(s):
// \Adder01|C[3]~2_combout  = (\carryIn~combout  & (\B~combout [0] $ (\A~combout [0])))

	.dataa(\B~combout [0]),
	.datab(\carryIn~combout ),
	.datac(vcc),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\Adder01|C[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|C[3]~2 .lut_mask = 16'h4488;
defparam \Adder01|C[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[2]));
// synopsys translate_off
defparam \B[2]~I .input_async_reset = "none";
defparam \B[2]~I .input_power_up = "low";
defparam \B[2]~I .input_register_mode = "none";
defparam \B[2]~I .input_sync_reset = "none";
defparam \B[2]~I .oe_async_reset = "none";
defparam \B[2]~I .oe_power_up = "low";
defparam \B[2]~I .oe_register_mode = "none";
defparam \B[2]~I .oe_sync_reset = "none";
defparam \B[2]~I .operation_mode = "input";
defparam \B[2]~I .output_async_reset = "none";
defparam \B[2]~I .output_power_up = "low";
defparam \B[2]~I .output_register_mode = "none";
defparam \B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[2]));
// synopsys translate_off
defparam \A[2]~I .input_async_reset = "none";
defparam \A[2]~I .input_power_up = "low";
defparam \A[2]~I .input_register_mode = "none";
defparam \A[2]~I .input_sync_reset = "none";
defparam \A[2]~I .oe_async_reset = "none";
defparam \A[2]~I .oe_power_up = "low";
defparam \A[2]~I .oe_register_mode = "none";
defparam \A[2]~I .oe_sync_reset = "none";
defparam \A[2]~I .operation_mode = "input";
defparam \A[2]~I .output_async_reset = "none";
defparam \A[2]~I .output_power_up = "low";
defparam \A[2]~I .output_register_mode = "none";
defparam \A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N18
cycloneii_lcell_comb \Adder01|P[2] (
// Equation(s):
// \Adder01|P [2] = \B~combout [2] $ (\A~combout [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [2]),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Adder01|P [2]),
	.cout());
// synopsys translate_off
defparam \Adder01|P[2] .lut_mask = 16'h0FF0;
defparam \Adder01|P[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N20
cycloneii_lcell_comb \Adder01|sum[2] (
// Equation(s):
// \Adder01|sum [2] = \Adder01|P [2] $ (((\Adder01|C~3_combout ) # ((\Adder01|P [1] & \Adder01|C[3]~2_combout ))))

	.dataa(\Adder01|C~3_combout ),
	.datab(\Adder01|P [1]),
	.datac(\Adder01|C[3]~2_combout ),
	.datad(\Adder01|P [2]),
	.cin(gnd),
	.combout(\Adder01|sum [2]),
	.cout());
// synopsys translate_off
defparam \Adder01|sum[2] .lut_mask = 16'h15EA;
defparam \Adder01|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[3]));
// synopsys translate_off
defparam \A[3]~I .input_async_reset = "none";
defparam \A[3]~I .input_power_up = "low";
defparam \A[3]~I .input_register_mode = "none";
defparam \A[3]~I .input_sync_reset = "none";
defparam \A[3]~I .oe_async_reset = "none";
defparam \A[3]~I .oe_power_up = "low";
defparam \A[3]~I .oe_register_mode = "none";
defparam \A[3]~I .oe_sync_reset = "none";
defparam \A[3]~I .operation_mode = "input";
defparam \A[3]~I .output_async_reset = "none";
defparam \A[3]~I .output_power_up = "low";
defparam \A[3]~I .output_register_mode = "none";
defparam \A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N24
cycloneii_lcell_comb \Adder01|C[3]~5 (
// Equation(s):
// \Adder01|C[3]~5_combout  = (\B~combout [1] & (!\A~combout [1] & (\A~combout [2] $ (\B~combout [2])))) # (!\B~combout [1] & (\A~combout [1] & (\A~combout [2] $ (\B~combout [2]))))

	.dataa(\B~combout [1]),
	.datab(\A~combout [2]),
	.datac(\B~combout [2]),
	.datad(\A~combout [1]),
	.cin(gnd),
	.combout(\Adder01|C[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|C[3]~5 .lut_mask = 16'h1428;
defparam \Adder01|C[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N22
cycloneii_lcell_comb \Adder01|C[3]~6 (
// Equation(s):
// \Adder01|C[3]~6_combout  = (\Adder01|C[3]~5_combout  & ((\B~combout [0] & ((\carryIn~combout ) # (\A~combout [0]))) # (!\B~combout [0] & (\carryIn~combout  & \A~combout [0]))))

	.dataa(\B~combout [0]),
	.datab(\carryIn~combout ),
	.datac(\Adder01|C[3]~5_combout ),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\Adder01|C[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|C[3]~6 .lut_mask = 16'hE080;
defparam \Adder01|C[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[3]));
// synopsys translate_off
defparam \B[3]~I .input_async_reset = "none";
defparam \B[3]~I .input_power_up = "low";
defparam \B[3]~I .input_register_mode = "none";
defparam \B[3]~I .input_sync_reset = "none";
defparam \B[3]~I .oe_async_reset = "none";
defparam \B[3]~I .oe_power_up = "low";
defparam \B[3]~I .oe_register_mode = "none";
defparam \B[3]~I .oe_sync_reset = "none";
defparam \B[3]~I .operation_mode = "input";
defparam \B[3]~I .output_async_reset = "none";
defparam \B[3]~I .output_power_up = "low";
defparam \B[3]~I .output_register_mode = "none";
defparam \B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N30
cycloneii_lcell_comb \Adder01|C~4 (
// Equation(s):
// \Adder01|C~4_combout  = (\A~combout [2] & ((\B~combout [2]) # ((\B~combout [1] & \A~combout [1])))) # (!\A~combout [2] & (\B~combout [1] & (\B~combout [2] & \A~combout [1])))

	.dataa(\B~combout [1]),
	.datab(\A~combout [2]),
	.datac(\B~combout [2]),
	.datad(\A~combout [1]),
	.cin(gnd),
	.combout(\Adder01|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|C~4 .lut_mask = 16'hE8C0;
defparam \Adder01|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N10
cycloneii_lcell_comb \Adder01|sum[3] (
// Equation(s):
// \Adder01|sum [3] = \A~combout [3] $ (\B~combout [3] $ (((\Adder01|C[3]~6_combout ) # (\Adder01|C~4_combout ))))

	.dataa(\A~combout [3]),
	.datab(\Adder01|C[3]~6_combout ),
	.datac(\B~combout [3]),
	.datad(\Adder01|C~4_combout ),
	.cin(gnd),
	.combout(\Adder01|sum [3]),
	.cout());
// synopsys translate_off
defparam \Adder01|sum[3] .lut_mask = 16'hA596;
defparam \Adder01|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N12
cycloneii_lcell_comb \Adder01|cout~0 (
// Equation(s):
// \Adder01|cout~0_combout  = (\B~combout [3] & (!\A~combout [3] & (\B~combout [2] $ (\A~combout [2])))) # (!\B~combout [3] & (\A~combout [3] & (\B~combout [2] $ (\A~combout [2]))))

	.dataa(\B~combout [3]),
	.datab(\A~combout [3]),
	.datac(\B~combout [2]),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Adder01|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|cout~0 .lut_mask = 16'h0660;
defparam \Adder01|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N6
cycloneii_lcell_comb \Adder01|cout~1 (
// Equation(s):
// \Adder01|cout~1_combout  = (\Adder01|C[3]~2_combout  & (\Adder01|cout~0_combout  & (\B~combout [1] $ (\A~combout [1]))))

	.dataa(\B~combout [1]),
	.datab(\A~combout [1]),
	.datac(\Adder01|C[3]~2_combout ),
	.datad(\Adder01|cout~0_combout ),
	.cin(gnd),
	.combout(\Adder01|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|cout~1 .lut_mask = 16'h6000;
defparam \Adder01|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[4]));
// synopsys translate_off
defparam \A[4]~I .input_async_reset = "none";
defparam \A[4]~I .input_power_up = "low";
defparam \A[4]~I .input_register_mode = "none";
defparam \A[4]~I .input_sync_reset = "none";
defparam \A[4]~I .oe_async_reset = "none";
defparam \A[4]~I .oe_power_up = "low";
defparam \A[4]~I .oe_register_mode = "none";
defparam \A[4]~I .oe_sync_reset = "none";
defparam \A[4]~I .operation_mode = "input";
defparam \A[4]~I .output_async_reset = "none";
defparam \A[4]~I .output_power_up = "low";
defparam \A[4]~I .output_register_mode = "none";
defparam \A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[4]));
// synopsys translate_off
defparam \B[4]~I .input_async_reset = "none";
defparam \B[4]~I .input_power_up = "low";
defparam \B[4]~I .input_register_mode = "none";
defparam \B[4]~I .input_sync_reset = "none";
defparam \B[4]~I .oe_async_reset = "none";
defparam \B[4]~I .oe_power_up = "low";
defparam \B[4]~I .oe_register_mode = "none";
defparam \B[4]~I .oe_sync_reset = "none";
defparam \B[4]~I .operation_mode = "input";
defparam \B[4]~I .output_async_reset = "none";
defparam \B[4]~I .output_power_up = "low";
defparam \B[4]~I .output_register_mode = "none";
defparam \B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N2
cycloneii_lcell_comb \Adder01|cout~3 (
// Equation(s):
// \Adder01|cout~3_combout  = (\A~combout [1] & ((\B~combout [1]) # ((\B~combout [0] & \A~combout [0])))) # (!\A~combout [1] & (\B~combout [0] & (\B~combout [1] & \A~combout [0])))

	.dataa(\B~combout [0]),
	.datab(\A~combout [1]),
	.datac(\B~combout [1]),
	.datad(\A~combout [0]),
	.cin(gnd),
	.combout(\Adder01|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|cout~3 .lut_mask = 16'hE8C0;
defparam \Adder01|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N0
cycloneii_lcell_comb \Adder01|cout~2 (
// Equation(s):
// \Adder01|cout~2_combout  = (\B~combout [3] & ((\A~combout [3]) # ((\B~combout [2] & \A~combout [2])))) # (!\B~combout [3] & (\A~combout [3] & (\B~combout [2] & \A~combout [2])))

	.dataa(\B~combout [3]),
	.datab(\A~combout [3]),
	.datac(\B~combout [2]),
	.datad(\A~combout [2]),
	.cin(gnd),
	.combout(\Adder01|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|cout~2 .lut_mask = 16'hE888;
defparam \Adder01|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y17_N4
cycloneii_lcell_comb \Adder01|cout~4 (
// Equation(s):
// \Adder01|cout~4_combout  = (\Adder01|cout~2_combout ) # ((\Adder01|cout~0_combout  & \Adder01|cout~3_combout ))

	.dataa(\Adder01|cout~0_combout ),
	.datab(\Adder01|cout~3_combout ),
	.datac(vcc),
	.datad(\Adder01|cout~2_combout ),
	.cin(gnd),
	.combout(\Adder01|cout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder01|cout~4 .lut_mask = 16'hFF88;
defparam \Adder01|cout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N0
cycloneii_lcell_comb \Adder02|sum[0] (
// Equation(s):
// \Adder02|sum [0] = \A~combout [4] $ (\B~combout [4] $ (((\Adder01|cout~1_combout ) # (\Adder01|cout~4_combout ))))

	.dataa(\Adder01|cout~1_combout ),
	.datab(\A~combout [4]),
	.datac(\B~combout [4]),
	.datad(\Adder01|cout~4_combout ),
	.cin(gnd),
	.combout(\Adder02|sum [0]),
	.cout());
// synopsys translate_off
defparam \Adder02|sum[0] .lut_mask = 16'hC396;
defparam \Adder02|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N20
cycloneii_lcell_comb \Adder02|C[1]~0 (
// Equation(s):
// \Adder02|C[1]~0_combout  = (\A~combout [4] & ((\Adder01|cout~1_combout ) # ((\B~combout [4]) # (\Adder01|cout~4_combout )))) # (!\A~combout [4] & (\B~combout [4] & ((\Adder01|cout~1_combout ) # (\Adder01|cout~4_combout ))))

	.dataa(\Adder01|cout~1_combout ),
	.datab(\A~combout [4]),
	.datac(\B~combout [4]),
	.datad(\Adder01|cout~4_combout ),
	.cin(gnd),
	.combout(\Adder02|C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|C[1]~0 .lut_mask = 16'hFCE8;
defparam \Adder02|C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[5]));
// synopsys translate_off
defparam \B[5]~I .input_async_reset = "none";
defparam \B[5]~I .input_power_up = "low";
defparam \B[5]~I .input_register_mode = "none";
defparam \B[5]~I .input_sync_reset = "none";
defparam \B[5]~I .oe_async_reset = "none";
defparam \B[5]~I .oe_power_up = "low";
defparam \B[5]~I .oe_register_mode = "none";
defparam \B[5]~I .oe_sync_reset = "none";
defparam \B[5]~I .operation_mode = "input";
defparam \B[5]~I .output_async_reset = "none";
defparam \B[5]~I .output_power_up = "low";
defparam \B[5]~I .output_register_mode = "none";
defparam \B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[5]));
// synopsys translate_off
defparam \A[5]~I .input_async_reset = "none";
defparam \A[5]~I .input_power_up = "low";
defparam \A[5]~I .input_register_mode = "none";
defparam \A[5]~I .input_sync_reset = "none";
defparam \A[5]~I .oe_async_reset = "none";
defparam \A[5]~I .oe_power_up = "low";
defparam \A[5]~I .oe_register_mode = "none";
defparam \A[5]~I .oe_sync_reset = "none";
defparam \A[5]~I .operation_mode = "input";
defparam \A[5]~I .output_async_reset = "none";
defparam \A[5]~I .output_power_up = "low";
defparam \A[5]~I .output_register_mode = "none";
defparam \A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N6
cycloneii_lcell_comb \Adder02|sum[1] (
// Equation(s):
// \Adder02|sum [1] = \Adder02|C[1]~0_combout  $ (\B~combout [5] $ (\A~combout [5]))

	.dataa(\Adder02|C[1]~0_combout ),
	.datab(\B~combout [5]),
	.datac(\A~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder02|sum [1]),
	.cout());
// synopsys translate_off
defparam \Adder02|sum[1] .lut_mask = 16'h9696;
defparam \Adder02|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N24
cycloneii_lcell_comb \Adder02|C~2 (
// Equation(s):
// \Adder02|C~2_combout  = (\B~combout [5] & ((\A~combout [5]) # ((\B~combout [4] & \A~combout [4])))) # (!\B~combout [5] & (\B~combout [4] & (\A~combout [5] & \A~combout [4])))

	.dataa(\B~combout [4]),
	.datab(\B~combout [5]),
	.datac(\A~combout [5]),
	.datad(\A~combout [4]),
	.cin(gnd),
	.combout(\Adder02|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|C~2 .lut_mask = 16'hE8C0;
defparam \Adder02|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[6]));
// synopsys translate_off
defparam \A[6]~I .input_async_reset = "none";
defparam \A[6]~I .input_power_up = "low";
defparam \A[6]~I .input_register_mode = "none";
defparam \A[6]~I .input_sync_reset = "none";
defparam \A[6]~I .oe_async_reset = "none";
defparam \A[6]~I .oe_power_up = "low";
defparam \A[6]~I .oe_register_mode = "none";
defparam \A[6]~I .oe_sync_reset = "none";
defparam \A[6]~I .operation_mode = "input";
defparam \A[6]~I .output_async_reset = "none";
defparam \A[6]~I .output_power_up = "low";
defparam \A[6]~I .output_register_mode = "none";
defparam \A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N2
cycloneii_lcell_comb \Adder02|P[2] (
// Equation(s):
// \Adder02|P [2] = \B~combout [6] $ (\A~combout [6])

	.dataa(\B~combout [6]),
	.datab(vcc),
	.datac(\A~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder02|P [2]),
	.cout());
// synopsys translate_off
defparam \Adder02|P[2] .lut_mask = 16'h5A5A;
defparam \Adder02|P[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N14
cycloneii_lcell_comb \Adder02|C[3]~1 (
// Equation(s):
// \Adder02|C[3]~1_combout  = (\Adder01|cout~1_combout  & (\A~combout [4] $ ((\B~combout [4])))) # (!\Adder01|cout~1_combout  & (\Adder01|cout~4_combout  & (\A~combout [4] $ (\B~combout [4]))))

	.dataa(\Adder01|cout~1_combout ),
	.datab(\A~combout [4]),
	.datac(\B~combout [4]),
	.datad(\Adder01|cout~4_combout ),
	.cin(gnd),
	.combout(\Adder02|C[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|C[3]~1 .lut_mask = 16'h3C28;
defparam \Adder02|C[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N18
cycloneii_lcell_comb \Adder02|P[1] (
// Equation(s):
// \Adder02|P [1] = \A~combout [5] $ (\B~combout [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [5]),
	.datad(\B~combout [5]),
	.cin(gnd),
	.combout(\Adder02|P [1]),
	.cout());
// synopsys translate_off
defparam \Adder02|P[1] .lut_mask = 16'h0FF0;
defparam \Adder02|P[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N28
cycloneii_lcell_comb \Adder02|sum[2] (
// Equation(s):
// \Adder02|sum [2] = \Adder02|P [2] $ (((\Adder02|C~2_combout ) # ((\Adder02|C[3]~1_combout  & \Adder02|P [1]))))

	.dataa(\Adder02|C~2_combout ),
	.datab(\Adder02|P [2]),
	.datac(\Adder02|C[3]~1_combout ),
	.datad(\Adder02|P [1]),
	.cin(gnd),
	.combout(\Adder02|sum [2]),
	.cout());
// synopsys translate_off
defparam \Adder02|sum[2] .lut_mask = 16'h3666;
defparam \Adder02|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[7]));
// synopsys translate_off
defparam \A[7]~I .input_async_reset = "none";
defparam \A[7]~I .input_power_up = "low";
defparam \A[7]~I .input_register_mode = "none";
defparam \A[7]~I .input_sync_reset = "none";
defparam \A[7]~I .oe_async_reset = "none";
defparam \A[7]~I .oe_power_up = "low";
defparam \A[7]~I .oe_register_mode = "none";
defparam \A[7]~I .oe_sync_reset = "none";
defparam \A[7]~I .operation_mode = "input";
defparam \A[7]~I .output_async_reset = "none";
defparam \A[7]~I .output_power_up = "low";
defparam \A[7]~I .output_register_mode = "none";
defparam \A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[7]));
// synopsys translate_off
defparam \B[7]~I .input_async_reset = "none";
defparam \B[7]~I .input_power_up = "low";
defparam \B[7]~I .input_register_mode = "none";
defparam \B[7]~I .input_sync_reset = "none";
defparam \B[7]~I .oe_async_reset = "none";
defparam \B[7]~I .oe_power_up = "low";
defparam \B[7]~I .oe_register_mode = "none";
defparam \B[7]~I .oe_sync_reset = "none";
defparam \B[7]~I .operation_mode = "input";
defparam \B[7]~I .output_async_reset = "none";
defparam \B[7]~I .output_power_up = "low";
defparam \B[7]~I .output_register_mode = "none";
defparam \B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[6]));
// synopsys translate_off
defparam \B[6]~I .input_async_reset = "none";
defparam \B[6]~I .input_power_up = "low";
defparam \B[6]~I .input_register_mode = "none";
defparam \B[6]~I .input_sync_reset = "none";
defparam \B[6]~I .oe_async_reset = "none";
defparam \B[6]~I .oe_power_up = "low";
defparam \B[6]~I .oe_register_mode = "none";
defparam \B[6]~I .oe_sync_reset = "none";
defparam \B[6]~I .operation_mode = "input";
defparam \B[6]~I .output_async_reset = "none";
defparam \B[6]~I .output_power_up = "low";
defparam \B[6]~I .output_register_mode = "none";
defparam \B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N30
cycloneii_lcell_comb \Adder02|C~3 (
// Equation(s):
// \Adder02|C~3_combout  = (\A~combout [6] & ((\B~combout [6]) # ((\B~combout [5] & \A~combout [5])))) # (!\A~combout [6] & (\B~combout [5] & (\B~combout [6] & \A~combout [5])))

	.dataa(\A~combout [6]),
	.datab(\B~combout [5]),
	.datac(\B~combout [6]),
	.datad(\A~combout [5]),
	.cin(gnd),
	.combout(\Adder02|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|C~3 .lut_mask = 16'hE8A0;
defparam \Adder02|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N8
cycloneii_lcell_comb \Adder02|C[3]~4 (
// Equation(s):
// \Adder02|C[3]~4_combout  = (\A~combout [4] & ((\Adder01|cout~1_combout ) # ((\B~combout [4]) # (\Adder01|cout~4_combout )))) # (!\A~combout [4] & (\B~combout [4] & ((\Adder01|cout~1_combout ) # (\Adder01|cout~4_combout ))))

	.dataa(\Adder01|cout~1_combout ),
	.datab(\A~combout [4]),
	.datac(\B~combout [4]),
	.datad(\Adder01|cout~4_combout ),
	.cin(gnd),
	.combout(\Adder02|C[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|C[3]~4 .lut_mask = 16'hFCE8;
defparam \Adder02|C[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N10
cycloneii_lcell_comb \Adder02|C[3]~5 (
// Equation(s):
// \Adder02|C[3]~5_combout  = (\Adder02|C~3_combout ) # ((\Adder02|P [1] & (\Adder02|C[3]~4_combout  & \Adder02|P [2])))

	.dataa(\Adder02|P [1]),
	.datab(\Adder02|C~3_combout ),
	.datac(\Adder02|C[3]~4_combout ),
	.datad(\Adder02|P [2]),
	.cin(gnd),
	.combout(\Adder02|C[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|C[3]~5 .lut_mask = 16'hECCC;
defparam \Adder02|C[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N0
cycloneii_lcell_comb \Adder02|sum[3] (
// Equation(s):
// \Adder02|sum [3] = \A~combout [7] $ (\B~combout [7] $ (\Adder02|C[3]~5_combout ))

	.dataa(vcc),
	.datab(\A~combout [7]),
	.datac(\B~combout [7]),
	.datad(\Adder02|C[3]~5_combout ),
	.cin(gnd),
	.combout(\Adder02|sum [3]),
	.cout());
// synopsys translate_off
defparam \Adder02|sum[3] .lut_mask = 16'hC33C;
defparam \Adder02|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N22
cycloneii_lcell_comb \Adder02|cout~3 (
// Equation(s):
// \Adder02|cout~3_combout  = (\B~combout [5] & ((\A~combout [5]) # ((\B~combout [4] & \A~combout [4])))) # (!\B~combout [5] & (\B~combout [4] & (\A~combout [5] & \A~combout [4])))

	.dataa(\B~combout [4]),
	.datab(\B~combout [5]),
	.datac(\A~combout [5]),
	.datad(\A~combout [4]),
	.cin(gnd),
	.combout(\Adder02|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|cout~3 .lut_mask = 16'hE8C0;
defparam \Adder02|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N10
cycloneii_lcell_comb \Adder02|cout~0 (
// Equation(s):
// \Adder02|cout~0_combout  = (\A~combout [6] & (!\B~combout [6] & (\B~combout [7] $ (\A~combout [7])))) # (!\A~combout [6] & (\B~combout [6] & (\B~combout [7] $ (\A~combout [7]))))

	.dataa(\A~combout [6]),
	.datab(\B~combout [6]),
	.datac(\B~combout [7]),
	.datad(\A~combout [7]),
	.cin(gnd),
	.combout(\Adder02|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|cout~0 .lut_mask = 16'h0660;
defparam \Adder02|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y36_N12
cycloneii_lcell_comb \Adder02|cout~2 (
// Equation(s):
// \Adder02|cout~2_combout  = (\B~combout [7] & ((\A~combout [7]) # ((\A~combout [6] & \B~combout [6])))) # (!\B~combout [7] & (\A~combout [6] & (\B~combout [6] & \A~combout [7])))

	.dataa(\A~combout [6]),
	.datab(\B~combout [6]),
	.datac(\B~combout [7]),
	.datad(\A~combout [7]),
	.cin(gnd),
	.combout(\Adder02|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|cout~2 .lut_mask = 16'hF880;
defparam \Adder02|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
cycloneii_lcell_comb \Adder02|cout~4 (
// Equation(s):
// \Adder02|cout~4_combout  = (\Adder02|cout~2_combout ) # ((\Adder02|cout~3_combout  & \Adder02|cout~0_combout ))

	.dataa(vcc),
	.datab(\Adder02|cout~3_combout ),
	.datac(\Adder02|cout~0_combout ),
	.datad(\Adder02|cout~2_combout ),
	.cin(gnd),
	.combout(\Adder02|cout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|cout~4 .lut_mask = 16'hFFC0;
defparam \Adder02|cout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[8]));
// synopsys translate_off
defparam \B[8]~I .input_async_reset = "none";
defparam \B[8]~I .input_power_up = "low";
defparam \B[8]~I .input_register_mode = "none";
defparam \B[8]~I .input_sync_reset = "none";
defparam \B[8]~I .oe_async_reset = "none";
defparam \B[8]~I .oe_power_up = "low";
defparam \B[8]~I .oe_register_mode = "none";
defparam \B[8]~I .oe_sync_reset = "none";
defparam \B[8]~I .operation_mode = "input";
defparam \B[8]~I .output_async_reset = "none";
defparam \B[8]~I .output_power_up = "low";
defparam \B[8]~I .output_register_mode = "none";
defparam \B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N4
cycloneii_lcell_comb \Adder02|cout~1 (
// Equation(s):
// \Adder02|cout~1_combout  = (\Adder02|cout~0_combout  & (\Adder02|C[3]~1_combout  & (\B~combout [5] $ (\A~combout [5]))))

	.dataa(\Adder02|cout~0_combout ),
	.datab(\B~combout [5]),
	.datac(\Adder02|C[3]~1_combout ),
	.datad(\A~combout [5]),
	.cin(gnd),
	.combout(\Adder02|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder02|cout~1 .lut_mask = 16'h2080;
defparam \Adder02|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[8]));
// synopsys translate_off
defparam \A[8]~I .input_async_reset = "none";
defparam \A[8]~I .input_power_up = "low";
defparam \A[8]~I .input_register_mode = "none";
defparam \A[8]~I .input_sync_reset = "none";
defparam \A[8]~I .oe_async_reset = "none";
defparam \A[8]~I .oe_power_up = "low";
defparam \A[8]~I .oe_register_mode = "none";
defparam \A[8]~I .oe_sync_reset = "none";
defparam \A[8]~I .operation_mode = "input";
defparam \A[8]~I .output_async_reset = "none";
defparam \A[8]~I .output_power_up = "low";
defparam \A[8]~I .output_register_mode = "none";
defparam \A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N16
cycloneii_lcell_comb \Adder03|sum[0] (
// Equation(s):
// \Adder03|sum [0] = \B~combout [8] $ (\A~combout [8] $ (((\Adder02|cout~4_combout ) # (\Adder02|cout~1_combout ))))

	.dataa(\Adder02|cout~4_combout ),
	.datab(\B~combout [8]),
	.datac(\Adder02|cout~1_combout ),
	.datad(\A~combout [8]),
	.cin(gnd),
	.combout(\Adder03|sum [0]),
	.cout());
// synopsys translate_off
defparam \Adder03|sum[0] .lut_mask = 16'hC936;
defparam \Adder03|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N2
cycloneii_lcell_comb \Adder03|C[1]~0 (
// Equation(s):
// \Adder03|C[1]~0_combout  = (\B~combout [8] & ((\Adder02|cout~4_combout ) # ((\Adder02|cout~1_combout ) # (\A~combout [8])))) # (!\B~combout [8] & (\A~combout [8] & ((\Adder02|cout~4_combout ) # (\Adder02|cout~1_combout ))))

	.dataa(\Adder02|cout~4_combout ),
	.datab(\B~combout [8]),
	.datac(\Adder02|cout~1_combout ),
	.datad(\A~combout [8]),
	.cin(gnd),
	.combout(\Adder03|C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|C[1]~0 .lut_mask = 16'hFEC8;
defparam \Adder03|C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[9]));
// synopsys translate_off
defparam \A[9]~I .input_async_reset = "none";
defparam \A[9]~I .input_power_up = "low";
defparam \A[9]~I .input_register_mode = "none";
defparam \A[9]~I .input_sync_reset = "none";
defparam \A[9]~I .oe_async_reset = "none";
defparam \A[9]~I .oe_power_up = "low";
defparam \A[9]~I .oe_register_mode = "none";
defparam \A[9]~I .oe_sync_reset = "none";
defparam \A[9]~I .operation_mode = "input";
defparam \A[9]~I .output_async_reset = "none";
defparam \A[9]~I .output_power_up = "low";
defparam \A[9]~I .output_register_mode = "none";
defparam \A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[9]));
// synopsys translate_off
defparam \B[9]~I .input_async_reset = "none";
defparam \B[9]~I .input_power_up = "low";
defparam \B[9]~I .input_register_mode = "none";
defparam \B[9]~I .input_sync_reset = "none";
defparam \B[9]~I .oe_async_reset = "none";
defparam \B[9]~I .oe_power_up = "low";
defparam \B[9]~I .oe_register_mode = "none";
defparam \B[9]~I .oe_sync_reset = "none";
defparam \B[9]~I .operation_mode = "input";
defparam \B[9]~I .output_async_reset = "none";
defparam \B[9]~I .output_power_up = "low";
defparam \B[9]~I .output_register_mode = "none";
defparam \B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N18
cycloneii_lcell_comb \Adder03|sum[1] (
// Equation(s):
// \Adder03|sum [1] = \Adder03|C[1]~0_combout  $ (\A~combout [9] $ (\B~combout [9]))

	.dataa(\Adder03|C[1]~0_combout ),
	.datab(\A~combout [9]),
	.datac(\B~combout [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder03|sum [1]),
	.cout());
// synopsys translate_off
defparam \Adder03|sum[1] .lut_mask = 16'h9696;
defparam \Adder03|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y26_N0
cycloneii_lcell_comb \Adder03|P[1] (
// Equation(s):
// \Adder03|P [1] = \A~combout [9] $ (\B~combout [9])

	.dataa(vcc),
	.datab(\A~combout [9]),
	.datac(\B~combout [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder03|P [1]),
	.cout());
// synopsys translate_off
defparam \Adder03|P[1] .lut_mask = 16'h3C3C;
defparam \Adder03|P[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N30
cycloneii_lcell_comb \Adder03|C~2 (
// Equation(s):
// \Adder03|C~2_combout  = (\A~combout [9] & ((\B~combout [9]) # ((\A~combout [8] & \B~combout [8])))) # (!\A~combout [9] & (\A~combout [8] & (\B~combout [9] & \B~combout [8])))

	.dataa(\A~combout [8]),
	.datab(\A~combout [9]),
	.datac(\B~combout [9]),
	.datad(\B~combout [8]),
	.cin(gnd),
	.combout(\Adder03|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|C~2 .lut_mask = 16'hE8C0;
defparam \Adder03|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[10]));
// synopsys translate_off
defparam \B[10]~I .input_async_reset = "none";
defparam \B[10]~I .input_power_up = "low";
defparam \B[10]~I .input_register_mode = "none";
defparam \B[10]~I .input_sync_reset = "none";
defparam \B[10]~I .oe_async_reset = "none";
defparam \B[10]~I .oe_power_up = "low";
defparam \B[10]~I .oe_register_mode = "none";
defparam \B[10]~I .oe_sync_reset = "none";
defparam \B[10]~I .operation_mode = "input";
defparam \B[10]~I .output_async_reset = "none";
defparam \B[10]~I .output_power_up = "low";
defparam \B[10]~I .output_register_mode = "none";
defparam \B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N8
cycloneii_lcell_comb \Adder03|P[2] (
// Equation(s):
// \Adder03|P [2] = \A~combout [10] $ (\B~combout [10])

	.dataa(\A~combout [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [10]),
	.cin(gnd),
	.combout(\Adder03|P [2]),
	.cout());
// synopsys translate_off
defparam \Adder03|P[2] .lut_mask = 16'h55AA;
defparam \Adder03|P[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N28
cycloneii_lcell_comb \Adder03|C[3]~1 (
// Equation(s):
// \Adder03|C[3]~1_combout  = (\Adder02|cout~4_combout  & (\B~combout [8] $ (((\A~combout [8]))))) # (!\Adder02|cout~4_combout  & (\Adder02|cout~1_combout  & (\B~combout [8] $ (\A~combout [8]))))

	.dataa(\Adder02|cout~4_combout ),
	.datab(\B~combout [8]),
	.datac(\Adder02|cout~1_combout ),
	.datad(\A~combout [8]),
	.cin(gnd),
	.combout(\Adder03|C[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|C[3]~1 .lut_mask = 16'h32C8;
defparam \Adder03|C[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N26
cycloneii_lcell_comb \Adder03|sum[2] (
// Equation(s):
// \Adder03|sum [2] = \Adder03|P [2] $ (((\Adder03|C~2_combout ) # ((\Adder03|P [1] & \Adder03|C[3]~1_combout ))))

	.dataa(\Adder03|P [1]),
	.datab(\Adder03|C~2_combout ),
	.datac(\Adder03|P [2]),
	.datad(\Adder03|C[3]~1_combout ),
	.cin(gnd),
	.combout(\Adder03|sum [2]),
	.cout());
// synopsys translate_off
defparam \Adder03|sum[2] .lut_mask = 16'h1E3C;
defparam \Adder03|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N4
cycloneii_lcell_comb \Adder03|C~3 (
// Equation(s):
// \Adder03|C~3_combout  = (\A~combout [10] & ((\B~combout [10]) # ((\A~combout [9] & \B~combout [9])))) # (!\A~combout [10] & (\A~combout [9] & (\B~combout [9] & \B~combout [10])))

	.dataa(\A~combout [10]),
	.datab(\A~combout [9]),
	.datac(\B~combout [9]),
	.datad(\B~combout [10]),
	.cin(gnd),
	.combout(\Adder03|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|C~3 .lut_mask = 16'hEA80;
defparam \Adder03|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N24
cycloneii_lcell_comb \Adder03|C[3]~5 (
// Equation(s):
// \Adder03|C[3]~5_combout  = (\Adder03|C~3_combout ) # ((\Adder03|C[3]~4_combout  & (\Adder03|P [2] & \Adder03|P [1])))

	.dataa(\Adder03|C[3]~4_combout ),
	.datab(\Adder03|C~3_combout ),
	.datac(\Adder03|P [2]),
	.datad(\Adder03|P [1]),
	.cin(gnd),
	.combout(\Adder03|C[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|C[3]~5 .lut_mask = 16'hECCC;
defparam \Adder03|C[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[11]));
// synopsys translate_off
defparam \B[11]~I .input_async_reset = "none";
defparam \B[11]~I .input_power_up = "low";
defparam \B[11]~I .input_register_mode = "none";
defparam \B[11]~I .input_sync_reset = "none";
defparam \B[11]~I .oe_async_reset = "none";
defparam \B[11]~I .oe_power_up = "low";
defparam \B[11]~I .oe_register_mode = "none";
defparam \B[11]~I .oe_sync_reset = "none";
defparam \B[11]~I .operation_mode = "input";
defparam \B[11]~I .output_async_reset = "none";
defparam \B[11]~I .output_power_up = "low";
defparam \B[11]~I .output_register_mode = "none";
defparam \B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[11]));
// synopsys translate_off
defparam \A[11]~I .input_async_reset = "none";
defparam \A[11]~I .input_power_up = "low";
defparam \A[11]~I .input_register_mode = "none";
defparam \A[11]~I .input_sync_reset = "none";
defparam \A[11]~I .oe_async_reset = "none";
defparam \A[11]~I .oe_power_up = "low";
defparam \A[11]~I .oe_register_mode = "none";
defparam \A[11]~I .oe_sync_reset = "none";
defparam \A[11]~I .operation_mode = "input";
defparam \A[11]~I .output_async_reset = "none";
defparam \A[11]~I .output_power_up = "low";
defparam \A[11]~I .output_register_mode = "none";
defparam \A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N18
cycloneii_lcell_comb \Adder03|sum[3] (
// Equation(s):
// \Adder03|sum [3] = \Adder03|C[3]~5_combout  $ (\B~combout [11] $ (\A~combout [11]))

	.dataa(\Adder03|C[3]~5_combout ),
	.datab(\B~combout [11]),
	.datac(\A~combout [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder03|sum [3]),
	.cout());
// synopsys translate_off
defparam \Adder03|sum[3] .lut_mask = 16'h9696;
defparam \Adder03|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N14
cycloneii_lcell_comb \Adder03|cout~0 (
// Equation(s):
// \Adder03|cout~0_combout  = (\A~combout [10] & (!\B~combout [10] & (\A~combout [11] $ (\B~combout [11])))) # (!\A~combout [10] & (\B~combout [10] & (\A~combout [11] $ (\B~combout [11]))))

	.dataa(\A~combout [10]),
	.datab(\A~combout [11]),
	.datac(\B~combout [11]),
	.datad(\B~combout [10]),
	.cin(gnd),
	.combout(\Adder03|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|cout~0 .lut_mask = 16'h1428;
defparam \Adder03|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N20
cycloneii_lcell_comb \Adder03|cout~3 (
// Equation(s):
// \Adder03|cout~3_combout  = (\A~combout [9] & ((\B~combout [9]) # ((\A~combout [8] & \B~combout [8])))) # (!\A~combout [9] & (\A~combout [8] & (\B~combout [9] & \B~combout [8])))

	.dataa(\A~combout [8]),
	.datab(\A~combout [9]),
	.datac(\B~combout [9]),
	.datad(\B~combout [8]),
	.cin(gnd),
	.combout(\Adder03|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|cout~3 .lut_mask = 16'hE8C0;
defparam \Adder03|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N10
cycloneii_lcell_comb \Adder03|cout~2 (
// Equation(s):
// \Adder03|cout~2_combout  = (\A~combout [11] & ((\B~combout [11]) # ((\A~combout [10] & \B~combout [10])))) # (!\A~combout [11] & (\A~combout [10] & (\B~combout [11] & \B~combout [10])))

	.dataa(\A~combout [10]),
	.datab(\A~combout [11]),
	.datac(\B~combout [11]),
	.datad(\B~combout [10]),
	.cin(gnd),
	.combout(\Adder03|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|cout~2 .lut_mask = 16'hE8C0;
defparam \Adder03|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N22
cycloneii_lcell_comb \Adder03|cout~4 (
// Equation(s):
// \Adder03|cout~4_combout  = (\Adder03|cout~2_combout ) # ((\Adder03|cout~0_combout  & \Adder03|cout~3_combout ))

	.dataa(vcc),
	.datab(\Adder03|cout~0_combout ),
	.datac(\Adder03|cout~3_combout ),
	.datad(\Adder03|cout~2_combout ),
	.cin(gnd),
	.combout(\Adder03|cout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|cout~4 .lut_mask = 16'hFFC0;
defparam \Adder03|cout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N12
cycloneii_lcell_comb \Adder03|P[0] (
// Equation(s):
// \Adder03|P [0] = \A~combout [8] $ (\B~combout [8])

	.dataa(\A~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\B~combout [8]),
	.cin(gnd),
	.combout(\Adder03|P [0]),
	.cout());
// synopsys translate_off
defparam \Adder03|P[0] .lut_mask = 16'h55AA;
defparam \Adder03|P[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y27_N0
cycloneii_lcell_comb \Adder03|cout~1 (
// Equation(s):
// \Adder03|cout~1_combout  = (\Adder02|cout~combout  & (\Adder03|P [1] & (\Adder03|cout~0_combout  & \Adder03|P [0])))

	.dataa(\Adder02|cout~combout ),
	.datab(\Adder03|P [1]),
	.datac(\Adder03|cout~0_combout ),
	.datad(\Adder03|P [0]),
	.cin(gnd),
	.combout(\Adder03|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder03|cout~1 .lut_mask = 16'h8000;
defparam \Adder03|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[12]));
// synopsys translate_off
defparam \A[12]~I .input_async_reset = "none";
defparam \A[12]~I .input_power_up = "low";
defparam \A[12]~I .input_register_mode = "none";
defparam \A[12]~I .input_sync_reset = "none";
defparam \A[12]~I .oe_async_reset = "none";
defparam \A[12]~I .oe_power_up = "low";
defparam \A[12]~I .oe_register_mode = "none";
defparam \A[12]~I .oe_sync_reset = "none";
defparam \A[12]~I .operation_mode = "input";
defparam \A[12]~I .output_async_reset = "none";
defparam \A[12]~I .output_power_up = "low";
defparam \A[12]~I .output_register_mode = "none";
defparam \A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[12]));
// synopsys translate_off
defparam \B[12]~I .input_async_reset = "none";
defparam \B[12]~I .input_power_up = "low";
defparam \B[12]~I .input_register_mode = "none";
defparam \B[12]~I .input_sync_reset = "none";
defparam \B[12]~I .oe_async_reset = "none";
defparam \B[12]~I .oe_power_up = "low";
defparam \B[12]~I .oe_register_mode = "none";
defparam \B[12]~I .oe_sync_reset = "none";
defparam \B[12]~I .operation_mode = "input";
defparam \B[12]~I .output_async_reset = "none";
defparam \B[12]~I .output_power_up = "low";
defparam \B[12]~I .output_register_mode = "none";
defparam \B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N0
cycloneii_lcell_comb \Adder04|sum[0] (
// Equation(s):
// \Adder04|sum [0] = \A~combout [12] $ (\B~combout [12] $ (((\Adder03|cout~4_combout ) # (\Adder03|cout~1_combout ))))

	.dataa(\Adder03|cout~4_combout ),
	.datab(\Adder03|cout~1_combout ),
	.datac(\A~combout [12]),
	.datad(\B~combout [12]),
	.cin(gnd),
	.combout(\Adder04|sum [0]),
	.cout());
// synopsys translate_off
defparam \Adder04|sum[0] .lut_mask = 16'hE11E;
defparam \Adder04|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N12
cycloneii_lcell_comb \Adder04|C[1]~0 (
// Equation(s):
// \Adder04|C[1]~0_combout  = (\A~combout [12] & ((\Adder03|cout~4_combout ) # ((\Adder03|cout~1_combout ) # (\B~combout [12])))) # (!\A~combout [12] & (\B~combout [12] & ((\Adder03|cout~4_combout ) # (\Adder03|cout~1_combout ))))

	.dataa(\Adder03|cout~4_combout ),
	.datab(\Adder03|cout~1_combout ),
	.datac(\A~combout [12]),
	.datad(\B~combout [12]),
	.cin(gnd),
	.combout(\Adder04|C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|C[1]~0 .lut_mask = 16'hFEE0;
defparam \Adder04|C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[13]));
// synopsys translate_off
defparam \A[13]~I .input_async_reset = "none";
defparam \A[13]~I .input_power_up = "low";
defparam \A[13]~I .input_register_mode = "none";
defparam \A[13]~I .input_sync_reset = "none";
defparam \A[13]~I .oe_async_reset = "none";
defparam \A[13]~I .oe_power_up = "low";
defparam \A[13]~I .oe_register_mode = "none";
defparam \A[13]~I .oe_sync_reset = "none";
defparam \A[13]~I .operation_mode = "input";
defparam \A[13]~I .output_async_reset = "none";
defparam \A[13]~I .output_power_up = "low";
defparam \A[13]~I .output_register_mode = "none";
defparam \A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[13]));
// synopsys translate_off
defparam \B[13]~I .input_async_reset = "none";
defparam \B[13]~I .input_power_up = "low";
defparam \B[13]~I .input_register_mode = "none";
defparam \B[13]~I .input_sync_reset = "none";
defparam \B[13]~I .oe_async_reset = "none";
defparam \B[13]~I .oe_power_up = "low";
defparam \B[13]~I .oe_register_mode = "none";
defparam \B[13]~I .oe_sync_reset = "none";
defparam \B[13]~I .operation_mode = "input";
defparam \B[13]~I .output_async_reset = "none";
defparam \B[13]~I .output_power_up = "low";
defparam \B[13]~I .output_register_mode = "none";
defparam \B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N22
cycloneii_lcell_comb \Adder04|sum[1] (
// Equation(s):
// \Adder04|sum [1] = \Adder04|C[1]~0_combout  $ (\A~combout [13] $ (\B~combout [13]))

	.dataa(\Adder04|C[1]~0_combout ),
	.datab(vcc),
	.datac(\A~combout [13]),
	.datad(\B~combout [13]),
	.cin(gnd),
	.combout(\Adder04|sum [1]),
	.cout());
// synopsys translate_off
defparam \Adder04|sum[1] .lut_mask = 16'hA55A;
defparam \Adder04|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N24
cycloneii_lcell_comb \Adder04|C~2 (
// Equation(s):
// \Adder04|C~2_combout  = (\A~combout [13] & ((\B~combout [13]) # ((\B~combout [12] & \A~combout [12])))) # (!\A~combout [13] & (\B~combout [12] & (\A~combout [12] & \B~combout [13])))

	.dataa(\B~combout [12]),
	.datab(\A~combout [12]),
	.datac(\A~combout [13]),
	.datad(\B~combout [13]),
	.cin(gnd),
	.combout(\Adder04|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|C~2 .lut_mask = 16'hF880;
defparam \Adder04|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[14]));
// synopsys translate_off
defparam \B[14]~I .input_async_reset = "none";
defparam \B[14]~I .input_power_up = "low";
defparam \B[14]~I .input_register_mode = "none";
defparam \B[14]~I .input_sync_reset = "none";
defparam \B[14]~I .oe_async_reset = "none";
defparam \B[14]~I .oe_power_up = "low";
defparam \B[14]~I .oe_register_mode = "none";
defparam \B[14]~I .oe_sync_reset = "none";
defparam \B[14]~I .operation_mode = "input";
defparam \B[14]~I .output_async_reset = "none";
defparam \B[14]~I .output_power_up = "low";
defparam \B[14]~I .output_register_mode = "none";
defparam \B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[14]));
// synopsys translate_off
defparam \A[14]~I .input_async_reset = "none";
defparam \A[14]~I .input_power_up = "low";
defparam \A[14]~I .input_register_mode = "none";
defparam \A[14]~I .input_sync_reset = "none";
defparam \A[14]~I .oe_async_reset = "none";
defparam \A[14]~I .oe_power_up = "low";
defparam \A[14]~I .oe_register_mode = "none";
defparam \A[14]~I .oe_sync_reset = "none";
defparam \A[14]~I .operation_mode = "input";
defparam \A[14]~I .output_async_reset = "none";
defparam \A[14]~I .output_power_up = "low";
defparam \A[14]~I .output_register_mode = "none";
defparam \A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N26
cycloneii_lcell_comb \Adder04|P[2] (
// Equation(s):
// \Adder04|P [2] = \B~combout [14] $ (\A~combout [14])

	.dataa(vcc),
	.datab(vcc),
	.datac(\B~combout [14]),
	.datad(\A~combout [14]),
	.cin(gnd),
	.combout(\Adder04|P [2]),
	.cout());
// synopsys translate_off
defparam \Adder04|P[2] .lut_mask = 16'h0FF0;
defparam \Adder04|P[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N14
cycloneii_lcell_comb \Adder04|C[3]~1 (
// Equation(s):
// \Adder04|C[3]~1_combout  = (\Adder03|cout~4_combout  & ((\A~combout [12] $ (\B~combout [12])))) # (!\Adder03|cout~4_combout  & (\Adder03|cout~1_combout  & (\A~combout [12] $ (\B~combout [12]))))

	.dataa(\Adder03|cout~4_combout ),
	.datab(\Adder03|cout~1_combout ),
	.datac(\A~combout [12]),
	.datad(\B~combout [12]),
	.cin(gnd),
	.combout(\Adder04|C[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|C[3]~1 .lut_mask = 16'h0EE0;
defparam \Adder04|C[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N10
cycloneii_lcell_comb \Adder04|P[1] (
// Equation(s):
// \Adder04|P [1] = \A~combout [13] $ (\B~combout [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [13]),
	.datad(\B~combout [13]),
	.cin(gnd),
	.combout(\Adder04|P [1]),
	.cout());
// synopsys translate_off
defparam \Adder04|P[1] .lut_mask = 16'h0FF0;
defparam \Adder04|P[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N20
cycloneii_lcell_comb \Adder04|sum[2] (
// Equation(s):
// \Adder04|sum [2] = \Adder04|P [2] $ (((\Adder04|C~2_combout ) # ((\Adder04|C[3]~1_combout  & \Adder04|P [1]))))

	.dataa(\Adder04|C~2_combout ),
	.datab(\Adder04|P [2]),
	.datac(\Adder04|C[3]~1_combout ),
	.datad(\Adder04|P [1]),
	.cin(gnd),
	.combout(\Adder04|sum [2]),
	.cout());
// synopsys translate_off
defparam \Adder04|sum[2] .lut_mask = 16'h3666;
defparam \Adder04|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[15]));
// synopsys translate_off
defparam \B[15]~I .input_async_reset = "none";
defparam \B[15]~I .input_power_up = "low";
defparam \B[15]~I .input_register_mode = "none";
defparam \B[15]~I .input_sync_reset = "none";
defparam \B[15]~I .oe_async_reset = "none";
defparam \B[15]~I .oe_power_up = "low";
defparam \B[15]~I .oe_register_mode = "none";
defparam \B[15]~I .oe_sync_reset = "none";
defparam \B[15]~I .operation_mode = "input";
defparam \B[15]~I .output_async_reset = "none";
defparam \B[15]~I .output_power_up = "low";
defparam \B[15]~I .output_register_mode = "none";
defparam \B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N8
cycloneii_lcell_comb \Adder04|C[3]~4 (
// Equation(s):
// \Adder04|C[3]~4_combout  = (\A~combout [12] & ((\Adder03|cout~4_combout ) # ((\Adder03|cout~1_combout ) # (\B~combout [12])))) # (!\A~combout [12] & (\B~combout [12] & ((\Adder03|cout~4_combout ) # (\Adder03|cout~1_combout ))))

	.dataa(\Adder03|cout~4_combout ),
	.datab(\Adder03|cout~1_combout ),
	.datac(\A~combout [12]),
	.datad(\B~combout [12]),
	.cin(gnd),
	.combout(\Adder04|C[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|C[3]~4 .lut_mask = 16'hFEE0;
defparam \Adder04|C[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N30
cycloneii_lcell_comb \Adder04|C~3 (
// Equation(s):
// \Adder04|C~3_combout  = (\B~combout [14] & ((\A~combout [14]) # ((\B~combout [13] & \A~combout [13])))) # (!\B~combout [14] & (\B~combout [13] & (\A~combout [13] & \A~combout [14])))

	.dataa(\B~combout [13]),
	.datab(\A~combout [13]),
	.datac(\B~combout [14]),
	.datad(\A~combout [14]),
	.cin(gnd),
	.combout(\Adder04|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|C~3 .lut_mask = 16'hF880;
defparam \Adder04|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N2
cycloneii_lcell_comb \Adder04|C[3]~5 (
// Equation(s):
// \Adder04|C[3]~5_combout  = (\Adder04|C~3_combout ) # ((\Adder04|P [1] & (\Adder04|P [2] & \Adder04|C[3]~4_combout )))

	.dataa(\Adder04|P [1]),
	.datab(\Adder04|P [2]),
	.datac(\Adder04|C[3]~4_combout ),
	.datad(\Adder04|C~3_combout ),
	.cin(gnd),
	.combout(\Adder04|C[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|C[3]~5 .lut_mask = 16'hFF80;
defparam \Adder04|C[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[15]));
// synopsys translate_off
defparam \A[15]~I .input_async_reset = "none";
defparam \A[15]~I .input_power_up = "low";
defparam \A[15]~I .input_register_mode = "none";
defparam \A[15]~I .input_sync_reset = "none";
defparam \A[15]~I .oe_async_reset = "none";
defparam \A[15]~I .oe_power_up = "low";
defparam \A[15]~I .oe_register_mode = "none";
defparam \A[15]~I .oe_sync_reset = "none";
defparam \A[15]~I .operation_mode = "input";
defparam \A[15]~I .output_async_reset = "none";
defparam \A[15]~I .output_power_up = "low";
defparam \A[15]~I .output_register_mode = "none";
defparam \A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y29_N16
cycloneii_lcell_comb \Adder04|sum[3] (
// Equation(s):
// \Adder04|sum [3] = \B~combout [15] $ (\Adder04|C[3]~5_combout  $ (\A~combout [15]))

	.dataa(vcc),
	.datab(\B~combout [15]),
	.datac(\Adder04|C[3]~5_combout ),
	.datad(\A~combout [15]),
	.cin(gnd),
	.combout(\Adder04|sum [3]),
	.cout());
// synopsys translate_off
defparam \Adder04|sum[3] .lut_mask = 16'hC33C;
defparam \Adder04|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N28
cycloneii_lcell_comb \Adder04|cout~0 (
// Equation(s):
// \Adder04|cout~0_combout  = (\A~combout [15] & (!\B~combout [15] & (\B~combout [14] $ (\A~combout [14])))) # (!\A~combout [15] & (\B~combout [15] & (\B~combout [14] $ (\A~combout [14]))))

	.dataa(\A~combout [15]),
	.datab(\B~combout [15]),
	.datac(\B~combout [14]),
	.datad(\A~combout [14]),
	.cin(gnd),
	.combout(\Adder04|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|cout~0 .lut_mask = 16'h0660;
defparam \Adder04|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N6
cycloneii_lcell_comb \Adder04|cout~1 (
// Equation(s):
// \Adder04|cout~1_combout  = (\Adder04|C[3]~1_combout  & (\Adder04|cout~0_combout  & (\B~combout [13] $ (\A~combout [13]))))

	.dataa(\B~combout [13]),
	.datab(\Adder04|C[3]~1_combout ),
	.datac(\A~combout [13]),
	.datad(\Adder04|cout~0_combout ),
	.cin(gnd),
	.combout(\Adder04|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|cout~1 .lut_mask = 16'h4800;
defparam \Adder04|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[16]));
// synopsys translate_off
defparam \A[16]~I .input_async_reset = "none";
defparam \A[16]~I .input_power_up = "low";
defparam \A[16]~I .input_register_mode = "none";
defparam \A[16]~I .input_sync_reset = "none";
defparam \A[16]~I .oe_async_reset = "none";
defparam \A[16]~I .oe_power_up = "low";
defparam \A[16]~I .oe_register_mode = "none";
defparam \A[16]~I .oe_sync_reset = "none";
defparam \A[16]~I .operation_mode = "input";
defparam \A[16]~I .output_async_reset = "none";
defparam \A[16]~I .output_power_up = "low";
defparam \A[16]~I .output_register_mode = "none";
defparam \A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N16
cycloneii_lcell_comb \Adder04|cout~2 (
// Equation(s):
// \Adder04|cout~2_combout  = (\A~combout [15] & ((\B~combout [15]) # ((\B~combout [14] & \A~combout [14])))) # (!\A~combout [15] & (\B~combout [15] & (\B~combout [14] & \A~combout [14])))

	.dataa(\A~combout [15]),
	.datab(\B~combout [15]),
	.datac(\B~combout [14]),
	.datad(\A~combout [14]),
	.cin(gnd),
	.combout(\Adder04|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|cout~2 .lut_mask = 16'hE888;
defparam \Adder04|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N18
cycloneii_lcell_comb \Adder04|cout~3 (
// Equation(s):
// \Adder04|cout~3_combout  = (\A~combout [13] & ((\B~combout [13]) # ((\B~combout [12] & \A~combout [12])))) # (!\A~combout [13] & (\B~combout [12] & (\A~combout [12] & \B~combout [13])))

	.dataa(\B~combout [12]),
	.datab(\A~combout [12]),
	.datac(\A~combout [13]),
	.datad(\B~combout [13]),
	.cin(gnd),
	.combout(\Adder04|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|cout~3 .lut_mask = 16'hF880;
defparam \Adder04|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X94_Y28_N4
cycloneii_lcell_comb \Adder04|cout~4 (
// Equation(s):
// \Adder04|cout~4_combout  = (\Adder04|cout~2_combout ) # ((\Adder04|cout~0_combout  & \Adder04|cout~3_combout ))

	.dataa(vcc),
	.datab(\Adder04|cout~0_combout ),
	.datac(\Adder04|cout~2_combout ),
	.datad(\Adder04|cout~3_combout ),
	.cin(gnd),
	.combout(\Adder04|cout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder04|cout~4 .lut_mask = 16'hFCF0;
defparam \Adder04|cout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[16]));
// synopsys translate_off
defparam \B[16]~I .input_async_reset = "none";
defparam \B[16]~I .input_power_up = "low";
defparam \B[16]~I .input_register_mode = "none";
defparam \B[16]~I .input_sync_reset = "none";
defparam \B[16]~I .oe_async_reset = "none";
defparam \B[16]~I .oe_power_up = "low";
defparam \B[16]~I .oe_register_mode = "none";
defparam \B[16]~I .oe_sync_reset = "none";
defparam \B[16]~I .operation_mode = "input";
defparam \B[16]~I .output_async_reset = "none";
defparam \B[16]~I .output_power_up = "low";
defparam \B[16]~I .output_register_mode = "none";
defparam \B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N16
cycloneii_lcell_comb \Adder05|sum[0] (
// Equation(s):
// \Adder05|sum [0] = \A~combout [16] $ (\B~combout [16] $ (((\Adder04|cout~1_combout ) # (\Adder04|cout~4_combout ))))

	.dataa(\Adder04|cout~1_combout ),
	.datab(\A~combout [16]),
	.datac(\Adder04|cout~4_combout ),
	.datad(\B~combout [16]),
	.cin(gnd),
	.combout(\Adder05|sum [0]),
	.cout());
// synopsys translate_off
defparam \Adder05|sum[0] .lut_mask = 16'hC936;
defparam \Adder05|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[17]));
// synopsys translate_off
defparam \A[17]~I .input_async_reset = "none";
defparam \A[17]~I .input_power_up = "low";
defparam \A[17]~I .input_register_mode = "none";
defparam \A[17]~I .input_sync_reset = "none";
defparam \A[17]~I .oe_async_reset = "none";
defparam \A[17]~I .oe_power_up = "low";
defparam \A[17]~I .oe_register_mode = "none";
defparam \A[17]~I .oe_sync_reset = "none";
defparam \A[17]~I .operation_mode = "input";
defparam \A[17]~I .output_async_reset = "none";
defparam \A[17]~I .output_power_up = "low";
defparam \A[17]~I .output_register_mode = "none";
defparam \A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[17]));
// synopsys translate_off
defparam \B[17]~I .input_async_reset = "none";
defparam \B[17]~I .input_power_up = "low";
defparam \B[17]~I .input_register_mode = "none";
defparam \B[17]~I .input_sync_reset = "none";
defparam \B[17]~I .oe_async_reset = "none";
defparam \B[17]~I .oe_power_up = "low";
defparam \B[17]~I .oe_register_mode = "none";
defparam \B[17]~I .oe_sync_reset = "none";
defparam \B[17]~I .operation_mode = "input";
defparam \B[17]~I .output_async_reset = "none";
defparam \B[17]~I .output_power_up = "low";
defparam \B[17]~I .output_register_mode = "none";
defparam \B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N26
cycloneii_lcell_comb \Adder05|C[1]~0 (
// Equation(s):
// \Adder05|C[1]~0_combout  = (\A~combout [16] & ((\Adder04|cout~1_combout ) # ((\Adder04|cout~4_combout ) # (\B~combout [16])))) # (!\A~combout [16] & (\B~combout [16] & ((\Adder04|cout~1_combout ) # (\Adder04|cout~4_combout ))))

	.dataa(\Adder04|cout~1_combout ),
	.datab(\A~combout [16]),
	.datac(\Adder04|cout~4_combout ),
	.datad(\B~combout [16]),
	.cin(gnd),
	.combout(\Adder05|C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|C[1]~0 .lut_mask = 16'hFEC8;
defparam \Adder05|C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N4
cycloneii_lcell_comb \Adder05|sum[1] (
// Equation(s):
// \Adder05|sum [1] = \A~combout [17] $ (\B~combout [17] $ (\Adder05|C[1]~0_combout ))

	.dataa(\A~combout [17]),
	.datab(vcc),
	.datac(\B~combout [17]),
	.datad(\Adder05|C[1]~0_combout ),
	.cin(gnd),
	.combout(\Adder05|sum [1]),
	.cout());
// synopsys translate_off
defparam \Adder05|sum[1] .lut_mask = 16'hA55A;
defparam \Adder05|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N0
cycloneii_lcell_comb \Adder05|C~2 (
// Equation(s):
// \Adder05|C~2_combout  = (\A~combout [17] & (!\B~combout [17] & (\B~combout [16] $ (\A~combout [16])))) # (!\A~combout [17] & (\B~combout [17] & (\B~combout [16] $ (\A~combout [16]))))

	.dataa(\A~combout [17]),
	.datab(\B~combout [16]),
	.datac(\B~combout [17]),
	.datad(\A~combout [16]),
	.cin(gnd),
	.combout(\Adder05|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|C~2 .lut_mask = 16'h1248;
defparam \Adder05|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N10
cycloneii_lcell_comb \Adder05|C~3 (
// Equation(s):
// \Adder05|C~3_combout  = (\Adder05|C~2_combout  & ((\Adder04|cout~1_combout ) # (\Adder04|cout~4_combout )))

	.dataa(\Adder04|cout~1_combout ),
	.datab(\Adder05|C~2_combout ),
	.datac(\Adder04|cout~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder05|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|C~3 .lut_mask = 16'hC8C8;
defparam \Adder05|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N14
cycloneii_lcell_comb \Adder05|C~1 (
// Equation(s):
// \Adder05|C~1_combout  = (\A~combout [17] & ((\B~combout [17]) # ((\B~combout [16] & \A~combout [16])))) # (!\A~combout [17] & (\B~combout [16] & (\B~combout [17] & \A~combout [16])))

	.dataa(\A~combout [17]),
	.datab(\B~combout [16]),
	.datac(\B~combout [17]),
	.datad(\A~combout [16]),
	.cin(gnd),
	.combout(\Adder05|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|C~1 .lut_mask = 16'hE8A0;
defparam \Adder05|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[18]));
// synopsys translate_off
defparam \B[18]~I .input_async_reset = "none";
defparam \B[18]~I .input_power_up = "low";
defparam \B[18]~I .input_register_mode = "none";
defparam \B[18]~I .input_sync_reset = "none";
defparam \B[18]~I .oe_async_reset = "none";
defparam \B[18]~I .oe_power_up = "low";
defparam \B[18]~I .oe_register_mode = "none";
defparam \B[18]~I .oe_sync_reset = "none";
defparam \B[18]~I .operation_mode = "input";
defparam \B[18]~I .output_async_reset = "none";
defparam \B[18]~I .output_power_up = "low";
defparam \B[18]~I .output_register_mode = "none";
defparam \B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[18]));
// synopsys translate_off
defparam \A[18]~I .input_async_reset = "none";
defparam \A[18]~I .input_power_up = "low";
defparam \A[18]~I .input_register_mode = "none";
defparam \A[18]~I .input_sync_reset = "none";
defparam \A[18]~I .oe_async_reset = "none";
defparam \A[18]~I .oe_power_up = "low";
defparam \A[18]~I .oe_register_mode = "none";
defparam \A[18]~I .oe_sync_reset = "none";
defparam \A[18]~I .operation_mode = "input";
defparam \A[18]~I .output_async_reset = "none";
defparam \A[18]~I .output_power_up = "low";
defparam \A[18]~I .output_register_mode = "none";
defparam \A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N18
cycloneii_lcell_comb \Adder05|sum[2] (
// Equation(s):
// \Adder05|sum [2] = \B~combout [18] $ (\A~combout [18] $ (((\Adder05|C~3_combout ) # (\Adder05|C~1_combout ))))

	.dataa(\Adder05|C~3_combout ),
	.datab(\Adder05|C~1_combout ),
	.datac(\B~combout [18]),
	.datad(\A~combout [18]),
	.cin(gnd),
	.combout(\Adder05|sum [2]),
	.cout());
// synopsys translate_off
defparam \Adder05|sum[2] .lut_mask = 16'hE11E;
defparam \Adder05|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N28
cycloneii_lcell_comb \Adder05|C~4 (
// Equation(s):
// \Adder05|C~4_combout  = (\B~combout [18] & ((\A~combout [18]) # ((\A~combout [17] & \B~combout [17])))) # (!\B~combout [18] & (\A~combout [17] & (\B~combout [17] & \A~combout [18])))

	.dataa(\A~combout [17]),
	.datab(\B~combout [17]),
	.datac(\B~combout [18]),
	.datad(\A~combout [18]),
	.cin(gnd),
	.combout(\Adder05|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|C~4 .lut_mask = 16'hF880;
defparam \Adder05|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[19]));
// synopsys translate_off
defparam \A[19]~I .input_async_reset = "none";
defparam \A[19]~I .input_power_up = "low";
defparam \A[19]~I .input_register_mode = "none";
defparam \A[19]~I .input_sync_reset = "none";
defparam \A[19]~I .oe_async_reset = "none";
defparam \A[19]~I .oe_power_up = "low";
defparam \A[19]~I .oe_register_mode = "none";
defparam \A[19]~I .oe_sync_reset = "none";
defparam \A[19]~I .operation_mode = "input";
defparam \A[19]~I .output_async_reset = "none";
defparam \A[19]~I .output_power_up = "low";
defparam \A[19]~I .output_register_mode = "none";
defparam \A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[19]));
// synopsys translate_off
defparam \B[19]~I .input_async_reset = "none";
defparam \B[19]~I .input_power_up = "low";
defparam \B[19]~I .input_register_mode = "none";
defparam \B[19]~I .input_sync_reset = "none";
defparam \B[19]~I .oe_async_reset = "none";
defparam \B[19]~I .oe_power_up = "low";
defparam \B[19]~I .oe_register_mode = "none";
defparam \B[19]~I .oe_sync_reset = "none";
defparam \B[19]~I .operation_mode = "input";
defparam \B[19]~I .output_async_reset = "none";
defparam \B[19]~I .output_power_up = "low";
defparam \B[19]~I .output_register_mode = "none";
defparam \B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N30
cycloneii_lcell_comb \Adder05|C~5 (
// Equation(s):
// \Adder05|C~5_combout  = (\B~combout [16] & (\A~combout [16] & (\A~combout [17] $ (\B~combout [17]))))

	.dataa(\A~combout [17]),
	.datab(\B~combout [16]),
	.datac(\B~combout [17]),
	.datad(\A~combout [16]),
	.cin(gnd),
	.combout(\Adder05|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|C~5 .lut_mask = 16'h4800;
defparam \Adder05|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N12
cycloneii_lcell_comb \Adder05|sum[3]~2 (
// Equation(s):
// \Adder05|sum[3]~2_combout  = (\Adder05|C~3_combout  & (\A~combout [18] $ ((\B~combout [18])))) # (!\Adder05|C~3_combout  & (\Adder05|C~5_combout  & (\A~combout [18] $ (\B~combout [18]))))

	.dataa(\Adder05|C~3_combout ),
	.datab(\A~combout [18]),
	.datac(\B~combout [18]),
	.datad(\Adder05|C~5_combout ),
	.cin(gnd),
	.combout(\Adder05|sum[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|sum[3]~2 .lut_mask = 16'h3C28;
defparam \Adder05|sum[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N6
cycloneii_lcell_comb \Adder05|sum[3]~3 (
// Equation(s):
// \Adder05|sum[3]~3_combout  = \A~combout [19] $ (\B~combout [19] $ (((\Adder05|C~4_combout ) # (\Adder05|sum[3]~2_combout ))))

	.dataa(\Adder05|C~4_combout ),
	.datab(\A~combout [19]),
	.datac(\B~combout [19]),
	.datad(\Adder05|sum[3]~2_combout ),
	.cin(gnd),
	.combout(\Adder05|sum[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|sum[3]~3 .lut_mask = 16'hC396;
defparam \Adder05|sum[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[20]));
// synopsys translate_off
defparam \A[20]~I .input_async_reset = "none";
defparam \A[20]~I .input_power_up = "low";
defparam \A[20]~I .input_register_mode = "none";
defparam \A[20]~I .input_sync_reset = "none";
defparam \A[20]~I .oe_async_reset = "none";
defparam \A[20]~I .oe_power_up = "low";
defparam \A[20]~I .oe_register_mode = "none";
defparam \A[20]~I .oe_sync_reset = "none";
defparam \A[20]~I .operation_mode = "input";
defparam \A[20]~I .output_async_reset = "none";
defparam \A[20]~I .output_power_up = "low";
defparam \A[20]~I .output_register_mode = "none";
defparam \A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N2
cycloneii_lcell_comb \Adder05|cout~1 (
// Equation(s):
// \Adder05|cout~1_combout  = (\Adder05|cout~0_combout  & (\Adder05|C~2_combout  & ((\Adder04|cout~1_combout ) # (\Adder04|cout~4_combout ))))

	.dataa(\Adder05|cout~0_combout ),
	.datab(\Adder05|C~2_combout ),
	.datac(\Adder04|cout~1_combout ),
	.datad(\Adder04|cout~4_combout ),
	.cin(gnd),
	.combout(\Adder05|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|cout~1 .lut_mask = 16'h8880;
defparam \Adder05|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N20
cycloneii_lcell_comb \Adder05|cout~2 (
// Equation(s):
// \Adder05|cout~2_combout  = (\A~combout [19] & ((\B~combout [19]) # ((\B~combout [18] & \A~combout [18])))) # (!\A~combout [19] & (\B~combout [18] & (\B~combout [19] & \A~combout [18])))

	.dataa(\B~combout [18]),
	.datab(\A~combout [19]),
	.datac(\B~combout [19]),
	.datad(\A~combout [18]),
	.cin(gnd),
	.combout(\Adder05|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|cout~2 .lut_mask = 16'hE8C0;
defparam \Adder05|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N22
cycloneii_lcell_comb \Adder05|cout~3 (
// Equation(s):
// \Adder05|cout~3_combout  = (\A~combout [17] & ((\B~combout [17]) # ((\B~combout [16] & \A~combout [16])))) # (!\A~combout [17] & (\B~combout [16] & (\B~combout [17] & \A~combout [16])))

	.dataa(\A~combout [17]),
	.datab(\B~combout [16]),
	.datac(\B~combout [17]),
	.datad(\A~combout [16]),
	.cin(gnd),
	.combout(\Adder05|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|cout~3 .lut_mask = 16'hE8A0;
defparam \Adder05|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y1_N8
cycloneii_lcell_comb \Adder05|cout~4 (
// Equation(s):
// \Adder05|cout~4_combout  = (\Adder05|cout~2_combout ) # ((\Adder05|cout~0_combout  & \Adder05|cout~3_combout ))

	.dataa(\Adder05|cout~0_combout ),
	.datab(vcc),
	.datac(\Adder05|cout~2_combout ),
	.datad(\Adder05|cout~3_combout ),
	.cin(gnd),
	.combout(\Adder05|cout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder05|cout~4 .lut_mask = 16'hFAF0;
defparam \Adder05|cout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[20]));
// synopsys translate_off
defparam \B[20]~I .input_async_reset = "none";
defparam \B[20]~I .input_power_up = "low";
defparam \B[20]~I .input_register_mode = "none";
defparam \B[20]~I .input_sync_reset = "none";
defparam \B[20]~I .oe_async_reset = "none";
defparam \B[20]~I .oe_power_up = "low";
defparam \B[20]~I .oe_register_mode = "none";
defparam \B[20]~I .oe_sync_reset = "none";
defparam \B[20]~I .operation_mode = "input";
defparam \B[20]~I .output_async_reset = "none";
defparam \B[20]~I .output_power_up = "low";
defparam \B[20]~I .output_register_mode = "none";
defparam \B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N16
cycloneii_lcell_comb \Adder06|sum[0] (
// Equation(s):
// \Adder06|sum [0] = \A~combout [20] $ (\B~combout [20] $ (((\Adder05|cout~1_combout ) # (\Adder05|cout~4_combout ))))

	.dataa(\A~combout [20]),
	.datab(\Adder05|cout~1_combout ),
	.datac(\Adder05|cout~4_combout ),
	.datad(\B~combout [20]),
	.cin(gnd),
	.combout(\Adder06|sum [0]),
	.cout());
// synopsys translate_off
defparam \Adder06|sum[0] .lut_mask = 16'hA956;
defparam \Adder06|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N10
cycloneii_lcell_comb \Adder06|C[1]~0 (
// Equation(s):
// \Adder06|C[1]~0_combout  = (\A~combout [20] & ((\Adder05|cout~1_combout ) # ((\Adder05|cout~4_combout ) # (\B~combout [20])))) # (!\A~combout [20] & (\B~combout [20] & ((\Adder05|cout~1_combout ) # (\Adder05|cout~4_combout ))))

	.dataa(\A~combout [20]),
	.datab(\Adder05|cout~1_combout ),
	.datac(\Adder05|cout~4_combout ),
	.datad(\B~combout [20]),
	.cin(gnd),
	.combout(\Adder06|C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|C[1]~0 .lut_mask = 16'hFEA8;
defparam \Adder06|C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[21]));
// synopsys translate_off
defparam \A[21]~I .input_async_reset = "none";
defparam \A[21]~I .input_power_up = "low";
defparam \A[21]~I .input_register_mode = "none";
defparam \A[21]~I .input_sync_reset = "none";
defparam \A[21]~I .oe_async_reset = "none";
defparam \A[21]~I .oe_power_up = "low";
defparam \A[21]~I .oe_register_mode = "none";
defparam \A[21]~I .oe_sync_reset = "none";
defparam \A[21]~I .operation_mode = "input";
defparam \A[21]~I .output_async_reset = "none";
defparam \A[21]~I .output_power_up = "low";
defparam \A[21]~I .output_register_mode = "none";
defparam \A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[21]));
// synopsys translate_off
defparam \B[21]~I .input_async_reset = "none";
defparam \B[21]~I .input_power_up = "low";
defparam \B[21]~I .input_register_mode = "none";
defparam \B[21]~I .input_sync_reset = "none";
defparam \B[21]~I .oe_async_reset = "none";
defparam \B[21]~I .oe_power_up = "low";
defparam \B[21]~I .oe_register_mode = "none";
defparam \B[21]~I .oe_sync_reset = "none";
defparam \B[21]~I .operation_mode = "input";
defparam \B[21]~I .output_async_reset = "none";
defparam \B[21]~I .output_power_up = "low";
defparam \B[21]~I .output_register_mode = "none";
defparam \B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N4
cycloneii_lcell_comb \Adder06|sum[1] (
// Equation(s):
// \Adder06|sum [1] = \Adder06|C[1]~0_combout  $ (\A~combout [21] $ (\B~combout [21]))

	.dataa(\Adder06|C[1]~0_combout ),
	.datab(\A~combout [21]),
	.datac(\B~combout [21]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder06|sum [1]),
	.cout());
// synopsys translate_off
defparam \Adder06|sum[1] .lut_mask = 16'h9696;
defparam \Adder06|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[22]));
// synopsys translate_off
defparam \B[22]~I .input_async_reset = "none";
defparam \B[22]~I .input_power_up = "low";
defparam \B[22]~I .input_register_mode = "none";
defparam \B[22]~I .input_sync_reset = "none";
defparam \B[22]~I .oe_async_reset = "none";
defparam \B[22]~I .oe_power_up = "low";
defparam \B[22]~I .oe_register_mode = "none";
defparam \B[22]~I .oe_sync_reset = "none";
defparam \B[22]~I .operation_mode = "input";
defparam \B[22]~I .output_async_reset = "none";
defparam \B[22]~I .output_power_up = "low";
defparam \B[22]~I .output_register_mode = "none";
defparam \B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N0
cycloneii_lcell_comb \Adder06|C~2 (
// Equation(s):
// \Adder06|C~2_combout  = (\A~combout [20] & (!\B~combout [20] & (\A~combout [21] $ (\B~combout [21])))) # (!\A~combout [20] & (\B~combout [20] & (\A~combout [21] $ (\B~combout [21]))))

	.dataa(\A~combout [20]),
	.datab(\A~combout [21]),
	.datac(\B~combout [21]),
	.datad(\B~combout [20]),
	.cin(gnd),
	.combout(\Adder06|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|C~2 .lut_mask = 16'h1428;
defparam \Adder06|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N26
cycloneii_lcell_comb \Adder06|C~3 (
// Equation(s):
// \Adder06|C~3_combout  = (\Adder06|C~2_combout  & ((\Adder05|cout~1_combout ) # (\Adder05|cout~4_combout )))

	.dataa(vcc),
	.datab(\Adder05|cout~1_combout ),
	.datac(\Adder05|cout~4_combout ),
	.datad(\Adder06|C~2_combout ),
	.cin(gnd),
	.combout(\Adder06|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|C~3 .lut_mask = 16'hFC00;
defparam \Adder06|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[22]));
// synopsys translate_off
defparam \A[22]~I .input_async_reset = "none";
defparam \A[22]~I .input_power_up = "low";
defparam \A[22]~I .input_register_mode = "none";
defparam \A[22]~I .input_sync_reset = "none";
defparam \A[22]~I .oe_async_reset = "none";
defparam \A[22]~I .oe_power_up = "low";
defparam \A[22]~I .oe_register_mode = "none";
defparam \A[22]~I .oe_sync_reset = "none";
defparam \A[22]~I .operation_mode = "input";
defparam \A[22]~I .output_async_reset = "none";
defparam \A[22]~I .output_power_up = "low";
defparam \A[22]~I .output_register_mode = "none";
defparam \A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N6
cycloneii_lcell_comb \Adder06|C~1 (
// Equation(s):
// \Adder06|C~1_combout  = (\A~combout [21] & ((\B~combout [21]) # ((\A~combout [20] & \B~combout [20])))) # (!\A~combout [21] & (\A~combout [20] & (\B~combout [21] & \B~combout [20])))

	.dataa(\A~combout [20]),
	.datab(\A~combout [21]),
	.datac(\B~combout [21]),
	.datad(\B~combout [20]),
	.cin(gnd),
	.combout(\Adder06|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|C~1 .lut_mask = 16'hE8C0;
defparam \Adder06|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N18
cycloneii_lcell_comb \Adder06|sum[2] (
// Equation(s):
// \Adder06|sum [2] = \B~combout [22] $ (\A~combout [22] $ (((\Adder06|C~3_combout ) # (\Adder06|C~1_combout ))))

	.dataa(\B~combout [22]),
	.datab(\Adder06|C~3_combout ),
	.datac(\A~combout [22]),
	.datad(\Adder06|C~1_combout ),
	.cin(gnd),
	.combout(\Adder06|sum [2]),
	.cout());
// synopsys translate_off
defparam \Adder06|sum[2] .lut_mask = 16'hA596;
defparam \Adder06|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N12
cycloneii_lcell_comb \Adder06|C~4 (
// Equation(s):
// \Adder06|C~4_combout  = (\A~combout [22] & ((\B~combout [22]) # ((\B~combout [21] & \A~combout [21])))) # (!\A~combout [22] & (\B~combout [21] & (\A~combout [21] & \B~combout [22])))

	.dataa(\B~combout [21]),
	.datab(\A~combout [21]),
	.datac(\A~combout [22]),
	.datad(\B~combout [22]),
	.cin(gnd),
	.combout(\Adder06|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|C~4 .lut_mask = 16'hF880;
defparam \Adder06|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[23]));
// synopsys translate_off
defparam \B[23]~I .input_async_reset = "none";
defparam \B[23]~I .input_power_up = "low";
defparam \B[23]~I .input_register_mode = "none";
defparam \B[23]~I .input_sync_reset = "none";
defparam \B[23]~I .oe_async_reset = "none";
defparam \B[23]~I .oe_power_up = "low";
defparam \B[23]~I .oe_register_mode = "none";
defparam \B[23]~I .oe_sync_reset = "none";
defparam \B[23]~I .operation_mode = "input";
defparam \B[23]~I .output_async_reset = "none";
defparam \B[23]~I .output_power_up = "low";
defparam \B[23]~I .output_register_mode = "none";
defparam \B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N30
cycloneii_lcell_comb \Adder06|C~5 (
// Equation(s):
// \Adder06|C~5_combout  = (\A~combout [20] & (\B~combout [20] & (\A~combout [21] $ (\B~combout [21]))))

	.dataa(\A~combout [20]),
	.datab(\A~combout [21]),
	.datac(\B~combout [21]),
	.datad(\B~combout [20]),
	.cin(gnd),
	.combout(\Adder06|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|C~5 .lut_mask = 16'h2800;
defparam \Adder06|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N20
cycloneii_lcell_comb \Adder06|sum[3]~2 (
// Equation(s):
// \Adder06|sum[3]~2_combout  = (\Adder06|C~5_combout  & (\A~combout [22] $ ((\B~combout [22])))) # (!\Adder06|C~5_combout  & (\Adder06|C~3_combout  & (\A~combout [22] $ (\B~combout [22]))))

	.dataa(\A~combout [22]),
	.datab(\Adder06|C~5_combout ),
	.datac(\B~combout [22]),
	.datad(\Adder06|C~3_combout ),
	.cin(gnd),
	.combout(\Adder06|sum[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|sum[3]~2 .lut_mask = 16'h5A48;
defparam \Adder06|sum[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[23]));
// synopsys translate_off
defparam \A[23]~I .input_async_reset = "none";
defparam \A[23]~I .input_power_up = "low";
defparam \A[23]~I .input_register_mode = "none";
defparam \A[23]~I .input_sync_reset = "none";
defparam \A[23]~I .oe_async_reset = "none";
defparam \A[23]~I .oe_power_up = "low";
defparam \A[23]~I .oe_register_mode = "none";
defparam \A[23]~I .oe_sync_reset = "none";
defparam \A[23]~I .operation_mode = "input";
defparam \A[23]~I .output_async_reset = "none";
defparam \A[23]~I .output_power_up = "low";
defparam \A[23]~I .output_register_mode = "none";
defparam \A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N22
cycloneii_lcell_comb \Adder06|sum[3]~3 (
// Equation(s):
// \Adder06|sum[3]~3_combout  = \B~combout [23] $ (\A~combout [23] $ (((\Adder06|C~4_combout ) # (\Adder06|sum[3]~2_combout ))))

	.dataa(\Adder06|C~4_combout ),
	.datab(\B~combout [23]),
	.datac(\Adder06|sum[3]~2_combout ),
	.datad(\A~combout [23]),
	.cin(gnd),
	.combout(\Adder06|sum[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|sum[3]~3 .lut_mask = 16'hC936;
defparam \Adder06|sum[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N8
cycloneii_lcell_comb \Adder06|cout~0 (
// Equation(s):
// \Adder06|cout~0_combout  = (\A~combout [22] & (!\B~combout [22] & (\B~combout [23] $ (\A~combout [23])))) # (!\A~combout [22] & (\B~combout [22] & (\B~combout [23] $ (\A~combout [23]))))

	.dataa(\A~combout [22]),
	.datab(\B~combout [23]),
	.datac(\B~combout [22]),
	.datad(\A~combout [23]),
	.cin(gnd),
	.combout(\Adder06|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|cout~0 .lut_mask = 16'h1248;
defparam \Adder06|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N14
cycloneii_lcell_comb \Adder06|cout~3 (
// Equation(s):
// \Adder06|cout~3_combout  = (\A~combout [21] & ((\B~combout [21]) # ((\A~combout [20] & \B~combout [20])))) # (!\A~combout [21] & (\A~combout [20] & (\B~combout [21] & \B~combout [20])))

	.dataa(\A~combout [20]),
	.datab(\A~combout [21]),
	.datac(\B~combout [21]),
	.datad(\B~combout [20]),
	.cin(gnd),
	.combout(\Adder06|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|cout~3 .lut_mask = 16'hE8C0;
defparam \Adder06|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N28
cycloneii_lcell_comb \Adder06|cout~2 (
// Equation(s):
// \Adder06|cout~2_combout  = (\B~combout [23] & ((\A~combout [23]) # ((\A~combout [22] & \B~combout [22])))) # (!\B~combout [23] & (\A~combout [22] & (\B~combout [22] & \A~combout [23])))

	.dataa(\A~combout [22]),
	.datab(\B~combout [23]),
	.datac(\B~combout [22]),
	.datad(\A~combout [23]),
	.cin(gnd),
	.combout(\Adder06|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|cout~2 .lut_mask = 16'hEC80;
defparam \Adder06|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N24
cycloneii_lcell_comb \Adder06|cout~4 (
// Equation(s):
// \Adder06|cout~4_combout  = (\Adder06|cout~2_combout ) # ((\Adder06|cout~0_combout  & \Adder06|cout~3_combout ))

	.dataa(vcc),
	.datab(\Adder06|cout~0_combout ),
	.datac(\Adder06|cout~3_combout ),
	.datad(\Adder06|cout~2_combout ),
	.cin(gnd),
	.combout(\Adder06|cout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|cout~4 .lut_mask = 16'hFFC0;
defparam \Adder06|cout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[24]));
// synopsys translate_off
defparam \A[24]~I .input_async_reset = "none";
defparam \A[24]~I .input_power_up = "low";
defparam \A[24]~I .input_register_mode = "none";
defparam \A[24]~I .input_sync_reset = "none";
defparam \A[24]~I .oe_async_reset = "none";
defparam \A[24]~I .oe_power_up = "low";
defparam \A[24]~I .oe_register_mode = "none";
defparam \A[24]~I .oe_sync_reset = "none";
defparam \A[24]~I .operation_mode = "input";
defparam \A[24]~I .output_async_reset = "none";
defparam \A[24]~I .output_power_up = "low";
defparam \A[24]~I .output_register_mode = "none";
defparam \A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[24]));
// synopsys translate_off
defparam \B[24]~I .input_async_reset = "none";
defparam \B[24]~I .input_power_up = "low";
defparam \B[24]~I .input_register_mode = "none";
defparam \B[24]~I .input_sync_reset = "none";
defparam \B[24]~I .oe_async_reset = "none";
defparam \B[24]~I .oe_power_up = "low";
defparam \B[24]~I .oe_register_mode = "none";
defparam \B[24]~I .oe_sync_reset = "none";
defparam \B[24]~I .operation_mode = "input";
defparam \B[24]~I .output_async_reset = "none";
defparam \B[24]~I .output_power_up = "low";
defparam \B[24]~I .output_register_mode = "none";
defparam \B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y50_N2
cycloneii_lcell_comb \Adder06|cout~1 (
// Equation(s):
// \Adder06|cout~1_combout  = (\Adder06|C~2_combout  & (\Adder06|cout~0_combout  & ((\Adder05|cout~4_combout ) # (\Adder05|cout~1_combout ))))

	.dataa(\Adder06|C~2_combout ),
	.datab(\Adder05|cout~4_combout ),
	.datac(\Adder06|cout~0_combout ),
	.datad(\Adder05|cout~1_combout ),
	.cin(gnd),
	.combout(\Adder06|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder06|cout~1 .lut_mask = 16'hA080;
defparam \Adder06|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N0
cycloneii_lcell_comb \Adder07|sum[0] (
// Equation(s):
// \Adder07|sum [0] = \A~combout [24] $ (\B~combout [24] $ (((\Adder06|cout~4_combout ) # (\Adder06|cout~1_combout ))))

	.dataa(\Adder06|cout~4_combout ),
	.datab(\A~combout [24]),
	.datac(\B~combout [24]),
	.datad(\Adder06|cout~1_combout ),
	.cin(gnd),
	.combout(\Adder07|sum [0]),
	.cout());
// synopsys translate_off
defparam \Adder07|sum[0] .lut_mask = 16'hC396;
defparam \Adder07|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[25]));
// synopsys translate_off
defparam \B[25]~I .input_async_reset = "none";
defparam \B[25]~I .input_power_up = "low";
defparam \B[25]~I .input_register_mode = "none";
defparam \B[25]~I .input_sync_reset = "none";
defparam \B[25]~I .oe_async_reset = "none";
defparam \B[25]~I .oe_power_up = "low";
defparam \B[25]~I .oe_register_mode = "none";
defparam \B[25]~I .oe_sync_reset = "none";
defparam \B[25]~I .operation_mode = "input";
defparam \B[25]~I .output_async_reset = "none";
defparam \B[25]~I .output_power_up = "low";
defparam \B[25]~I .output_register_mode = "none";
defparam \B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N18
cycloneii_lcell_comb \Adder07|C[1]~2 (
// Equation(s):
// \Adder07|C[1]~2_combout  = (\A~combout [24] & ((\Adder06|cout~4_combout ) # ((\B~combout [24]) # (\Adder06|cout~1_combout )))) # (!\A~combout [24] & (\B~combout [24] & ((\Adder06|cout~4_combout ) # (\Adder06|cout~1_combout ))))

	.dataa(\Adder06|cout~4_combout ),
	.datab(\A~combout [24]),
	.datac(\B~combout [24]),
	.datad(\Adder06|cout~1_combout ),
	.cin(gnd),
	.combout(\Adder07|C[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|C[1]~2 .lut_mask = 16'hFCE8;
defparam \Adder07|C[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[25]));
// synopsys translate_off
defparam \A[25]~I .input_async_reset = "none";
defparam \A[25]~I .input_power_up = "low";
defparam \A[25]~I .input_register_mode = "none";
defparam \A[25]~I .input_sync_reset = "none";
defparam \A[25]~I .oe_async_reset = "none";
defparam \A[25]~I .oe_power_up = "low";
defparam \A[25]~I .oe_register_mode = "none";
defparam \A[25]~I .oe_sync_reset = "none";
defparam \A[25]~I .operation_mode = "input";
defparam \A[25]~I .output_async_reset = "none";
defparam \A[25]~I .output_power_up = "low";
defparam \A[25]~I .output_register_mode = "none";
defparam \A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N4
cycloneii_lcell_comb \Adder07|sum[1] (
// Equation(s):
// \Adder07|sum [1] = \B~combout [25] $ (\Adder07|C[1]~2_combout  $ (\A~combout [25]))

	.dataa(\B~combout [25]),
	.datab(\Adder07|C[1]~2_combout ),
	.datac(\A~combout [25]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder07|sum [1]),
	.cout());
// synopsys translate_off
defparam \Adder07|sum[1] .lut_mask = 16'h9696;
defparam \Adder07|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N2
cycloneii_lcell_comb \Adder07|C~4 (
// Equation(s):
// \Adder07|C~4_combout  = (\A~combout [25] & (!\B~combout [25] & (\A~combout [24] $ (\B~combout [24])))) # (!\A~combout [25] & (\B~combout [25] & (\A~combout [24] $ (\B~combout [24]))))

	.dataa(\A~combout [25]),
	.datab(\A~combout [24]),
	.datac(\B~combout [24]),
	.datad(\B~combout [25]),
	.cin(gnd),
	.combout(\Adder07|C~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|C~4 .lut_mask = 16'h1428;
defparam \Adder07|C~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N16
cycloneii_lcell_comb \Adder07|C~3 (
// Equation(s):
// \Adder07|C~3_combout  = (\A~combout [25] & ((\B~combout [25]) # ((\A~combout [24] & \B~combout [24])))) # (!\A~combout [25] & (\A~combout [24] & (\B~combout [24] & \B~combout [25])))

	.dataa(\A~combout [25]),
	.datab(\A~combout [24]),
	.datac(\B~combout [24]),
	.datad(\B~combout [25]),
	.cin(gnd),
	.combout(\Adder07|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|C~3 .lut_mask = 16'hEA80;
defparam \Adder07|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N28
cycloneii_lcell_comb \Adder07|C[2] (
// Equation(s):
// \Adder07|C [2] = (\Adder07|C~3_combout ) # ((\Adder07|C~4_combout  & ((\Adder06|cout~4_combout ) # (\Adder06|cout~1_combout ))))

	.dataa(\Adder06|cout~4_combout ),
	.datab(\Adder07|C~4_combout ),
	.datac(\Adder07|C~3_combout ),
	.datad(\Adder06|cout~1_combout ),
	.cin(gnd),
	.combout(\Adder07|C [2]),
	.cout());
// synopsys translate_off
defparam \Adder07|C[2] .lut_mask = 16'hFCF8;
defparam \Adder07|C[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[26]));
// synopsys translate_off
defparam \A[26]~I .input_async_reset = "none";
defparam \A[26]~I .input_power_up = "low";
defparam \A[26]~I .input_register_mode = "none";
defparam \A[26]~I .input_sync_reset = "none";
defparam \A[26]~I .oe_async_reset = "none";
defparam \A[26]~I .oe_power_up = "low";
defparam \A[26]~I .oe_register_mode = "none";
defparam \A[26]~I .oe_sync_reset = "none";
defparam \A[26]~I .operation_mode = "input";
defparam \A[26]~I .output_async_reset = "none";
defparam \A[26]~I .output_power_up = "low";
defparam \A[26]~I .output_register_mode = "none";
defparam \A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[26]));
// synopsys translate_off
defparam \B[26]~I .input_async_reset = "none";
defparam \B[26]~I .input_power_up = "low";
defparam \B[26]~I .input_register_mode = "none";
defparam \B[26]~I .input_sync_reset = "none";
defparam \B[26]~I .oe_async_reset = "none";
defparam \B[26]~I .oe_power_up = "low";
defparam \B[26]~I .oe_register_mode = "none";
defparam \B[26]~I .oe_sync_reset = "none";
defparam \B[26]~I .operation_mode = "input";
defparam \B[26]~I .output_async_reset = "none";
defparam \B[26]~I .output_power_up = "low";
defparam \B[26]~I .output_register_mode = "none";
defparam \B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N20
cycloneii_lcell_comb \Adder07|sum[2] (
// Equation(s):
// \Adder07|sum [2] = \Adder07|C [2] $ (\A~combout [26] $ (\B~combout [26]))

	.dataa(vcc),
	.datab(\Adder07|C [2]),
	.datac(\A~combout [26]),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\Adder07|sum [2]),
	.cout());
// synopsys translate_off
defparam \Adder07|sum[2] .lut_mask = 16'hC33C;
defparam \Adder07|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[27]));
// synopsys translate_off
defparam \A[27]~I .input_async_reset = "none";
defparam \A[27]~I .input_power_up = "low";
defparam \A[27]~I .input_register_mode = "none";
defparam \A[27]~I .input_sync_reset = "none";
defparam \A[27]~I .oe_async_reset = "none";
defparam \A[27]~I .oe_power_up = "low";
defparam \A[27]~I .oe_register_mode = "none";
defparam \A[27]~I .oe_sync_reset = "none";
defparam \A[27]~I .operation_mode = "input";
defparam \A[27]~I .output_async_reset = "none";
defparam \A[27]~I .output_power_up = "low";
defparam \A[27]~I .output_register_mode = "none";
defparam \A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[27]));
// synopsys translate_off
defparam \B[27]~I .input_async_reset = "none";
defparam \B[27]~I .input_power_up = "low";
defparam \B[27]~I .input_register_mode = "none";
defparam \B[27]~I .input_sync_reset = "none";
defparam \B[27]~I .oe_async_reset = "none";
defparam \B[27]~I .oe_power_up = "low";
defparam \B[27]~I .oe_register_mode = "none";
defparam \B[27]~I .oe_sync_reset = "none";
defparam \B[27]~I .operation_mode = "input";
defparam \B[27]~I .output_async_reset = "none";
defparam \B[27]~I .output_power_up = "low";
defparam \B[27]~I .output_register_mode = "none";
defparam \B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N14
cycloneii_lcell_comb \Adder07|C[3]~7 (
// Equation(s):
// \Adder07|C[3]~7_combout  = (\A~combout [26] & ((\Adder07|C~3_combout ) # (\B~combout [26]))) # (!\A~combout [26] & (\Adder07|C~3_combout  & \B~combout [26]))

	.dataa(\A~combout [26]),
	.datab(vcc),
	.datac(\Adder07|C~3_combout ),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\Adder07|C[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|C[3]~7 .lut_mask = 16'hFAA0;
defparam \Adder07|C[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N22
cycloneii_lcell_comb \Adder07|P[2] (
// Equation(s):
// \Adder07|P [2] = \A~combout [26] $ (\B~combout [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [26]),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\Adder07|P [2]),
	.cout());
// synopsys translate_off
defparam \Adder07|P[2] .lut_mask = 16'h0FF0;
defparam \Adder07|P[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N6
cycloneii_lcell_comb \Adder07|C~5 (
// Equation(s):
// \Adder07|C~5_combout  = (\Adder07|P [2] & (\Adder07|C~4_combout  & ((\Adder06|cout~4_combout ) # (\Adder06|cout~1_combout ))))

	.dataa(\Adder06|cout~4_combout ),
	.datab(\Adder07|P [2]),
	.datac(\Adder07|C~4_combout ),
	.datad(\Adder06|cout~1_combout ),
	.cin(gnd),
	.combout(\Adder07|C~5_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|C~5 .lut_mask = 16'hC080;
defparam \Adder07|C~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N8
cycloneii_lcell_comb \Adder07|sum[3] (
// Equation(s):
// \Adder07|sum [3] = \A~combout [27] $ (\B~combout [27] $ (((\Adder07|C[3]~7_combout ) # (\Adder07|C~5_combout ))))

	.dataa(\A~combout [27]),
	.datab(\B~combout [27]),
	.datac(\Adder07|C[3]~7_combout ),
	.datad(\Adder07|C~5_combout ),
	.cin(gnd),
	.combout(\Adder07|sum [3]),
	.cout());
// synopsys translate_off
defparam \Adder07|sum[3] .lut_mask = 16'h9996;
defparam \Adder07|sum[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N12
cycloneii_lcell_comb \Adder07|cout~1 (
// Equation(s):
// \Adder07|cout~1_combout  = (\Adder07|cout~0_combout  & (\Adder07|C~4_combout  & ((\Adder06|cout~4_combout ) # (\Adder06|cout~1_combout ))))

	.dataa(\Adder07|cout~0_combout ),
	.datab(\Adder07|C~4_combout ),
	.datac(\Adder06|cout~4_combout ),
	.datad(\Adder06|cout~1_combout ),
	.cin(gnd),
	.combout(\Adder07|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|cout~1 .lut_mask = 16'h8880;
defparam \Adder07|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[28]));
// synopsys translate_off
defparam \B[28]~I .input_async_reset = "none";
defparam \B[28]~I .input_power_up = "low";
defparam \B[28]~I .input_register_mode = "none";
defparam \B[28]~I .input_sync_reset = "none";
defparam \B[28]~I .oe_async_reset = "none";
defparam \B[28]~I .oe_power_up = "low";
defparam \B[28]~I .oe_register_mode = "none";
defparam \B[28]~I .oe_sync_reset = "none";
defparam \B[28]~I .operation_mode = "input";
defparam \B[28]~I .output_async_reset = "none";
defparam \B[28]~I .output_power_up = "low";
defparam \B[28]~I .output_register_mode = "none";
defparam \B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[28]));
// synopsys translate_off
defparam \A[28]~I .input_async_reset = "none";
defparam \A[28]~I .input_power_up = "low";
defparam \A[28]~I .input_register_mode = "none";
defparam \A[28]~I .input_sync_reset = "none";
defparam \A[28]~I .oe_async_reset = "none";
defparam \A[28]~I .oe_power_up = "low";
defparam \A[28]~I .oe_register_mode = "none";
defparam \A[28]~I .oe_sync_reset = "none";
defparam \A[28]~I .operation_mode = "input";
defparam \A[28]~I .output_async_reset = "none";
defparam \A[28]~I .output_power_up = "low";
defparam \A[28]~I .output_register_mode = "none";
defparam \A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N24
cycloneii_lcell_comb \Adder07|cout~3 (
// Equation(s):
// \Adder07|cout~3_combout  = (\A~combout [25] & ((\B~combout [25]) # ((\A~combout [24] & \B~combout [24])))) # (!\A~combout [25] & (\A~combout [24] & (\B~combout [24] & \B~combout [25])))

	.dataa(\A~combout [25]),
	.datab(\A~combout [24]),
	.datac(\B~combout [24]),
	.datad(\B~combout [25]),
	.cin(gnd),
	.combout(\Adder07|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|cout~3 .lut_mask = 16'hEA80;
defparam \Adder07|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N30
cycloneii_lcell_comb \Adder07|cout~2 (
// Equation(s):
// \Adder07|cout~2_combout  = (\A~combout [27] & ((\B~combout [27]) # ((\A~combout [26] & \B~combout [26])))) # (!\A~combout [27] & (\A~combout [26] & (\B~combout [27] & \B~combout [26])))

	.dataa(\A~combout [26]),
	.datab(\A~combout [27]),
	.datac(\B~combout [27]),
	.datad(\B~combout [26]),
	.cin(gnd),
	.combout(\Adder07|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|cout~2 .lut_mask = 16'hE8C0;
defparam \Adder07|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y50_N26
cycloneii_lcell_comb \Adder07|cout~4 (
// Equation(s):
// \Adder07|cout~4_combout  = (\Adder07|cout~2_combout ) # ((\Adder07|cout~0_combout  & \Adder07|cout~3_combout ))

	.dataa(\Adder07|cout~0_combout ),
	.datab(vcc),
	.datac(\Adder07|cout~3_combout ),
	.datad(\Adder07|cout~2_combout ),
	.cin(gnd),
	.combout(\Adder07|cout~4_combout ),
	.cout());
// synopsys translate_off
defparam \Adder07|cout~4 .lut_mask = 16'hFFA0;
defparam \Adder07|cout~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N0
cycloneii_lcell_comb \Adder08|sum[0] (
// Equation(s):
// \Adder08|sum [0] = \B~combout [28] $ (\A~combout [28] $ (((\Adder07|cout~1_combout ) # (\Adder07|cout~4_combout ))))

	.dataa(\Adder07|cout~1_combout ),
	.datab(\B~combout [28]),
	.datac(\A~combout [28]),
	.datad(\Adder07|cout~4_combout ),
	.cin(gnd),
	.combout(\Adder08|sum [0]),
	.cout());
// synopsys translate_off
defparam \Adder08|sum[0] .lut_mask = 16'hC396;
defparam \Adder08|sum[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N28
cycloneii_lcell_comb \Adder08|C[1]~0 (
// Equation(s):
// \Adder08|C[1]~0_combout  = (\B~combout [28] & ((\Adder07|cout~1_combout ) # ((\A~combout [28]) # (\Adder07|cout~4_combout )))) # (!\B~combout [28] & (\A~combout [28] & ((\Adder07|cout~1_combout ) # (\Adder07|cout~4_combout ))))

	.dataa(\Adder07|cout~1_combout ),
	.datab(\B~combout [28]),
	.datac(\A~combout [28]),
	.datad(\Adder07|cout~4_combout ),
	.cin(gnd),
	.combout(\Adder08|C[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|C[1]~0 .lut_mask = 16'hFCE8;
defparam \Adder08|C[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[29]));
// synopsys translate_off
defparam \A[29]~I .input_async_reset = "none";
defparam \A[29]~I .input_power_up = "low";
defparam \A[29]~I .input_register_mode = "none";
defparam \A[29]~I .input_sync_reset = "none";
defparam \A[29]~I .oe_async_reset = "none";
defparam \A[29]~I .oe_power_up = "low";
defparam \A[29]~I .oe_register_mode = "none";
defparam \A[29]~I .oe_sync_reset = "none";
defparam \A[29]~I .operation_mode = "input";
defparam \A[29]~I .output_async_reset = "none";
defparam \A[29]~I .output_power_up = "low";
defparam \A[29]~I .output_register_mode = "none";
defparam \A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[29]));
// synopsys translate_off
defparam \B[29]~I .input_async_reset = "none";
defparam \B[29]~I .input_power_up = "low";
defparam \B[29]~I .input_register_mode = "none";
defparam \B[29]~I .input_sync_reset = "none";
defparam \B[29]~I .oe_async_reset = "none";
defparam \B[29]~I .oe_power_up = "low";
defparam \B[29]~I .oe_register_mode = "none";
defparam \B[29]~I .oe_sync_reset = "none";
defparam \B[29]~I .operation_mode = "input";
defparam \B[29]~I .output_async_reset = "none";
defparam \B[29]~I .output_power_up = "low";
defparam \B[29]~I .output_register_mode = "none";
defparam \B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N10
cycloneii_lcell_comb \Adder08|sum[1] (
// Equation(s):
// \Adder08|sum [1] = \Adder08|C[1]~0_combout  $ (\A~combout [29] $ (\B~combout [29]))

	.dataa(vcc),
	.datab(\Adder08|C[1]~0_combout ),
	.datac(\A~combout [29]),
	.datad(\B~combout [29]),
	.cin(gnd),
	.combout(\Adder08|sum [1]),
	.cout());
// synopsys translate_off
defparam \Adder08|sum[1] .lut_mask = 16'hC33C;
defparam \Adder08|sum[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N18
cycloneii_lcell_comb \Adder08|P[1] (
// Equation(s):
// \Adder08|P [1] = \A~combout [29] $ (\B~combout [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\A~combout [29]),
	.datad(\B~combout [29]),
	.cin(gnd),
	.combout(\Adder08|P [1]),
	.cout());
// synopsys translate_off
defparam \Adder08|P[1] .lut_mask = 16'h0FF0;
defparam \Adder08|P[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N8
cycloneii_lcell_comb \Adder08|P[0] (
// Equation(s):
// \Adder08|P [0] = \B~combout [28] $ (\A~combout [28])

	.dataa(vcc),
	.datab(\B~combout [28]),
	.datac(\A~combout [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder08|P [0]),
	.cout());
// synopsys translate_off
defparam \Adder08|P[0] .lut_mask = 16'h3C3C;
defparam \Adder08|P[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N24
cycloneii_lcell_comb \Adder08|C~2 (
// Equation(s):
// \Adder08|C~2_combout  = (\Adder08|P [1] & (\Adder08|P [0] & ((\Adder07|cout~1_combout ) # (\Adder07|cout~4_combout ))))

	.dataa(\Adder07|cout~1_combout ),
	.datab(\Adder08|P [1]),
	.datac(\Adder08|P [0]),
	.datad(\Adder07|cout~4_combout ),
	.cin(gnd),
	.combout(\Adder08|C~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|C~2 .lut_mask = 16'hC080;
defparam \Adder08|C~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[30]));
// synopsys translate_off
defparam \A[30]~I .input_async_reset = "none";
defparam \A[30]~I .input_power_up = "low";
defparam \A[30]~I .input_register_mode = "none";
defparam \A[30]~I .input_sync_reset = "none";
defparam \A[30]~I .oe_async_reset = "none";
defparam \A[30]~I .oe_power_up = "low";
defparam \A[30]~I .oe_register_mode = "none";
defparam \A[30]~I .oe_sync_reset = "none";
defparam \A[30]~I .operation_mode = "input";
defparam \A[30]~I .output_async_reset = "none";
defparam \A[30]~I .output_power_up = "low";
defparam \A[30]~I .output_register_mode = "none";
defparam \A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N14
cycloneii_lcell_comb \Adder08|C~1 (
// Equation(s):
// \Adder08|C~1_combout  = (\A~combout [29] & ((\B~combout [29]) # ((\A~combout [28] & \B~combout [28])))) # (!\A~combout [29] & (\A~combout [28] & (\B~combout [28] & \B~combout [29])))

	.dataa(\A~combout [28]),
	.datab(\B~combout [28]),
	.datac(\A~combout [29]),
	.datad(\B~combout [29]),
	.cin(gnd),
	.combout(\Adder08|C~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|C~1 .lut_mask = 16'hF880;
defparam \Adder08|C~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[30]));
// synopsys translate_off
defparam \B[30]~I .input_async_reset = "none";
defparam \B[30]~I .input_power_up = "low";
defparam \B[30]~I .input_register_mode = "none";
defparam \B[30]~I .input_sync_reset = "none";
defparam \B[30]~I .oe_async_reset = "none";
defparam \B[30]~I .oe_power_up = "low";
defparam \B[30]~I .oe_register_mode = "none";
defparam \B[30]~I .oe_sync_reset = "none";
defparam \B[30]~I .operation_mode = "input";
defparam \B[30]~I .output_async_reset = "none";
defparam \B[30]~I .output_power_up = "low";
defparam \B[30]~I .output_register_mode = "none";
defparam \B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N12
cycloneii_lcell_comb \Adder08|sum[2] (
// Equation(s):
// \Adder08|sum [2] = \A~combout [30] $ (\B~combout [30] $ (((\Adder08|C~2_combout ) # (\Adder08|C~1_combout ))))

	.dataa(\Adder08|C~2_combout ),
	.datab(\A~combout [30]),
	.datac(\Adder08|C~1_combout ),
	.datad(\B~combout [30]),
	.cin(gnd),
	.combout(\Adder08|sum [2]),
	.cout());
// synopsys translate_off
defparam \Adder08|sum[2] .lut_mask = 16'hC936;
defparam \Adder08|sum[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\B~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(B[31]));
// synopsys translate_off
defparam \B[31]~I .input_async_reset = "none";
defparam \B[31]~I .input_power_up = "low";
defparam \B[31]~I .input_register_mode = "none";
defparam \B[31]~I .input_sync_reset = "none";
defparam \B[31]~I .oe_async_reset = "none";
defparam \B[31]~I .oe_power_up = "low";
defparam \B[31]~I .oe_register_mode = "none";
defparam \B[31]~I .oe_sync_reset = "none";
defparam \B[31]~I .operation_mode = "input";
defparam \B[31]~I .output_async_reset = "none";
defparam \B[31]~I .output_power_up = "low";
defparam \B[31]~I .output_register_mode = "none";
defparam \B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N30
cycloneii_lcell_comb \Adder08|sum[3]~9 (
// Equation(s):
// \Adder08|sum[3]~9_combout  = (\Adder08|cout~0_combout ) # ((\Adder08|C~2_combout  & (\A~combout [30] $ (\B~combout [30]))))

	.dataa(\Adder08|cout~0_combout ),
	.datab(\A~combout [30]),
	.datac(\Adder08|C~2_combout ),
	.datad(\B~combout [30]),
	.cin(gnd),
	.combout(\Adder08|sum[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|sum[3]~9 .lut_mask = 16'hBAEA;
defparam \Adder08|sum[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N20
cycloneii_lcell_comb \Adder08|C~3 (
// Equation(s):
// \Adder08|C~3_combout  = (\B~combout [30] & ((\A~combout [30]) # ((\A~combout [29] & \B~combout [29])))) # (!\B~combout [30] & (\A~combout [30] & (\A~combout [29] & \B~combout [29])))

	.dataa(\B~combout [30]),
	.datab(\A~combout [30]),
	.datac(\A~combout [29]),
	.datad(\B~combout [29]),
	.cin(gnd),
	.combout(\Adder08|C~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|C~3 .lut_mask = 16'hE888;
defparam \Adder08|C~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\A~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(A[31]));
// synopsys translate_off
defparam \A[31]~I .input_async_reset = "none";
defparam \A[31]~I .input_power_up = "low";
defparam \A[31]~I .input_register_mode = "none";
defparam \A[31]~I .input_sync_reset = "none";
defparam \A[31]~I .oe_async_reset = "none";
defparam \A[31]~I .oe_power_up = "low";
defparam \A[31]~I .oe_register_mode = "none";
defparam \A[31]~I .oe_sync_reset = "none";
defparam \A[31]~I .operation_mode = "input";
defparam \A[31]~I .output_async_reset = "none";
defparam \A[31]~I .output_power_up = "low";
defparam \A[31]~I .output_register_mode = "none";
defparam \A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N16
cycloneii_lcell_comb \Adder08|sum[3]~8 (
// Equation(s):
// \Adder08|sum[3]~8_combout  = \B~combout [31] $ (\A~combout [31] $ (((\Adder08|sum[3]~9_combout ) # (\Adder08|C~3_combout ))))

	.dataa(\B~combout [31]),
	.datab(\Adder08|sum[3]~9_combout ),
	.datac(\Adder08|C~3_combout ),
	.datad(\A~combout [31]),
	.cin(gnd),
	.combout(\Adder08|sum[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|sum[3]~8 .lut_mask = 16'hA956;
defparam \Adder08|sum[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N26
cycloneii_lcell_comb \Adder08|P[2] (
// Equation(s):
// \Adder08|P [2] = \A~combout [30] $ (\B~combout [30])

	.dataa(vcc),
	.datab(\A~combout [30]),
	.datac(vcc),
	.datad(\B~combout [30]),
	.cin(gnd),
	.combout(\Adder08|P [2]),
	.cout());
// synopsys translate_off
defparam \Adder08|P[2] .lut_mask = 16'h33CC;
defparam \Adder08|P[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N6
cycloneii_lcell_comb \Adder08|cout~0 (
// Equation(s):
// \Adder08|cout~0_combout  = (\Adder08|P [1] & (\Adder08|P [2] & (\A~combout [28] & \B~combout [28])))

	.dataa(\Adder08|P [1]),
	.datab(\Adder08|P [2]),
	.datac(\A~combout [28]),
	.datad(\B~combout [28]),
	.cin(gnd),
	.combout(\Adder08|cout~0_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|cout~0 .lut_mask = 16'h8000;
defparam \Adder08|cout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N2
cycloneii_lcell_comb \Adder08|cout~1 (
// Equation(s):
// \Adder08|cout~1_combout  = (\Adder08|C~2_combout ) # ((\A~combout [29] & \B~combout [29]))

	.dataa(vcc),
	.datab(\A~combout [29]),
	.datac(\Adder08|C~2_combout ),
	.datad(\B~combout [29]),
	.cin(gnd),
	.combout(\Adder08|cout~1_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|cout~1 .lut_mask = 16'hFCF0;
defparam \Adder08|cout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N4
cycloneii_lcell_comb \Adder08|cout~2 (
// Equation(s):
// \Adder08|cout~2_combout  = (\B~combout [30] & ((\A~combout [30]) # (\Adder08|cout~1_combout ))) # (!\B~combout [30] & (\A~combout [30] & \Adder08|cout~1_combout ))

	.dataa(\B~combout [30]),
	.datab(\A~combout [30]),
	.datac(vcc),
	.datad(\Adder08|cout~1_combout ),
	.cin(gnd),
	.combout(\Adder08|cout~2_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|cout~2 .lut_mask = 16'hEE88;
defparam \Adder08|cout~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y1_N22
cycloneii_lcell_comb \Adder08|cout~3 (
// Equation(s):
// \Adder08|cout~3_combout  = (\B~combout [31] & ((\Adder08|cout~0_combout ) # ((\Adder08|cout~2_combout ) # (\A~combout [31])))) # (!\B~combout [31] & (\A~combout [31] & ((\Adder08|cout~0_combout ) # (\Adder08|cout~2_combout ))))

	.dataa(\B~combout [31]),
	.datab(\Adder08|cout~0_combout ),
	.datac(\Adder08|cout~2_combout ),
	.datad(\A~combout [31]),
	.cin(gnd),
	.combout(\Adder08|cout~3_combout ),
	.cout());
// synopsys translate_off
defparam \Adder08|cout~3 .lut_mask = 16'hFEA8;
defparam \Adder08|cout~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[0]~I (
	.datain(\Adder01|sum [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[0]));
// synopsys translate_off
defparam \salida[0]~I .input_async_reset = "none";
defparam \salida[0]~I .input_power_up = "low";
defparam \salida[0]~I .input_register_mode = "none";
defparam \salida[0]~I .input_sync_reset = "none";
defparam \salida[0]~I .oe_async_reset = "none";
defparam \salida[0]~I .oe_power_up = "low";
defparam \salida[0]~I .oe_register_mode = "none";
defparam \salida[0]~I .oe_sync_reset = "none";
defparam \salida[0]~I .operation_mode = "output";
defparam \salida[0]~I .output_async_reset = "none";
defparam \salida[0]~I .output_power_up = "low";
defparam \salida[0]~I .output_register_mode = "none";
defparam \salida[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[1]~I (
	.datain(\Adder01|sum [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[1]));
// synopsys translate_off
defparam \salida[1]~I .input_async_reset = "none";
defparam \salida[1]~I .input_power_up = "low";
defparam \salida[1]~I .input_register_mode = "none";
defparam \salida[1]~I .input_sync_reset = "none";
defparam \salida[1]~I .oe_async_reset = "none";
defparam \salida[1]~I .oe_power_up = "low";
defparam \salida[1]~I .oe_register_mode = "none";
defparam \salida[1]~I .oe_sync_reset = "none";
defparam \salida[1]~I .operation_mode = "output";
defparam \salida[1]~I .output_async_reset = "none";
defparam \salida[1]~I .output_power_up = "low";
defparam \salida[1]~I .output_register_mode = "none";
defparam \salida[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[2]~I (
	.datain(\Adder01|sum [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[2]));
// synopsys translate_off
defparam \salida[2]~I .input_async_reset = "none";
defparam \salida[2]~I .input_power_up = "low";
defparam \salida[2]~I .input_register_mode = "none";
defparam \salida[2]~I .input_sync_reset = "none";
defparam \salida[2]~I .oe_async_reset = "none";
defparam \salida[2]~I .oe_power_up = "low";
defparam \salida[2]~I .oe_register_mode = "none";
defparam \salida[2]~I .oe_sync_reset = "none";
defparam \salida[2]~I .operation_mode = "output";
defparam \salida[2]~I .output_async_reset = "none";
defparam \salida[2]~I .output_power_up = "low";
defparam \salida[2]~I .output_register_mode = "none";
defparam \salida[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[3]~I (
	.datain(\Adder01|sum [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[3]));
// synopsys translate_off
defparam \salida[3]~I .input_async_reset = "none";
defparam \salida[3]~I .input_power_up = "low";
defparam \salida[3]~I .input_register_mode = "none";
defparam \salida[3]~I .input_sync_reset = "none";
defparam \salida[3]~I .oe_async_reset = "none";
defparam \salida[3]~I .oe_power_up = "low";
defparam \salida[3]~I .oe_register_mode = "none";
defparam \salida[3]~I .oe_sync_reset = "none";
defparam \salida[3]~I .operation_mode = "output";
defparam \salida[3]~I .output_async_reset = "none";
defparam \salida[3]~I .output_power_up = "low";
defparam \salida[3]~I .output_register_mode = "none";
defparam \salida[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[4]~I (
	.datain(\Adder02|sum [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[4]));
// synopsys translate_off
defparam \salida[4]~I .input_async_reset = "none";
defparam \salida[4]~I .input_power_up = "low";
defparam \salida[4]~I .input_register_mode = "none";
defparam \salida[4]~I .input_sync_reset = "none";
defparam \salida[4]~I .oe_async_reset = "none";
defparam \salida[4]~I .oe_power_up = "low";
defparam \salida[4]~I .oe_register_mode = "none";
defparam \salida[4]~I .oe_sync_reset = "none";
defparam \salida[4]~I .operation_mode = "output";
defparam \salida[4]~I .output_async_reset = "none";
defparam \salida[4]~I .output_power_up = "low";
defparam \salida[4]~I .output_register_mode = "none";
defparam \salida[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[5]~I (
	.datain(\Adder02|sum [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[5]));
// synopsys translate_off
defparam \salida[5]~I .input_async_reset = "none";
defparam \salida[5]~I .input_power_up = "low";
defparam \salida[5]~I .input_register_mode = "none";
defparam \salida[5]~I .input_sync_reset = "none";
defparam \salida[5]~I .oe_async_reset = "none";
defparam \salida[5]~I .oe_power_up = "low";
defparam \salida[5]~I .oe_register_mode = "none";
defparam \salida[5]~I .oe_sync_reset = "none";
defparam \salida[5]~I .operation_mode = "output";
defparam \salida[5]~I .output_async_reset = "none";
defparam \salida[5]~I .output_power_up = "low";
defparam \salida[5]~I .output_register_mode = "none";
defparam \salida[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[6]~I (
	.datain(\Adder02|sum [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[6]));
// synopsys translate_off
defparam \salida[6]~I .input_async_reset = "none";
defparam \salida[6]~I .input_power_up = "low";
defparam \salida[6]~I .input_register_mode = "none";
defparam \salida[6]~I .input_sync_reset = "none";
defparam \salida[6]~I .oe_async_reset = "none";
defparam \salida[6]~I .oe_power_up = "low";
defparam \salida[6]~I .oe_register_mode = "none";
defparam \salida[6]~I .oe_sync_reset = "none";
defparam \salida[6]~I .operation_mode = "output";
defparam \salida[6]~I .output_async_reset = "none";
defparam \salida[6]~I .output_power_up = "low";
defparam \salida[6]~I .output_register_mode = "none";
defparam \salida[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[7]~I (
	.datain(\Adder02|sum [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[7]));
// synopsys translate_off
defparam \salida[7]~I .input_async_reset = "none";
defparam \salida[7]~I .input_power_up = "low";
defparam \salida[7]~I .input_register_mode = "none";
defparam \salida[7]~I .input_sync_reset = "none";
defparam \salida[7]~I .oe_async_reset = "none";
defparam \salida[7]~I .oe_power_up = "low";
defparam \salida[7]~I .oe_register_mode = "none";
defparam \salida[7]~I .oe_sync_reset = "none";
defparam \salida[7]~I .operation_mode = "output";
defparam \salida[7]~I .output_async_reset = "none";
defparam \salida[7]~I .output_power_up = "low";
defparam \salida[7]~I .output_register_mode = "none";
defparam \salida[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[8]~I (
	.datain(\Adder03|sum [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[8]));
// synopsys translate_off
defparam \salida[8]~I .input_async_reset = "none";
defparam \salida[8]~I .input_power_up = "low";
defparam \salida[8]~I .input_register_mode = "none";
defparam \salida[8]~I .input_sync_reset = "none";
defparam \salida[8]~I .oe_async_reset = "none";
defparam \salida[8]~I .oe_power_up = "low";
defparam \salida[8]~I .oe_register_mode = "none";
defparam \salida[8]~I .oe_sync_reset = "none";
defparam \salida[8]~I .operation_mode = "output";
defparam \salida[8]~I .output_async_reset = "none";
defparam \salida[8]~I .output_power_up = "low";
defparam \salida[8]~I .output_register_mode = "none";
defparam \salida[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[9]~I (
	.datain(\Adder03|sum [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[9]));
// synopsys translate_off
defparam \salida[9]~I .input_async_reset = "none";
defparam \salida[9]~I .input_power_up = "low";
defparam \salida[9]~I .input_register_mode = "none";
defparam \salida[9]~I .input_sync_reset = "none";
defparam \salida[9]~I .oe_async_reset = "none";
defparam \salida[9]~I .oe_power_up = "low";
defparam \salida[9]~I .oe_register_mode = "none";
defparam \salida[9]~I .oe_sync_reset = "none";
defparam \salida[9]~I .operation_mode = "output";
defparam \salida[9]~I .output_async_reset = "none";
defparam \salida[9]~I .output_power_up = "low";
defparam \salida[9]~I .output_register_mode = "none";
defparam \salida[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[10]~I (
	.datain(\Adder03|sum [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[10]));
// synopsys translate_off
defparam \salida[10]~I .input_async_reset = "none";
defparam \salida[10]~I .input_power_up = "low";
defparam \salida[10]~I .input_register_mode = "none";
defparam \salida[10]~I .input_sync_reset = "none";
defparam \salida[10]~I .oe_async_reset = "none";
defparam \salida[10]~I .oe_power_up = "low";
defparam \salida[10]~I .oe_register_mode = "none";
defparam \salida[10]~I .oe_sync_reset = "none";
defparam \salida[10]~I .operation_mode = "output";
defparam \salida[10]~I .output_async_reset = "none";
defparam \salida[10]~I .output_power_up = "low";
defparam \salida[10]~I .output_register_mode = "none";
defparam \salida[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[11]~I (
	.datain(\Adder03|sum [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[11]));
// synopsys translate_off
defparam \salida[11]~I .input_async_reset = "none";
defparam \salida[11]~I .input_power_up = "low";
defparam \salida[11]~I .input_register_mode = "none";
defparam \salida[11]~I .input_sync_reset = "none";
defparam \salida[11]~I .oe_async_reset = "none";
defparam \salida[11]~I .oe_power_up = "low";
defparam \salida[11]~I .oe_register_mode = "none";
defparam \salida[11]~I .oe_sync_reset = "none";
defparam \salida[11]~I .operation_mode = "output";
defparam \salida[11]~I .output_async_reset = "none";
defparam \salida[11]~I .output_power_up = "low";
defparam \salida[11]~I .output_register_mode = "none";
defparam \salida[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[12]~I (
	.datain(\Adder04|sum [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[12]));
// synopsys translate_off
defparam \salida[12]~I .input_async_reset = "none";
defparam \salida[12]~I .input_power_up = "low";
defparam \salida[12]~I .input_register_mode = "none";
defparam \salida[12]~I .input_sync_reset = "none";
defparam \salida[12]~I .oe_async_reset = "none";
defparam \salida[12]~I .oe_power_up = "low";
defparam \salida[12]~I .oe_register_mode = "none";
defparam \salida[12]~I .oe_sync_reset = "none";
defparam \salida[12]~I .operation_mode = "output";
defparam \salida[12]~I .output_async_reset = "none";
defparam \salida[12]~I .output_power_up = "low";
defparam \salida[12]~I .output_register_mode = "none";
defparam \salida[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[13]~I (
	.datain(\Adder04|sum [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[13]));
// synopsys translate_off
defparam \salida[13]~I .input_async_reset = "none";
defparam \salida[13]~I .input_power_up = "low";
defparam \salida[13]~I .input_register_mode = "none";
defparam \salida[13]~I .input_sync_reset = "none";
defparam \salida[13]~I .oe_async_reset = "none";
defparam \salida[13]~I .oe_power_up = "low";
defparam \salida[13]~I .oe_register_mode = "none";
defparam \salida[13]~I .oe_sync_reset = "none";
defparam \salida[13]~I .operation_mode = "output";
defparam \salida[13]~I .output_async_reset = "none";
defparam \salida[13]~I .output_power_up = "low";
defparam \salida[13]~I .output_register_mode = "none";
defparam \salida[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[14]~I (
	.datain(\Adder04|sum [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[14]));
// synopsys translate_off
defparam \salida[14]~I .input_async_reset = "none";
defparam \salida[14]~I .input_power_up = "low";
defparam \salida[14]~I .input_register_mode = "none";
defparam \salida[14]~I .input_sync_reset = "none";
defparam \salida[14]~I .oe_async_reset = "none";
defparam \salida[14]~I .oe_power_up = "low";
defparam \salida[14]~I .oe_register_mode = "none";
defparam \salida[14]~I .oe_sync_reset = "none";
defparam \salida[14]~I .operation_mode = "output";
defparam \salida[14]~I .output_async_reset = "none";
defparam \salida[14]~I .output_power_up = "low";
defparam \salida[14]~I .output_register_mode = "none";
defparam \salida[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[15]~I (
	.datain(\Adder04|sum [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[15]));
// synopsys translate_off
defparam \salida[15]~I .input_async_reset = "none";
defparam \salida[15]~I .input_power_up = "low";
defparam \salida[15]~I .input_register_mode = "none";
defparam \salida[15]~I .input_sync_reset = "none";
defparam \salida[15]~I .oe_async_reset = "none";
defparam \salida[15]~I .oe_power_up = "low";
defparam \salida[15]~I .oe_register_mode = "none";
defparam \salida[15]~I .oe_sync_reset = "none";
defparam \salida[15]~I .operation_mode = "output";
defparam \salida[15]~I .output_async_reset = "none";
defparam \salida[15]~I .output_power_up = "low";
defparam \salida[15]~I .output_register_mode = "none";
defparam \salida[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[16]~I (
	.datain(\Adder05|sum [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[16]));
// synopsys translate_off
defparam \salida[16]~I .input_async_reset = "none";
defparam \salida[16]~I .input_power_up = "low";
defparam \salida[16]~I .input_register_mode = "none";
defparam \salida[16]~I .input_sync_reset = "none";
defparam \salida[16]~I .oe_async_reset = "none";
defparam \salida[16]~I .oe_power_up = "low";
defparam \salida[16]~I .oe_register_mode = "none";
defparam \salida[16]~I .oe_sync_reset = "none";
defparam \salida[16]~I .operation_mode = "output";
defparam \salida[16]~I .output_async_reset = "none";
defparam \salida[16]~I .output_power_up = "low";
defparam \salida[16]~I .output_register_mode = "none";
defparam \salida[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[17]~I (
	.datain(\Adder05|sum [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[17]));
// synopsys translate_off
defparam \salida[17]~I .input_async_reset = "none";
defparam \salida[17]~I .input_power_up = "low";
defparam \salida[17]~I .input_register_mode = "none";
defparam \salida[17]~I .input_sync_reset = "none";
defparam \salida[17]~I .oe_async_reset = "none";
defparam \salida[17]~I .oe_power_up = "low";
defparam \salida[17]~I .oe_register_mode = "none";
defparam \salida[17]~I .oe_sync_reset = "none";
defparam \salida[17]~I .operation_mode = "output";
defparam \salida[17]~I .output_async_reset = "none";
defparam \salida[17]~I .output_power_up = "low";
defparam \salida[17]~I .output_register_mode = "none";
defparam \salida[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[18]~I (
	.datain(\Adder05|sum [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[18]));
// synopsys translate_off
defparam \salida[18]~I .input_async_reset = "none";
defparam \salida[18]~I .input_power_up = "low";
defparam \salida[18]~I .input_register_mode = "none";
defparam \salida[18]~I .input_sync_reset = "none";
defparam \salida[18]~I .oe_async_reset = "none";
defparam \salida[18]~I .oe_power_up = "low";
defparam \salida[18]~I .oe_register_mode = "none";
defparam \salida[18]~I .oe_sync_reset = "none";
defparam \salida[18]~I .operation_mode = "output";
defparam \salida[18]~I .output_async_reset = "none";
defparam \salida[18]~I .output_power_up = "low";
defparam \salida[18]~I .output_register_mode = "none";
defparam \salida[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[19]~I (
	.datain(\Adder05|sum[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[19]));
// synopsys translate_off
defparam \salida[19]~I .input_async_reset = "none";
defparam \salida[19]~I .input_power_up = "low";
defparam \salida[19]~I .input_register_mode = "none";
defparam \salida[19]~I .input_sync_reset = "none";
defparam \salida[19]~I .oe_async_reset = "none";
defparam \salida[19]~I .oe_power_up = "low";
defparam \salida[19]~I .oe_register_mode = "none";
defparam \salida[19]~I .oe_sync_reset = "none";
defparam \salida[19]~I .operation_mode = "output";
defparam \salida[19]~I .output_async_reset = "none";
defparam \salida[19]~I .output_power_up = "low";
defparam \salida[19]~I .output_register_mode = "none";
defparam \salida[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[20]~I (
	.datain(\Adder06|sum [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[20]));
// synopsys translate_off
defparam \salida[20]~I .input_async_reset = "none";
defparam \salida[20]~I .input_power_up = "low";
defparam \salida[20]~I .input_register_mode = "none";
defparam \salida[20]~I .input_sync_reset = "none";
defparam \salida[20]~I .oe_async_reset = "none";
defparam \salida[20]~I .oe_power_up = "low";
defparam \salida[20]~I .oe_register_mode = "none";
defparam \salida[20]~I .oe_sync_reset = "none";
defparam \salida[20]~I .operation_mode = "output";
defparam \salida[20]~I .output_async_reset = "none";
defparam \salida[20]~I .output_power_up = "low";
defparam \salida[20]~I .output_register_mode = "none";
defparam \salida[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[21]~I (
	.datain(\Adder06|sum [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[21]));
// synopsys translate_off
defparam \salida[21]~I .input_async_reset = "none";
defparam \salida[21]~I .input_power_up = "low";
defparam \salida[21]~I .input_register_mode = "none";
defparam \salida[21]~I .input_sync_reset = "none";
defparam \salida[21]~I .oe_async_reset = "none";
defparam \salida[21]~I .oe_power_up = "low";
defparam \salida[21]~I .oe_register_mode = "none";
defparam \salida[21]~I .oe_sync_reset = "none";
defparam \salida[21]~I .operation_mode = "output";
defparam \salida[21]~I .output_async_reset = "none";
defparam \salida[21]~I .output_power_up = "low";
defparam \salida[21]~I .output_register_mode = "none";
defparam \salida[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[22]~I (
	.datain(\Adder06|sum [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[22]));
// synopsys translate_off
defparam \salida[22]~I .input_async_reset = "none";
defparam \salida[22]~I .input_power_up = "low";
defparam \salida[22]~I .input_register_mode = "none";
defparam \salida[22]~I .input_sync_reset = "none";
defparam \salida[22]~I .oe_async_reset = "none";
defparam \salida[22]~I .oe_power_up = "low";
defparam \salida[22]~I .oe_register_mode = "none";
defparam \salida[22]~I .oe_sync_reset = "none";
defparam \salida[22]~I .operation_mode = "output";
defparam \salida[22]~I .output_async_reset = "none";
defparam \salida[22]~I .output_power_up = "low";
defparam \salida[22]~I .output_register_mode = "none";
defparam \salida[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[23]~I (
	.datain(\Adder06|sum[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[23]));
// synopsys translate_off
defparam \salida[23]~I .input_async_reset = "none";
defparam \salida[23]~I .input_power_up = "low";
defparam \salida[23]~I .input_register_mode = "none";
defparam \salida[23]~I .input_sync_reset = "none";
defparam \salida[23]~I .oe_async_reset = "none";
defparam \salida[23]~I .oe_power_up = "low";
defparam \salida[23]~I .oe_register_mode = "none";
defparam \salida[23]~I .oe_sync_reset = "none";
defparam \salida[23]~I .operation_mode = "output";
defparam \salida[23]~I .output_async_reset = "none";
defparam \salida[23]~I .output_power_up = "low";
defparam \salida[23]~I .output_register_mode = "none";
defparam \salida[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[24]~I (
	.datain(\Adder07|sum [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[24]));
// synopsys translate_off
defparam \salida[24]~I .input_async_reset = "none";
defparam \salida[24]~I .input_power_up = "low";
defparam \salida[24]~I .input_register_mode = "none";
defparam \salida[24]~I .input_sync_reset = "none";
defparam \salida[24]~I .oe_async_reset = "none";
defparam \salida[24]~I .oe_power_up = "low";
defparam \salida[24]~I .oe_register_mode = "none";
defparam \salida[24]~I .oe_sync_reset = "none";
defparam \salida[24]~I .operation_mode = "output";
defparam \salida[24]~I .output_async_reset = "none";
defparam \salida[24]~I .output_power_up = "low";
defparam \salida[24]~I .output_register_mode = "none";
defparam \salida[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[25]~I (
	.datain(\Adder07|sum [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[25]));
// synopsys translate_off
defparam \salida[25]~I .input_async_reset = "none";
defparam \salida[25]~I .input_power_up = "low";
defparam \salida[25]~I .input_register_mode = "none";
defparam \salida[25]~I .input_sync_reset = "none";
defparam \salida[25]~I .oe_async_reset = "none";
defparam \salida[25]~I .oe_power_up = "low";
defparam \salida[25]~I .oe_register_mode = "none";
defparam \salida[25]~I .oe_sync_reset = "none";
defparam \salida[25]~I .operation_mode = "output";
defparam \salida[25]~I .output_async_reset = "none";
defparam \salida[25]~I .output_power_up = "low";
defparam \salida[25]~I .output_register_mode = "none";
defparam \salida[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[26]~I (
	.datain(\Adder07|sum [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[26]));
// synopsys translate_off
defparam \salida[26]~I .input_async_reset = "none";
defparam \salida[26]~I .input_power_up = "low";
defparam \salida[26]~I .input_register_mode = "none";
defparam \salida[26]~I .input_sync_reset = "none";
defparam \salida[26]~I .oe_async_reset = "none";
defparam \salida[26]~I .oe_power_up = "low";
defparam \salida[26]~I .oe_register_mode = "none";
defparam \salida[26]~I .oe_sync_reset = "none";
defparam \salida[26]~I .operation_mode = "output";
defparam \salida[26]~I .output_async_reset = "none";
defparam \salida[26]~I .output_power_up = "low";
defparam \salida[26]~I .output_register_mode = "none";
defparam \salida[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[27]~I (
	.datain(\Adder07|sum [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[27]));
// synopsys translate_off
defparam \salida[27]~I .input_async_reset = "none";
defparam \salida[27]~I .input_power_up = "low";
defparam \salida[27]~I .input_register_mode = "none";
defparam \salida[27]~I .input_sync_reset = "none";
defparam \salida[27]~I .oe_async_reset = "none";
defparam \salida[27]~I .oe_power_up = "low";
defparam \salida[27]~I .oe_register_mode = "none";
defparam \salida[27]~I .oe_sync_reset = "none";
defparam \salida[27]~I .operation_mode = "output";
defparam \salida[27]~I .output_async_reset = "none";
defparam \salida[27]~I .output_power_up = "low";
defparam \salida[27]~I .output_register_mode = "none";
defparam \salida[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[28]~I (
	.datain(\Adder08|sum [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[28]));
// synopsys translate_off
defparam \salida[28]~I .input_async_reset = "none";
defparam \salida[28]~I .input_power_up = "low";
defparam \salida[28]~I .input_register_mode = "none";
defparam \salida[28]~I .input_sync_reset = "none";
defparam \salida[28]~I .oe_async_reset = "none";
defparam \salida[28]~I .oe_power_up = "low";
defparam \salida[28]~I .oe_register_mode = "none";
defparam \salida[28]~I .oe_sync_reset = "none";
defparam \salida[28]~I .operation_mode = "output";
defparam \salida[28]~I .output_async_reset = "none";
defparam \salida[28]~I .output_power_up = "low";
defparam \salida[28]~I .output_register_mode = "none";
defparam \salida[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[29]~I (
	.datain(\Adder08|sum [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[29]));
// synopsys translate_off
defparam \salida[29]~I .input_async_reset = "none";
defparam \salida[29]~I .input_power_up = "low";
defparam \salida[29]~I .input_register_mode = "none";
defparam \salida[29]~I .input_sync_reset = "none";
defparam \salida[29]~I .oe_async_reset = "none";
defparam \salida[29]~I .oe_power_up = "low";
defparam \salida[29]~I .oe_register_mode = "none";
defparam \salida[29]~I .oe_sync_reset = "none";
defparam \salida[29]~I .operation_mode = "output";
defparam \salida[29]~I .output_async_reset = "none";
defparam \salida[29]~I .output_power_up = "low";
defparam \salida[29]~I .output_register_mode = "none";
defparam \salida[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[30]~I (
	.datain(\Adder08|sum [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[30]));
// synopsys translate_off
defparam \salida[30]~I .input_async_reset = "none";
defparam \salida[30]~I .input_power_up = "low";
defparam \salida[30]~I .input_register_mode = "none";
defparam \salida[30]~I .input_sync_reset = "none";
defparam \salida[30]~I .oe_async_reset = "none";
defparam \salida[30]~I .oe_power_up = "low";
defparam \salida[30]~I .oe_register_mode = "none";
defparam \salida[30]~I .oe_sync_reset = "none";
defparam \salida[30]~I .operation_mode = "output";
defparam \salida[30]~I .output_async_reset = "none";
defparam \salida[30]~I .output_power_up = "low";
defparam \salida[30]~I .output_register_mode = "none";
defparam \salida[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \salida[31]~I (
	.datain(\Adder08|sum[3]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(salida[31]));
// synopsys translate_off
defparam \salida[31]~I .input_async_reset = "none";
defparam \salida[31]~I .input_power_up = "low";
defparam \salida[31]~I .input_register_mode = "none";
defparam \salida[31]~I .input_sync_reset = "none";
defparam \salida[31]~I .oe_async_reset = "none";
defparam \salida[31]~I .oe_power_up = "low";
defparam \salida[31]~I .oe_register_mode = "none";
defparam \salida[31]~I .oe_sync_reset = "none";
defparam \salida[31]~I .operation_mode = "output";
defparam \salida[31]~I .output_async_reset = "none";
defparam \salida[31]~I .output_power_up = "low";
defparam \salida[31]~I .output_register_mode = "none";
defparam \salida[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \overFlow~I (
	.datain(\Adder08|cout~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(overFlow));
// synopsys translate_off
defparam \overFlow~I .input_async_reset = "none";
defparam \overFlow~I .input_power_up = "low";
defparam \overFlow~I .input_register_mode = "none";
defparam \overFlow~I .input_sync_reset = "none";
defparam \overFlow~I .oe_async_reset = "none";
defparam \overFlow~I .oe_power_up = "low";
defparam \overFlow~I .oe_register_mode = "none";
defparam \overFlow~I .oe_sync_reset = "none";
defparam \overFlow~I .operation_mode = "output";
defparam \overFlow~I .output_async_reset = "none";
defparam \overFlow~I .output_power_up = "low";
defparam \overFlow~I .output_register_mode = "none";
defparam \overFlow~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
