http://scholar.google.com/scholar?hl=en&q=Ravindra+K.+Ahuja%2C+Thomas+L.+Magnanti%2C+and+James+B.+Orlin.+1993.+Network+Flows%3A+Theory%2C+Algorithms%2C+and+Applications.+Prentice-Hall.+
http://scholar.google.com/scholar?hl=en&q=Vicki+H.+Allan%2C+Reese+B.+Jones%2C+Randall+M.+Lee%2C+and+Stephen+J.+Allan.+1995.+Software+pipelining.+Comput.+Surveys+27%2C+3+%28Sept.+1995%29%2C+367%2D%2D432.+10.1145%2F212094.212131+
http://scholar.google.com/scholar?hl=en&q=Mitch+Alsup.+1990.+Motorola%E2%80%99s+88000+family+architecture.+IEEE+Micro+10%2C+3+%28May+1990%29%2C+48%2D%2D66.+10.1109%2F40.56325+
http://scholar.google.com/scholar?hl=en&q=Erik+R.+Altman%2C+R.+Govindarajan%2C+and+Guang+R.+Gao.+1995.+Scheduling+and+mapping%3A+Software+pipelining+in+the+presence+of+structural+hazards.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation+%28PLDI%E2%80%9995%29.+ACM%2C+139%2D%2D150.
http://scholar.google.com/scholar?hl=en&q=Analog+Devices.+2017.+ADSP-2106x+SHARC+Processor+User%E2%80%99s+Manual.+Retrieved+from%3A+http%3A%2F%2Fwww.analog.com%2Fen%2Fproducts%2Flanding-pages%2F001%2Fsharc-manuals.html.
http://scholar.google.com/scholar?hl=en&q=Andrew+W.+Appel+and+Lal+George.+2000.+Optimal+Coalescing+Challenge.+Retrieved+from%3A+http%3A%2F%2Fwww.cs.princeton.edu%2F+appel%2Fcoalesce.
http://scholar.google.com/scholar?hl=en&q=Andrew+W.+Appel+and+Lal+George.+2001.+Optimal+spilling+for+CISC+machines+with+few+registers.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation+%28PLDI%E2%80%9901%29.+ACM%2C+243%2D%2D253.
http://scholar.google.com/scholar?hl=en&q=ARM.+2017.+ARM+Architecture+Reference+Manuals.+Retrieved+from%3A+http%3A%2F%2Finfocenter.arm.com%2Fhelp%2Ftopic%2Fcom.arm.doc.set.architecture%2Findex.html.
http://scholar.google.com/scholar?hl=en&q=Christian+Artigues%2C+Sophie+Demassey%2C+and+Emmanuel+Neron.+2008.+Resource-constrained+Project+Scheduling%3A+Models%2C+Algorithms%2C+Extensions+and+Applications.+Wiley.+
http://scholar.google.com/scholar?hl=en&q=Siamak+Arya.+1985.+An+optimal+instruction-scheduling+model+for+a+class+of+vector+processors.+IEEE+Trans.+Comput.+C-34%2C+11+%28Nov.+1985%29%2C+981%2D%2D995.+10.1109%2FTC.1985.1676531+
http://scholar.google.com/scholar?hl=en&q=David+H.+Bailey+and+John+T.+Barton.+1985.+The+NAS+Kernel+Benchmark+Program.+Technical+Report.+NASA+Ames+Research+Center%2C+Mountain+View%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Philippe+Baptiste%2C+Philippe+Laborie%2C+Claude+Le+Pape%2C+and+Wim+Nuijten.+2006.+Constraint-based+scheduling+and+planning.+In+Handbook+of+Constraint+Programming%2C+Francesca+Rossi%2C+Peter+van+Beek%2C+and+Toby+Walsh+%28Eds.%29.+Elsevier%2C+chapter+22%2C+671%2D%2D800.
http://scholar.google.com/scholar?hl=en&q=Philippe+Baptiste%2C+Claude+Le+Pape%2C+and+Wim+Nuijten.+2001.+Constraint-based+Scheduling.+Kluwer.+
http://scholar.google.com/scholar?hl=en&q=Gerg%C3%B6+Barany+and+Andreas+Krall.+2013.+Optimal+and+heuristic+global+code+motion+for+minimal+spilling.+In+Compiler+Construction+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+7791.+Springer%2C+21%2D%2D40.+10.1007%2F978-3-642-37051-9_2+
http://scholar.google.com/scholar?hl=en&q=Rajkishore+Barik%2C+Christian+Grothoff%2C+Rahul+Gupta%2C+Vinayaka+Pandit%2C+and+Raghavendra+Udupa.+2007.+Optimal+bitwise+register+allocation+using+integer+linear+programming.+In+Languages+and+Compilers+for+Parallel+Computing+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+4382.+Springer%2C+267%2D%2D282.
http://scholar.google.com/scholar?hl=en&q=Steven+Bashford+and+Rainer+Leupers.+1999.+Phase-coupled+mapping+of+data+flow+graphs+to+irregular+data+paths.+Design+Auto.+Embed.+Syst.+4+%28Mar.+1999%29%2C+119%2D%2D165.+10.1023%2FA%3A1008966522714+
http://scholar.google.com/scholar?hl=en&q=Gary+R.+Beck%2C+David+W.+L.+Yen%2C+and+Thomas+L.+Anderson.+1993.+The+Cydra+5+minisupercomputer%3A+Architecture+and+implementation.+J.+Supercomput.+7%2C+1%2D%2D2+%28May+1993%29%2C+143%2D%2D180.+10.1007%2FBF01205183+
http://scholar.google.com/scholar?hl=en&q=Mirza+Beg+and+Peter+van+Beek.+2013.+A+constraint+programming+approach+for+integrated+spatial+and+temporal+scheduling+for+clustered+architectures.+ACM+Trans.+Embed.+Comput.+Syst.+13%2C+1+%28Sept.+2013%29%2C+1%2D%2D14.+10.1145%2F2512470+
http://scholar.google.com/scholar?hl=en&q=Nicolas+Beldiceanu+and+Mats+Carlsson.+2001.+Sweep+as+a+generic+pruning+technique+applied+to+the+non-overlapping+rectangles+constraint.+In+Principles+and+Practice+of+Constraint+Programming+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+2239.+Springer%2C+377%2D%2D391.+
http://scholar.google.com/scholar?hl=en&q=M.+Berry%2C+D.+Chen%2C+P.+Koss%2C+D.+Kuck%2C+S.+Lo%2C+Y.+Pang%2C+L.+Pointer%2C+R.+Roloff%2C+A.+Sameh%2C+E.+Clementi+et+al.+1988.+The+PERFECT+club+benchmarks%3A+Effective+performance+evaluation+of+supercomputers.+Int.+J.+Supercomput.+Applic.+3+%281988%29%2C+5%2D%2D40.+10.1177%2F109434208900300302+
http://scholar.google.com/scholar?hl=en&q=David+A.+Berson.+1996.+Unification+of+Register+Allocation+and+Instruction+Scheduling+in+Compilers+for+Fine-grain+Parallel+Architectures.+Ph.D.+Dissertation.+University+of+Pittsburgh%2C+Pittsburgh%2C+PA.+
http://scholar.google.com/scholar?hl=en&q=Christian+Bessiere.+2006.+Constraint+propagation.+In+Handbook+of+Constraint+Programming%2C+Francesca+Rossi%2C+Peter+van+Beek%2C+and+Toby+Walsh+%28Eds.%29.+Elsevier%2C+chapter+3%2C+29%2D%2D84.
http://scholar.google.com/scholar?hl=en&q=Florent+Blachot%2C+Beno%C3%AEt+Dupont+de+Dinechin%2C+and+Guillaume+Huard.+2006.+SCAN%3A+A+heuristic+for+near-optimal+software+pipelining.+In+Parallel+Processing+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+4128.+Springer%2C+289%2D%2D298.+10.1007%2F11823285_30+
http://scholar.google.com/scholar?hl=en&q=Edward+H.+Bowman.+1959.+The+schedule-sequencing+problem.+Operations+Research+7%2C+5+%28Sept.+1959%29%2C+621%2D%2D624.
http://scholar.google.com/scholar?hl=en&q=David+G.+Bradlee%2C+Susan+J.+Eggers%2C+and+Robert+R.+Henry.+1991.+Integrating+register+allocation+and+instruction+scheduling+for+RISCs.+In+Proceedings+of+the+4th+International+Conference+on+Architectural+Support+for+Programming+Languages+and+Operating+Systems.+ACM%2C+122%2D%2D131.+10.1145%2F106972.106986+
http://scholar.google.com/scholar?hl=en&q=Roberto+Casta%C3%B1eda+Lozano%2C+Mats+Carlsson%2C+Frej+Drejhammar%2C+and+Christian+Schulte.+2012.+Constraint-based+register+allocation+and+instruction+scheduling.+In+Principles+and+Practice+of+Constraint+Programming+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+7514.+Springer%2C+750%2D%2D766.
http://scholar.google.com/scholar?hl=en&q=Roberto+Casta%C3%B1eda+Lozano%2C+Mats+Carlsson%2C+Gabriel+Hjort+Blindell%2C+and+Christian+Schulte.+2014.+Combinatorial+spill+code+optimization+and+ultimate+coalescing.+In+Proceedings+of+the+SIGPLAN%2FSIGBED+Conference+on+Languages%2C+Compilers%2C+Tools+and+Theory+for+Embedded+Systems.+ACM%2C+23%2D%2D32.+10.1145%2F2597809.2597815+
http://scholar.google.com/scholar?hl=en&q=Roberto+Casta%C3%B1eda+Lozano+and+Christian+Schulte.+2014.+Survey+on+Combinatorial+Register+Allocation+and+Instruction+Scheduling.+Technical+Report.+SCALE%2C+KTH+Royal+Institute+of+Technology+8+Swedish+Institute+of+Computer+Science.+Retrieved+from%3A+arXiv%3A1409.7628.
http://scholar.google.com/scholar?hl=en&q=Gregory+J.+Chaitin%2C+Marc+A.+Auslander%2C+Ashok+K.+Chandra%2C+John+Cocke%2C+Martin+E.+Hopkins%2C+and+Peter+W.+Markstein.+1981.+Register+allocation+via+coloring.+Comput.+Lang.+6%2C+1+%281981%29%2C+47%2D%2D57.+
http://scholar.google.com/scholar?hl=en&q=Chia-Ming+Chang%2C+Chien-Ming+Chen%2C+and+Chung-Ta+King.+1997.+Using+integer+linear+programming+for+instruction+scheduling+and+register+allocation+in+multi-issue+processors.+Comput.+Math.+Applic.+34%2C+9+%28Nov.+1997%29%2C+1%2D%2D14.
http://scholar.google.com/scholar?hl=en&q=Samit+Chaudhuri%2C+Robert+A.+Walker%2C+and+John+E.+Mitchell.+1994.+Analyzing+and+exploiting+the+structure+of+the+constraints+in+the+ILP+approach+to+the+scheduling+problem.+IEEE+Trans.+Very+Large+Scale+Integ.+Syst.+2%2C+4+%28Dec.+1994%29%2C+456%2D%2D471.+10.1109%2F92.335014+
http://scholar.google.com/scholar?hl=en&q=Hong-Chich+Chou+and+Chung-Ping+Chung.+1995.+An+optimal+instruction+scheduler+for+superscalar+processor.+IEEE+Trans.+Parallel+Distrib.+Syst.+6%2C+3+%28Mar.+1995%29%2C+303%2D%2D313.+10.1109%2F71.372778+
http://scholar.google.com/scholar?hl=en&q=Lucian+Codrescu%2C+Willie+Anderson%2C+Suresh+Venkumanhanti%2C+Mao+Zeng%2C+Erich+Plondke%2C+Chris+Koob%2C+Ajay+Ingle%2C+Charles+Tabony%2C+and+Rick+Maule.+2014.+Hexagon+DSP%3A+An+architecture+optimized+for+mobile+multimedia+and+communications.+IEEE+Micro+34%2C+2+%28Mar.+2014%29%2C+34%2D%2D43.
http://scholar.google.com/scholar?hl=en&q=Quentin+Colombet%2C+Florian+Brandner%2C+and+Alain+Darte.+2015.+Studying+optimal+spilling+in+the+light+of+SSA.+ACM+Trans.+Archit.+Code+Optimiz.+11%2C+4+%28Jan.+2015%29%2C+1%2D%2D26.
http://scholar.google.com/scholar?hl=en&q=Thomas+H.+Cormen%2C+Charles+E.+Leiserson%2C+Ronald+L.+Rivest%2C+and+Clifford+Stein.+2009.+Introduction+to+Algorithms+%283rd+ed.%29.+MIT+Press.
http://scholar.google.com/scholar?hl=en&q=Harold.+J.+Curnow+and+Brian+A.+Wichmann.+1976.+A+synthetic+benchmark.+Comput.+J.+19%2C+1+%28Feb.+1976%29%2C+43%2D%2D49.
http://scholar.google.com/scholar?hl=en&q=Ron+Cytron%2C+Jeanne+Ferrante%2C+Barry+K.+Rosen%2C+Mark+N.+Wegman%2C+and+F.+Kenneth+Zadeck.+1991.+Efficiently+computing+static+single+assignment+form+and+the+control+dependence+graph.+ACM+Trans.+Program.+Lang.+Syst.+13%2C+4+%28Oct.+1991%29%2C+451%2D%2D490.+10.1145%2F115372.115320+
http://scholar.google.com/scholar?hl=en&q=William+H.+E.+Day.+1970.+Compiler+assignment+of+data+items+to+registers.+IBM+Syst.+J.+9%2C+4+%28Dec.+1970%29%2C+281%2D%2D317.+10.1147%2Fsj.94.0281+
http://scholar.google.com/scholar?hl=en&q=Keith+Diefendorff+and+Ed+Silha.+1994.+The+PowerPC+user+instruction+set+architecture.+IEEE+Micro+14%2C+5+%28Oct.+1994%29%2C+30%2D%2D41.+10.1109%2FMM.1994.363069+
http://scholar.google.com/scholar?hl=en&q=%C5%81ukasz+Domaga%C5%82a%2C+Duco+van+Amstel%2C+Fabrice+Rastello%2C+and+P.+Sadayappan.+2016.+Register+allocation+and+promotion+through+combined+instruction+scheduling+and+loop+unrolling.+In+Proceedings+of+the+International+Conference+on+Compiler+Construction.+ACM%2C+143%2D%2D151.+10.1145%2F2892208.2892219+
http://scholar.google.com/scholar?hl=en&q=Jack+J.+Dongarra%2C+Piotr+Luszczek%2C+and+Antoine+Petitet.+2003.+The+LINPACK+benchmark%3A+Past%2C+present+and+future.+Concur.+Computat.%3A+Pract.+Exper.+15%2C+9+%282003%29%2C+803%2D%2D820.
http://scholar.google.com/scholar?hl=en&q=Beno%C3%AEt+Dupont+de+Dinechin.+2004.+From+machine+scheduling+to+VLIW+instruction+scheduling.+ST+J.+Res.+1%2C+2+%28Sep.+2004%29.
http://scholar.google.com/scholar?hl=en&q=Beno%C3%AEt+Dupont+de+Dinechin.+2007.+Time-indexed+formulations+and+a+large+neighborhood+search+for+the+resource-constrained+modulo+scheduling+problem.+In+Proceedings+of+the+Multidisciplinary+International+Conference+on+Scheduling%3A+Theory+and+Applications.+MISTA%2C+144%2D%2D151.
http://scholar.google.com/scholar?hl=en&q=Beno%C3%AEt+Dupont+de+Dinechin%2C+Fran%C3%A7ois+de+Ferri%C3%A8rre%2C+Christophe+Guillon%2C+and+Arthur+Stoutchinin.+2000.+Code+generator+optimizations+for+the+ST120+DSP-MCU+core.+In+Proceedings+of+the+International+Conference+on+Compilers%2C+Architecture%2C+and+Synthesis+for+Embedded+Systems.+ACM%2C+93%2D%2D102.+10.1145%2F354880.354894+
http://scholar.google.com/scholar?hl=en&q=Dietmar+Ebner%2C+Bernhard+Scholz%2C+and+Andreas+Krall.+2009.+Progressive+spill+code+placement.+In+Proceedings+of+the+International+Conference+on+Compilers%2C+Architecture%2C+and+Synthesis+for+Embedded+Systems.+ACM%2C+77%2D%2D86.+10.1145%2F1629395.1629408+
http://scholar.google.com/scholar?hl=en&q=Erik+Eckstein.+2003.+Code+Optimizations+for+Digital+Signal+Processors.+Ph.D.+Dissertation.+TU+Wien%2C+Austria.
http://scholar.google.com/scholar?hl=en&q=Erik+Eckstein%2C+Oliver+K%C3%B6nig%2C+and+Bernhard+Scholz.+2003.+Code+instruction+selection+based+on+SSA-graphs.+In+Software+and+Compilers+for+Embedded+Systems+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+2826.+Springer%2C+49%2D%2D65.
http://scholar.google.com/scholar?hl=en&q=Erik+Eckstein+and+Bernhard+Scholz.+2003.+Addressing+mode+selection.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization.+IEEE%2C+337%2D%2D346.+
http://scholar.google.com/scholar?hl=en&q=Alexandre+E.+Eichenberger+and+Edward+S.+Davidson.+1997.+Efficient+formulation+for+optimal+modulo+schedulers.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+194%2D%2D205.+10.1145%2F258915.258933+
http://scholar.google.com/scholar?hl=en&q=Alexandre+E.+Eichenberger%2C+Edward+S.+Davidson%2C+and+Santosh+G.+Abraham.+1995.+Optimum+modulo+schedules+for+minimum+register+requirements.+In+Proceedings+of+the+International+Conference+on+Supercomputing.+ACM%2C+31%2D%2D40.+10.1145%2F224538.224542+
http://scholar.google.com/scholar?hl=en&q=Mattias+Eriksson.+2011.+Integrated+Code+Generation.+Ph.D.+Dissertation.+Link%C3%B6ping+University%2C+Sweden.
http://scholar.google.com/scholar?hl=en&q=Mattias+Eriksson+and+Christoph+Kessler.+2009.+Integrated+modulo+scheduling+for+clustered+VLIW+architectures.+In+High+Performance+Embedded+Architectures+and+Compilers+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+5409.+Springer%2C+65%2D%2D79.+10.1007%2F978-3-540-92990-1_7+
http://scholar.google.com/scholar?hl=en&q=Mattias+Eriksson+and+Christoph+Kessler.+2012.+Integrated+code+generation+for+loops.+ACM+Trans.+Embed.+Comput.+Syst.+11S%2C+1+%28June+2012%29%2C+1%2D%2D24.+10.1145%2F2180887.2180896+
http://scholar.google.com/scholar?hl=en&q=Mattias+Eriksson%2C+Oskar+Skoog%2C+and+Christoph+Kessler.+2008.+Optimal+vs.+heuristic+integrated+code+generation+for+clustered+VLIW+architectures.+In+Proceedings+of+the+International+Workshop+on+Software+and+Compilers+for+Embedded+Systems.+ACM%2C+11%2D%2D20.+
http://scholar.google.com/scholar?hl=en&q=Anton+Ertl+and+Andreas+Krall.+1991.+Optimal+instruction+scheduling+using+constraint+logic+programming.+In+Programming+Language+Implementation+and+Logic+Programming+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+528.+Springer%2C+75%2D%2D86.
http://scholar.google.com/scholar?hl=en&q=Heiko+Falk%2C+Norman+Schmitz%2C+and+Florian+Schmoll.+2011.+WCET-aware+register+allocation+based+on+integer-linear+programming.+In+Proceedings+of+the+Euromicro+Conference+on+Real-Time+Systems.+IEEE%2C+13%2D%2D22.+10.1109%2FECRTS.2011.10+
http://scholar.google.com/scholar?hl=en&q=Paolo+Faraboschi%2C+Geoffrey+Brown%2C+Joseph+A.+Fisher%2C+Giuseppe+Desoli%2C+and+Fred+Homewood.+2000.+Lx%3A+A+technology+platform+for+customizable+VLIW+embedded+processing.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture.+ACM%2C+203%2D%2D213.+10.1145%2F339647.339682+
http://scholar.google.com/scholar?hl=en&q=Joseph+A.+Fisher.+1981.+Trace+scheduling%3A+A+technique+for+global+microcode+compaction.+IEEE+Trans.+Comput.+30%2C+7+%28Jul.+1981%29%2C+478%2D%2D490.+10.1109%2FTC.1981.1675827+
http://scholar.google.com/scholar?hl=en&q=Joseph+A.+Fisher.+1983.+Very+long+instruction+word+architectures+and+the+ELI-512.+In+Proceedings+of+the+International+Symposium+on+Computer+Architecture.+ACM%2C+140%2D%2D150.+10.1145%2F800046.801649+
http://scholar.google.com/scholar?hl=en&q=Agner+Fog.+2017.+The+Microarchitecture+of+Intel%2C+AMD+and+VIA+CPUs.+Technical+Report.+Technical+University+of+Denmark.
http://scholar.google.com/scholar?hl=en&q=Changqing+Fu+and+Kent+Wilken.+2002.+A+faster+optimal+register+allocator.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+IEEE%2C+245%2D%2D256.+
http://scholar.google.com/scholar?hl=en&q=GCC2017.+GCC%2C+the+GNU+Compiler+Collection.+Retrieved+from%3A+https%3A%2F%2Fgcc.gnu.org%2F.
http://scholar.google.com/scholar?hl=en&q=Catherine+H.+Gebotys.+1997.+An+efficient+model+for+DSP+code+generation%3A+Performance%2C+code+size%2C+estimated+energy.+In+Proceedings+of+the+International+Symposium+on+System+Synthesis.+IEEE%2C+41%2D%2D47.+
http://scholar.google.com/scholar?hl=en&q=Catherine+H.+Gebotys+and+Mohamed+I.+Elmasry.+1991.+Simultaneous+scheduling+and+allocation+for+cost+constrained+optimal+architectural+synthesis.+In+Proceedings+of+the+Design+Automation+Conference.+ACM%2C+2%2D%2D7.+10.1145%2F127601.127609+
http://scholar.google.com/scholar?hl=en&q=Carla+Gomes+and+Toby+Walsh.+2006.+Randomness+and+structure.+In+Handbook+of+Constraint+Programming%2C+Francesca+Rossi%2C+Peter+van+Beek%2C+and+Toby+Walsh+%28Eds.%29.+Elsevier%2C+chapter+18%2C+639%2D%2D664.
http://scholar.google.com/scholar?hl=en&q=James+R.+Goodman+and+Wei-Chung+Hsu.+1988.+Code+scheduling+and+register+allocation+in+large+basic+blocks.+In+Proceedings+of+the+International+Conference+on+Supercomputing.+ACM%2C+442%2D%2D452.+10.1145%2F55364.55407+
http://scholar.google.com/scholar?hl=en&q=David+W.+Goodwin+and+Kent+Wilken.+1996.+Optimal+and+near-optimal+global+register+allocations+using+0-1+integer+programming.+Softw.%3A+Pract.+Exper.+26%2C+8+%28Aug.+1996%29%2C+929%2D%2D965.+10.1002%2F%28SICI%291097-024X%28199608%2926%3A8%253C929%3A%3AAID-SPE40%253E3.3.CO%3B2-K+
http://scholar.google.com/scholar?hl=en&q=R.+Govindarajan.+2007.+Instruction+scheduling.+In+The+Compiler+Design+Handbook+%282nd+ed.%29.+CRC.
http://scholar.google.com/scholar?hl=en&q=R.+Govindarajan%2C+Erik+R.+Altman%2C+and+Guang+R.+Gao.+1994.+A+framework+for+resource-constrained+rate-optimal+software+pipelining.+In+Vector+and+Parallel+Processing+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+854.+Springer%2C+640%2D%2D651.+
http://scholar.google.com/scholar?hl=en&q=R.+Govindarajan%2C+Erik+R.+Altman%2C+and+Guang+R.+Gao.+1994.+Minimizing+register+requirements+under+resource-constrained+rate-optimal+software+pipelining.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+IEEE%2C+85%2D%2D94.+10.1145%2F192724.192733+
http://scholar.google.com/scholar?hl=en&q=R.+Govindarajan%2C+Hongbo+Yang%2C+Jos%C3%A9+Nelson+Amaral%2C+Chihong+Zhang%2C+and+Guang+R.+Gao.+2003.+Minimum+register+instruction+sequencing+to+reduce+register+spills+in+out-of-order+issue+superscalar+architectures.+IEEE+Trans.+Comput.+52%2C+1+%28Jan.+2003%29%2C+4%2D%2D20.
http://scholar.google.com/scholar?hl=en&q=D.+Greenley%2C+J.+Bauman%2C+D.+Chang%2C+D.+Chen%2C+R.+Eltejaein%2C+P.+Ferolito%2C+P.+Fu%2C+R.+Garner%2C+D.+Greenhill%2C+H.+Grewal+et+al.+1995.+UltraSPARC%3A+The+next+generation+superscalar+64-bit+SPARC.+In+Digest+of+Papers.+COMPCON%E2%80%9995.+Technologies+for+the+Information+Superhighway.+IEEE%2C+442%2D%2D451.
http://scholar.google.com/scholar?hl=en&q=Daniel+Grund+and+Sebastian+Hack.+2007.+A+fast+cutting-plane+algorithm+for+optimal+coalescing.+In+Compiler+Construction+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+4420.+Springer%2C+111%2D%2D125.+
http://scholar.google.com/scholar?hl=en&q=Sebastian+Hack%2C+Daniel+Grund%2C+and+Gerhard+Goos.+2006.+Register+allocation+for+programs+in+SSA-form.+In+Compiler+Construction+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+3923.+Springer%2C+247%2D%2D262.+10.1007%2F11688839_20+
http://scholar.google.com/scholar?hl=en&q=Lang+Hames.+2011.+Specification+Driven+Register+Allocation.+Ph.D.+Dissertation.+University+of+Sydney%2C+Australia.
http://scholar.google.com/scholar?hl=en&q=Lang+Hames+and+Bernhard+Scholz.+2006.+Nearly+optimal+register+allocation+with+PBQP.+In+Modular+Programming+Languages+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+4228.+Springer%2C+346%2D%2D361.+10.1007%2F11860990_21+
http://scholar.google.com/scholar?hl=en&q=Mark+Heffernan+and+Kent+Wilken.+2006.+Data-dependency+graph+transformations+for+instruction+scheduling.+J.+Sched.+8%2C+5+%282006%29%2C+427%2D%2D451.+10.1007%2Fs10951-005-2862-8+
http://scholar.google.com/scholar?hl=en&q=John+L.+Hennessy+and+David+A.+Patterson.+2011.+Computer+Architecture%3A+A+Quantitative+Approach+%285th+ed.%29.+Morgan+Kaufmann.+
http://scholar.google.com/scholar?hl=en&q=Ulrich+Hirnschrott%2C+Andreas+Krall%2C+and+Bernhard+Scholz.+2003.+Graph+coloring+vs.+optimal+register+allocation+for+optimizing+compilers.+In+Modular+Programming+Languages+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+2789.+Springer%2C+202%2D%2D213.
http://scholar.google.com/scholar?hl=en&q=Gabriel+Hjort+Blindell.+2016.+Instruction+Selection%3A+Principles%2C+Methods%2C+and+Applications.+Springer.+
http://scholar.google.com/scholar?hl=en&q=John+N.+Hooker.+2006.+Operations+research+methods+in+constraint+programming.+In+Handbook+of+Constraint+Programming%2C+Francesca+Rossi%2C+Peter+van+Beek%2C+and+Toby+Walsh+%28Eds.%29.+Elsevier%2C+chapter+15%2C+527%2D%2D570.
http://scholar.google.com/scholar?hl=en&q=John+N.+Hooker.+2012.+Integrated+Methods+for+Optimization+%282nd+ed.%29.+Springer.+
http://scholar.google.com/scholar?hl=en&q=Holger+H.+Hoos+and+Edward+Tsang.+2006.+Local+search+methods.+In+Handbook+of+Constraint+Programming%2C+Francesca+Rossi%2C+Peter+van+Beek%2C+and+Toby+Walsh+%28Eds.%29.+Elsevier%2C+chapter+5%2C+135%2D%2D168.
http://scholar.google.com/scholar?hl=en&q=Alfred+Horn.+1951.+On+sentences+which+are+true+of+direct+unions+of+algebras.+Symbol.+Logic+16%2C+1+%2803+1951%29%2C+14%2D%2D21.
http://scholar.google.com/scholar?hl=en&q=Cheng-Tsung+Hwang%2C+Jiahn-Hurng+Lee%2C+and+Yu-Chin+Hsu.+1991.+A+formal+approach+to+the+scheduling+problem+in+high+level+synthesis.+IEEE+Trans.+Comput.-Aided+Design+Integ.+Circ.+Syst.+10%2C+4+%28April+1991%29%2C+464%2D%2D475.+10.1109%2F43.75629+
http://scholar.google.com/scholar?hl=en&q=Wen-Mei+W.+Hwu%2C+Scott+A.+Mahlke%2C+William+Y.+Chen%2C+Pohua+P.+Chang%2C+Nancy+J.+Warter%2C+Roger+A.+Bringmann%2C+Roland+G.+Ouellette%2C+Richard+E.+Hank%2C+Tokuzo+Kiyohara%2C+Grant+E.+Haab+et+al.+1993.+The+superblock%3A+An+effective+technique+for+VLIW+and+superscalar+compilation.+J.+Supercomput.+7%2C+1%2D%2D2+%28May+1993%29%2C+229%2D%2D248.
http://scholar.google.com/scholar?hl=en&q=Infineon+Technologies.+2017.+Carmel.+Retrieved+from%3A+https%3A%2F%2Fwww.infineon.com.
http://scholar.google.com/scholar?hl=en&q=Infineon+Technologies.+2017.+TriCore+1+Architecture+Overview+Handbook.+Retrieved+from%3A+http%3A%2F%2Fwww.infineon.com%2Fdgdl%2FTC1_3_ArchOverview_1.pdf%3FfileId%26equals%3Bdb3a304312bae05f0112be86204c0111.
http://scholar.google.com/scholar?hl=en&q=Intel+Corporation.+2017.+Intel+64+and+IA-32+Architectures+Software+Developer+Manuals.+Retrieved+from%3A+https%3A%2F%2Fsoftware.intel.com%2Fen-us%2Farticles%2Fintel-sdm.
http://scholar.google.com/scholar?hl=en&q=Joxan+Jaffar+and+Jean-Louis+Lassez.+1987.+Constraint+logic+programming.+In+Proceedings+of+the+ACM+SIGACT-SIGPLAN+Symposium+on+Principles+of+Programming+Languages.+ACM%2C+111%2D%2D119.+10.1145%2F41625.41635+
http://scholar.google.com/scholar?hl=en&q=Richard+K.+Johnsson.+1973.+A+Survey+of+Register+Allocation.+Technical+Report.+Carnegie+Mellon+University%2C+Pittsburgh%2C+PA.
http://scholar.google.com/scholar?hl=en&q=Gerry+Kane.+1996.+PA-RISC+2.0+Architecture.+Prentice+Hall.+
http://scholar.google.com/scholar?hl=en&q=Daniel+K%C3%A4stner.+2000.+Retargetable+Postpass+Optimisation+by+Integer+Linear+Programming.+Ph.D.+Dissertation.+Saarland+University%2C+Germany.
http://scholar.google.com/scholar?hl=en&q=Daniel+K%C3%A4stner.+2001.+PROPAN%3A+A+retargetable+system+for+postpass+optimisations+and+analyses.+In+Languages%2C+Compilers%2C+Tools+and+Theory+for+Embedded+Systems+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+1985.+Springer%2C+63%2D%2D80.+
http://scholar.google.com/scholar?hl=en&q=Daniel+K%C3%A4stner+and+Marc+Langenbach.+1999.+Code+optimization+by+integer+linear+programming.+In+Compiler+Construction+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+1575.+Springer%2C+122%2D%2D136.+
http://scholar.google.com/scholar?hl=en&q=Christoph+Kessler.+1998.+Scheduling+expression+DAGs+for+minimal+register+need.+Comput.+Lang.+24%2C+1+%28Sep.+1998%29%2C+33%2D%2D53.
http://scholar.google.com/scholar?hl=en&q=Christoph+Kessler.+2010.+Compiling+for+VLIW+DSPs.+In+Handbook+of+Signal+Processing+Systems.+Springer%2C+603%2D%2D638.
http://scholar.google.com/scholar?hl=en&q=Christoph+Kessler+and+Andrzej+Bednarski.+2001.+A+dynamic+programming+approach+to+optimal+integrated+code+generation.+In+Proceedings+of+the+ACM+SIGPLAN+Workshop+on+Languages%2C+Compilers%2C+Tools+and+Theory+for+Embedded+Systems.+ACM%2C+165%2D%2D174.+10.1145%2F384197.384219+
http://scholar.google.com/scholar?hl=en&q=Christoph+Kessler+and+Andrzej+Bednarski.+2006.+Optimal+integrated+code+generation+for+VLIW+architectures.+Concur.+Computat.%3A+Pract.+Exper.+18%2C+11+%282006%29%2C+1353%2D%2D1390.+
http://scholar.google.com/scholar?hl=en&q=Kevin+L.+Kloker.+1987.+The+architecture+and+applications+of+the+Motorola+DSP56000+digital+signal+processor+family.+In+Proceedings+of+the+IEEE+International+Conference+on+Acoustics%2C+Speech%2C+and+Signal+Processing.+IEEE%2C+523%2D%2D526.
http://scholar.google.com/scholar?hl=en&q=David+Koes+and+Seth+Copen+Goldstein.+2005.+A+progressive+register+allocator+for+irregular+architectures.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization.+IEEE%2C+269%2D%2D280.+10.1109%2FCGO.2005.4+
http://scholar.google.com/scholar?hl=en&q=David+Koes+and+Seth+Copen+Goldstein.+2006.+A+global+progressive+register+allocator.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+204%2D%2D215.+10.1145%2F1133981.1134006+
http://scholar.google.com/scholar?hl=en&q=David+Koes+and+Seth+Copen+Goldstein.+2009.+Register+allocation+deconstructed.+In+Proceedings+of+the+International+Workshop+on+Software+and+Compilers+for+Embedded+Systems.+ACM%2C+21%2D%2D30.+
http://scholar.google.com/scholar?hl=en&q=Timothy+Kong+and+Kent+Wilken.+1998.+Precise+register+allocation+for+irregular+architectures.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+IEEE%2C+297%2D%2D307.+
http://scholar.google.com/scholar?hl=en&q=Tjalling+C.+Koopmans+and+Martin+Beckmann.+1957.+Assignment+problems+and+the+location+of+economic+activities.+Econometrica+25%2C+1+%281957%29%2C+53%2D%2D76.
http://scholar.google.com/scholar?hl=en&q=Ulrich+Kremer.+1997.+Optimal+and+near-optimal+solutions+for+hard+compilation+problems.+Parallel+Proc.+Lett.+7%2C+4+%281997%29%2C+371%2D%2D378.
http://scholar.google.com/scholar?hl=en&q=Monica+Lam.+1988.+Software+pipelining%3A+An+effective+scheduling+technique+for+VLIW+machines.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+318%2D%2D328.+10.1145%2F53990.54022+
http://scholar.google.com/scholar?hl=en&q=Michel+Langevin+and+Eduard+Cerny.+1996.+A+recursive+technique+for+computing+lower-bound+performance+of+schedules.+ACM+Trans.+Design+Auto.+Electron.+Syst.+1%2C+4+%28Oct.+1996%29%2C+443%2D%2D455.+10.1145%2F238997.239002+
http://scholar.google.com/scholar?hl=en&q=Chris+Lattner+and+Vikram+Adve.+2004.+LLVM%3A+A+compilation+framework+for+lifelong+program+analysis+8+transformation.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization.+IEEE%2C+75%2D%2D88.+
http://scholar.google.com/scholar?hl=en&q=Chunho+Lee%2C+Miodrag+Potkonjak%2C+and+William+H.+Mangione-Smith.+1997.+MediaBench%3A+A+tool+for+evaluating+and+synthesizing+multimedia+and+communications+systems.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+IEEE%2C+330%2D%2D335.+
http://scholar.google.com/scholar?hl=en&q=Rainer+Leupers+and+Peter+Marwedel.+1997.+Time-constrained+code+compaction+for+DSP%E2%80%99s.+IEEE+Trans.+Very+Large+Scale+Integ.+Syst.+5%2C+1+%28Mar.+1997%29%2C+112%2D%2D122.+10.1109%2F92.555991+
http://scholar.google.com/scholar?hl=en&q=Emilio+Luque+and+Ana+Ripoll.+1984.+Integer+linear+programming+for+microprograms+register+allocation.+Inform.+Proc.+Lett.+19%2C+2+%28Sep.+1984%29%2C+81%2D%2D85.+10.1016%2F0020-0190%2884%2990102-9+
http://scholar.google.com/scholar?hl=en&q=Abid+M.+Malik.+2008.+Constraint+Programming+Techniques+for+Optimal+Instruction+Scheduling.+Ph.D.+Dissertation.+University+of+Waterloo%2C+Canada.+
http://scholar.google.com/scholar?hl=en&q=Abid+M.+Malik%2C+Michael+Chase%2C+Tyrel+Russell%2C+and+Peter+van+Beek.+2008.+An+application+of+constraint+programming+to+superblock+instruction+scheduling.+In+Principles+and+Practice+of+Constraint+Programming+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+5202.+Springer%2C+97%2D%2D111.+10.1007%2F978-3-540-85958-1_7+
http://scholar.google.com/scholar?hl=en&q=Abid+M.+Malik%2C+Jim+McInnes%2C+and+Peter+van+Beek.+2008.+Optimal+basic+block+instruction+scheduling+for+multiple-issue+processors+using+constraint+programming.+Artific.+Intell.+Tools+17%2C+1+%282008%29%2C+37%2D%2D54.
http://scholar.google.com/scholar?hl=en&q=Alan+S.+Manne.+1960.+On+the+job-shop+scheduling+problem.+Op.+Res.+8%2C+2+%28Mar.+1960%29%2C+219%2D%2D223.+10.1287%2Fopre.8.2.219+
http://scholar.google.com/scholar?hl=en&q=Francis+H.+McMahon.+1986.+Livermore+Fortran+Kernels%3A+A+Computer+Test+of+Numerical+Performance+Range.+Technical+Report.+Lawrence+Livermore+National+Laboratory%2C+Livermore%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Cameron+McNairy+and+Don+Soltis.+2003.+Itanium+2+processor+microarchitecture.+IEEE+Micro+23%2C+2+%28Mar.+2003%29%2C+44%2D%2D55.+10.1109%2FMM.2003.1196114+
http://scholar.google.com/scholar?hl=en&q=Rajeev+Motwani%2C+Krishna+V.+Palem%2C+Vivek+Sarkar%2C+and+Salem+Reyen.+1995.+Combining+Instruction+Scheduling+and+Register+Allocation.+Technical+Report.+Stanford+University%2C+Stanford%2C+CA.+
http://scholar.google.com/scholar?hl=en&q=Santosh+G.+Nagarakatte+and+R.+Govindarajan.+2007.+Register+allocation+and+optimal+spill+code+scheduling+in+software+pipelined+loops+using+0-1+integer+linear+programming+formulation.+In+Compiler+Construction+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+4420.+Springer%2C+126%2D%2D140.+
http://scholar.google.com/scholar?hl=en&q=Mayur+Naik+and+Jens+Palsberg.+2002.+Compiling+with+code-size+constraints.+In+Proceedings+of+the+ACM+SIGPLAN+Workshop+on+Languages%2C+Compilers%2C+Tools+and+Theory+for+Embedded+Systems.+ACM%2C+120%2D%2D129.+10.1145%2F513829.513851+
http://scholar.google.com/scholar?hl=en&q=V.+Krishna+Nandivada.+2007.+Advances+in+register+allocation+techniques.+In+The+Compiler+Design+Handbook+%282nd+ed.%29.+CRC.
http://scholar.google.com/scholar?hl=en&q=V.+Krishna+Nandivada+and+Rajkishore+Barik.+2013.+Improved+bitwidth-aware+variable+packing.+ACM+Trans.+Archit.+Code+Optimiz.+10%2C+3+%28Sep.+2013%29%2C+1%2D%2D22.+10.1145%2F2509420.2509427+
http://scholar.google.com/scholar?hl=en&q=V.+Krishna+Nandivada+and+Jens+Palsberg.+2006.+SARA%3A+Combining+stack+allocation+and+register+allocation.+In+Compiler+Construction+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+3923.+Springer%2C+232%2D%2D246.+10.1007%2F11688839_19+
http://scholar.google.com/scholar?hl=en&q=V.+Krishna+Nandivada%2C+Fernando+Magno+Quint%C3%A3o+Pereira%2C+and+Jens+Palsberg.+2007.+A+framework+for+end-to-end+verification+and+evaluation+of+register+allocators.+In+Static+Analysis+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+4634.+Springer%2C+153%2D%2D169.+
http://scholar.google.com/scholar?hl=en&q=George+L.+Nemhauser+and+Laurence+A.+Wolsey.+1999.+Integer+and+Combinatorial+Optimization.+Wiley.+
http://scholar.google.com/scholar?hl=en&q=Olga+Ohrimenko%2C+Peter+J.+Stuckey%2C+and+Michael+Codish.+2009.+Propagation+via+lazy+clause+generation.+Constraints+14%2C+3+%282009%29%2C+357%2D%2D391.+10.1007%2Fs10601-008-9064-x+
http://scholar.google.com/scholar?hl=en&q=Fernando+Magno+Quint%C3%A3o+Pereira.+2008.+A+Survey+on+Register+Allocation.+Technical+Report.+University+of+California-Los+Angeles%2C+Los+Angeles%2C+CA.
http://scholar.google.com/scholar?hl=en&q=Fernando+Magno+Quint%C3%A3o+Pereira+and+Jens+Palsberg.+2008.+Register+allocation+by+puzzle+solving.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+216%2D%2D226.+10.1145%2F1375581.1375609+
http://scholar.google.com/scholar?hl=en&q=Shlomit+S.+Pinter.+1993.+Register+allocation+with+instruction+scheduling.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+248%2D%2D257.+10.1145%2F155090.155114+
http://scholar.google.com/scholar?hl=en&q=Jason+A.+Poovey%2C+Thomas+M.+Conte%2C+Markus+Levy%2C+and+Shay+Gal-On.+2009.+A+benchmark+characterization+of+the+EEMBC+benchmark+suite.+IEEE+Micro+29%2C+5+%28Sep.+2009%29%2C+18%2D%2D29.+10.1109%2FMM.2009.74+
http://scholar.google.com/scholar?hl=en&q=A.+Alan+B.+Pritsker%2C+Lawrence+J.+Waiters%2C+and+Philip+M.+Wolfe.+1969.+Multiproject+scheduling+with+limited+resources%3A+A+zero-one+programming+approach.+Manag.+Sci.+16%2C+1+%28Sep.+1969%29%2C+93%2D%2D108.+10.1287%2Fmnsc.16.1.93+
http://scholar.google.com/scholar?hl=en&q=Jonathan+Protzenko.+2009.+A+Survey+of+Register+Allocation+Techniques.+Technical+Report.+%C3%89cole+Polytechnique%2C+France.
http://scholar.google.com/scholar?hl=en&q=Vaclav+Rajlich+and+M.+Drew+Moshier.+1984.+A+Survey+of+Algorithms+for+Register+Allocation+in+Straight-line+Programs.+Technical+Report.+University+of+Michigan%2C+Ann+Arbor%2C+MI.
http://scholar.google.com/scholar?hl=en&q=Chittoor+V.+Ramamoorthy%2C+K.+Mani+Chandy%2C+and+Mario+J.+Gonzalez.+1972.+Optimal+scheduling+strategies+in+a+multiprocessor+system.+IEEE+Trans.+Comput.+21%2C+2+%28Feb.+1972%29%2C+137%2D%2D146.+10.1109%2FTC.1972.5008918+
http://scholar.google.com/scholar?hl=en&q=B.+Ramakrishna+Rau+and+Joseph+A.+Fisher.+1993.+Instruction-level+parallel+processing%3A+History%2C+overview%2C+and+perspective.+J.+Supercomput.+7%2C+1%2D%2D2+%28May+1993%29%2C+9%2D%2D50.+10.1007%2FBF01205181+
http://scholar.google.com/scholar?hl=en&q=B.+Ramakrishna+Rau+and+Christopher+D.+Glaeser.+1981.+Some+scheduling+techniques+and+an+easily+schedulable+horizontal+architecture+for+high+performance+scientific+computing.+ACM+SIGMICRO+Newslett.+12%2C+4+%28Dec.+1981%29%2C+183%2D%2D198.+
http://scholar.google.com/scholar?hl=en&q=Minjoong+Rim+and+Rajiv+Jain.+1994.+Lower-bound+performance+estimation+for+the+high-level+synthesis+scheduling+problem.+IEEE+Trans.+Comput.-Aided+Design+13%2C+4+%281994%29%2C+451%2D%2D458.+10.1109%2F43.275355+
http://scholar.google.com/scholar?hl=en&q=Hongbo+Rong+and+R.+Govindarajan.+2007.+Advances+in+software+pipelining.+In+The+Compiler+Design+Handbook+%282nd+ed.%29.+CRC.
http://scholar.google.com/scholar?hl=en&q=Francesca+Rossi%2C+Peter+van+Beek%2C+and+Toby+Walsh+%28Eds.%29.+2006.+Handbook+of+Constraint+Programming.+Elsevier.+
http://scholar.google.com/scholar?hl=en&q=Richard+M.+Russell.+1978.+The+CRAY-1+computer+system.+Commun.+ACM+21%2C+1+%28Jan.+1978%29%2C+63%2D%2D72.+10.1145%2F359327.359336+
http://scholar.google.com/scholar?hl=en&q=Bernhard+Scholz+and+Erik+Eckstein.+2002.+Register+allocation+for+irregular+architectures.+In+Proceedings+of+the+ACM+SIGPLAN+Workshop+on+Languages%2C+Compilers%2C+Tools+and+Theory+for+Embedded+Systems.+ACM%2C+139%2D%2D148.+10.1145%2F513829.513854+
http://scholar.google.com/scholar?hl=en&q=Ghassan+Shobaki%2C+Maxim+Shawabkeh%2C+and+Najm+Eldeen+Abu+Rmaileh.+2013.+Preallocation+instruction+scheduling+with+register+pressure+minimization+using+a+combinatorial+optimization+approach.+ACM+Trans.+Archit.+Code+Optimiz.+10%2C+3+%28Sep.+2013%29%2C+1%2D%2D31.+10.1145%2F2512432+
http://scholar.google.com/scholar?hl=en&q=Ghassan+Shobaki+and+Kent+Wilken.+2004.+Optimal+superblock+scheduling+using+enumeration.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+IEEE%2C+283%2D%2D293.+10.1109%2FMICRO.2004.27+
http://scholar.google.com/scholar?hl=en&q=Ghassan+Shobaki%2C+Kent+Wilken%2C+and+Mark+Heffernan.+2009.+Optimal+trace+scheduling+using+enumeration.+ACM+Trans.+Archit.+Code+Optimiz.+5%2C+4+%28Mar.+2009%29%2C+1%2D%2D32.+10.1145%2F1498690.1498694+
http://scholar.google.com/scholar?hl=en&q=Michael+D.+Smith%2C+Norman+Ramsey%2C+and+Glenn+Holloway.+2004.+A+generalized+algorithm+for+graph-coloring+register+allocation.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+277%2D%2D288.+10.1145%2F996841.996875+
http://scholar.google.com/scholar?hl=en&q=Standard+Performance+Evaluation+Corporation.+2017.+SPEC+CPU+Benchmarks.+Retrieved+from%3A+https%3A%2F%2Fwww.spec.org%2Fbenchmarks.html.
http://scholar.google.com/scholar?hl=en&q=Mark+Stephenson%2C+Jonathan+Babb%2C+and+Saman+Amarasinghe.+2000.+Bidwidth+analysis+with+application+to+silicon+compilation.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+108%2D%2D120.+10.1145%2F349299.349317+
http://scholar.google.com/scholar?hl=en&q=Dominic+Sweetman.+2006.+See+MIPS+Run%2C+Second+Edition.+Morgan+Kaufmann.+
http://scholar.google.com/scholar?hl=en&q=Sriraman+Tallam+and+Rajiv+Gupta.+2003.+Bitwidth+aware+global+register+allocation.+In+Proceedings+of+the+ACM+SIGACT-SIGPLAN+Symposium+on+Principles+of+Programming+Languages.+ACM%2C+85%2D%2D96.
http://scholar.google.com/scholar?hl=en&q=Texas+Instruments.+2017.+TMS320C20x+User%E2%80%99s+Guide.+Retrieved+from%3A+http%3A%2F%2Fwww.ti.com%2Flit%2Fug%2Fspru127c%2Fspru127c.pdf.
http://scholar.google.com/scholar?hl=en&q=Texas+Instruments.+2017.+TMS320C62x+DSP+CPU+and+Instruction+Set+Reference+Guide.+Retrieved+from%3A+www.ti.com%2Flit%2Fpdf%2Fspru731.
http://scholar.google.com/scholar?hl=en&q=Sid+Ahmed+Ali+Touati.+2002.+Register+Pressure+in+Instruction+Level+Parallelism.+Ph.D.+Dissertation.+Versailles+Saint-Quentin-en-Yvelines+University%2C+France.
http://scholar.google.com/scholar?hl=en&q=Peter+van+Beek.+2006.+Backtracking+search+algorithms.+In+Handbook+of+Constraint+Programming%2C+Francesca+Rossi%2C+Peter+van+Beek%2C+and+Toby+Walsh+%28Eds.%29.+Elsevier%2C+chapter+4%2C+85%2D%2D134.
http://scholar.google.com/scholar?hl=en&q=Peter+van+Beek+and+Kent+Wilken.+2001.+Fast+optimal+instruction+scheduling+for+single-issue+processors+with+arbitrary+latencies.+In+Principles+and+Practice+of+Constraint+Programming+%28Lecture+Notes+in+Computer+Science%29%2C+Vol.+2239.+Springer%2C+625%2D%2D639.
http://scholar.google.com/scholar?hl=en&q=Willem-Jan+van+Hoeve+and+Irit+Katriel.+2006.+Global+constraints.+In+Handbook+of+Constraint+Programming%2C+Francesca+Rossi%2C+Peter+van+Beek%2C+and+Toby+Walsh+%28Eds.%29.+Elsevier%2C+chapter+6%2C+169%2D%2D208.
http://scholar.google.com/scholar?hl=en&q=Robert+J.+Vanderbei.+2013.+Linear+Programming%3A+Foundations+and+Extensions.+Springer.
http://scholar.google.com/scholar?hl=en&q=Vojin+%C5%BDivojnovi%C4%87%2C+Juan+M.+Velarde%2C+Christian+Schl%C3%A4ger%2C+and+Heinrich+Meyr.+1994.+DSPSTONE%3A+A+DSP-oriented+benchmarking+methodology.+In+Proceedings+of+the+Conference+on+Signal+Processing+Applications+and+Technology.+DSP+Associates%2C+715%2D%2D720.
http://scholar.google.com/scholar?hl=en&q=Harvey+M.+Wagner.+1959.+An+integer+linear-programming+model+for+machine+scheduling.+Naval+Res.+Logist.+Quart.+6%2C+2+%28Jun.+1959%29%2C+131%2D%2D140.
http://scholar.google.com/scholar?hl=en&q=Fredrik+Wickberg+and+Mattias+Eriksson.+2017.+Outperforming+state-of-the-art+compilers+in+Unison.+Ericsson+research+blog+entry.+Retrieved+from%3A+https%3A%2F%2Fwww.ericsson.com%2Fresearch-blog%2Foutperforming-state-art-compilers-unison%2F.
http://scholar.google.com/scholar?hl=en&q=Kent+Wilken%2C+Jack+Liu%2C+and+Mark+Heffernan.+2000.+Optimal+instruction+scheduling+using+integer+programming.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+121%2D%2D133.+10.1145%2F349299.349318+
http://scholar.google.com/scholar?hl=en&q=Tom+Wilson%2C+Gary+Grewal%2C+Ben+Halley%2C+and+Dilip+Banerji.+1994.+An+integrated+approach+to+retargetable+code+generation.+In+Proceedings+of+the+International+Symposium+on+High-Level+Synthesis.+IEEE%2C+70%2D%2D75.+
http://scholar.google.com/scholar?hl=en&q=Tom+Wilson%2C+Gary+Grewal%2C+Shawn+Henshall%2C+and+Dilip+Banerji.+2002.+An+ILP-based+approach+to+code+generation.+In+Code+Generation+for+Embedded+Processors+%28Engineering+and+Computer+Science%29%2C+Vol.+317.+Springer%2C+103%2D%2D118.
http://scholar.google.com/scholar?hl=en&q=Sebastian+Winkel.+2004.+Exploring+the+performance+potential+of+Itanium+processors+with+ILP-based+scheduling.+In+Proceedings+of+the+International+Symposium+on+Code+Generation+and+Optimization.+IEEE%2C+189%2D%2D200.+
http://scholar.google.com/scholar?hl=en&q=Sebastian+Winkel.+2004.+Optimal+Global+Instruction+Scheduling+for+the+Itanium+Processor+Architecture.+Ph.D.+Dissertation.+Saarland+University%2C+Germany.
http://scholar.google.com/scholar?hl=en&q=Sebastian+Winkel.+2007.+Optimal+versus+heuristic+global+code+scheduling.+In+Proceedings+of+the+International+Symposium+on+Microarchitecture.+IEEE%2C+43%2D%2D55.+
http://scholar.google.com/scholar?hl=en&q=Kenneth+C.+Yeager.+1996.+The+MIPS+R10000+superscalar+microprocessor.+IEEE+Micro+16%2C+2+%28Apr.+1996%29%2C+28%2D%2D40.+10.1109%2F40.491460+
http://scholar.google.com/scholar?hl=en&q=Javier+Zalamea%2C+Josep+Llosa%2C+Eduard+Ayguad%C3%A9%2C+and+Mateo+Valero.+2000.+Improved+spill+code+generation+for+software+pipelined+loops.+In+Proceedings+of+the+ACM+SIGPLAN+Conference+on+Programming+Language+Design+and+Implementation.+ACM%2C+134%2D%2D144.+10.1145%2F349299.349319+
http://scholar.google.com/scholar?hl=en&q=Li+Zhang.+1996.+Scheduling+and+Allocation+with+Integer+Linear+Programming.+Ph.D.+Dissertation.+Saarland+University%2C+Germany.
http://scholar.google.com/scholar?hl=en&q=Zilog%2C+Inc.+2017.+Z8+CPU+User+Manual.+Retrieved+from%3A+http%3A%2F%2Fwww.zilog.com%2Fdocs%2Fum0016.pdf.
