|ram_delay
clk => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.clk_a
clk => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.clk_b
clk => i_addr_out[0].CLK
clk => i_addr_out[1].CLK
clk => i_addr_out[2].CLK
clk => i_addr_out[3].CLK
clk => i_addr_out[4].CLK
clk => i_addr_out[5].CLK
clk => i_addr_out[6].CLK
clk => i_addr_out[7].CLK
clk => i_addr_in[0].CLK
clk => i_addr_in[1].CLK
clk => i_addr_in[2].CLK
clk => i_addr_in[3].CLK
clk => i_addr_in[4].CLK
clk => i_addr_in[5].CLK
clk => i_addr_in[6].CLK
clk => i_addr_in[7].CLK
clk => valid_cnt[0].CLK
clk => valid_cnt[1].CLK
clk => valid_cnt[2].CLK
clk => valid_cnt[3].CLK
clk => valid_cnt[4].CLK
clk => valid_cnt[5].CLK
clk => valid_cnt[6].CLK
clk => valid_cnt[7].CLK
clk => state.CLK
prime => always0.IN1
delay_len[0] => Equal0.IN55
delay_len[0] => Add2.IN16
delay_len[1] => Add1.IN14
delay_len[1] => Add2.IN15
delay_len[2] => Add1.IN13
delay_len[2] => Add2.IN14
delay_len[3] => Add1.IN12
delay_len[3] => Add2.IN13
delay_len[4] => Add1.IN11
delay_len[4] => Add2.IN12
delay_len[5] => Add1.IN10
delay_len[5] => Add2.IN11
delay_len[6] => Add1.IN9
delay_len[6] => Add2.IN10
delay_len[7] => Add1.IN8
delay_len[7] => Add2.IN9
wr => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.we_a
wr => valid_cnt.OUTPUTSELECT
wr => valid_cnt.OUTPUTSELECT
wr => valid_cnt.OUTPUTSELECT
wr => valid_cnt.OUTPUTSELECT
wr => valid_cnt.OUTPUTSELECT
wr => valid_cnt.OUTPUTSELECT
wr => valid_cnt.OUTPUTSELECT
wr => valid_cnt.OUTPUTSELECT
wr => state.OUTPUTSELECT
wr => i_addr_in[0].ENA
wr => i_addr_out[7].ENA
wr => i_addr_out[6].ENA
wr => i_addr_out[5].ENA
wr => i_addr_out[4].ENA
wr => i_addr_out[3].ENA
wr => i_addr_out[2].ENA
wr => i_addr_out[1].ENA
wr => i_addr_out[0].ENA
wr => i_addr_in[1].ENA
wr => i_addr_in[2].ENA
wr => i_addr_in[3].ENA
wr => i_addr_in[4].ENA
wr => i_addr_in[5].ENA
wr => i_addr_in[6].ENA
wr => i_addr_in[7].ENA
d[0] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[0]
d[1] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[1]
d[2] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[2]
d[3] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[3]
d[4] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[4]
d[5] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[5]
d[6] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[6]
d[7] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[7]
d[8] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[8]
d[9] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[9]
d[10] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[10]
d[11] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[11]
d[12] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[12]
d[13] => true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.data_a[13]
q[0] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[0]
q[1] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[1]
q[2] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[2]
q[3] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[3]
q[4] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[4]
q[5] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[5]
q[6] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[6]
q[7] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[7]
q[8] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[8]
q[9] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[9]
q[10] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[10]
q[11] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[11]
q[12] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[12]
q[13] <= true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0.q_b[13]
valid <= state.DB_MAX_OUTPUT_PORT_TYPE


|ram_delay|true_dual_port_ram_dual_clock:TRUE_DUAL_PORT_RAM_DUAL_CLOCK_0
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
addr_a[0] => ram.waddr_a[0].DATAIN
addr_a[0] => ram.WADDR
addr_a[0] => ram.RADDR
addr_a[1] => ram.waddr_a[1].DATAIN
addr_a[1] => ram.WADDR1
addr_a[1] => ram.RADDR1
addr_a[2] => ram.waddr_a[2].DATAIN
addr_a[2] => ram.WADDR2
addr_a[2] => ram.RADDR2
addr_a[3] => ram.waddr_a[3].DATAIN
addr_a[3] => ram.WADDR3
addr_a[3] => ram.RADDR3
addr_a[4] => ram.waddr_a[4].DATAIN
addr_a[4] => ram.WADDR4
addr_a[4] => ram.RADDR4
addr_a[5] => ram.waddr_a[5].DATAIN
addr_a[5] => ram.WADDR5
addr_a[5] => ram.RADDR5
addr_a[6] => ram.waddr_a[6].DATAIN
addr_a[6] => ram.WADDR6
addr_a[6] => ram.RADDR6
addr_a[7] => ram.waddr_a[7].DATAIN
addr_a[7] => ram.WADDR7
addr_a[7] => ram.RADDR7
addr_b[0] => ram.waddr_b[0].DATAIN
addr_b[0] => ram.PORTBWADDR
addr_b[0] => ram.PORTBRADDR
addr_b[1] => ram.waddr_b[1].DATAIN
addr_b[1] => ram.PORTBWADDR1
addr_b[1] => ram.PORTBRADDR1
addr_b[2] => ram.waddr_b[2].DATAIN
addr_b[2] => ram.PORTBWADDR2
addr_b[2] => ram.PORTBRADDR2
addr_b[3] => ram.waddr_b[3].DATAIN
addr_b[3] => ram.PORTBWADDR3
addr_b[3] => ram.PORTBRADDR3
addr_b[4] => ram.waddr_b[4].DATAIN
addr_b[4] => ram.PORTBWADDR4
addr_b[4] => ram.PORTBRADDR4
addr_b[5] => ram.waddr_b[5].DATAIN
addr_b[5] => ram.PORTBWADDR5
addr_b[5] => ram.PORTBRADDR5
addr_b[6] => ram.waddr_b[6].DATAIN
addr_b[6] => ram.PORTBWADDR6
addr_b[6] => ram.PORTBRADDR6
addr_b[7] => ram.waddr_b[7].DATAIN
addr_b[7] => ram.PORTBWADDR7
addr_b[7] => ram.PORTBRADDR7
we_a => ram.we_a.DATAIN
we_a => ram.WE
we_b => ram.we_b.DATAIN
we_b => ram.PORTBWE
clk_a => ram.we_a.CLK
clk_a => ram.waddr_a[7].CLK
clk_a => ram.waddr_a[6].CLK
clk_a => ram.waddr_a[5].CLK
clk_a => ram.waddr_a[4].CLK
clk_a => ram.waddr_a[3].CLK
clk_a => ram.waddr_a[2].CLK
clk_a => ram.waddr_a[1].CLK
clk_a => ram.waddr_a[0].CLK
clk_a => ram.data_a[13].CLK
clk_a => ram.data_a[12].CLK
clk_a => ram.data_a[11].CLK
clk_a => ram.data_a[10].CLK
clk_a => ram.data_a[9].CLK
clk_a => ram.data_a[8].CLK
clk_a => ram.data_a[7].CLK
clk_a => ram.data_a[6].CLK
clk_a => ram.data_a[5].CLK
clk_a => ram.data_a[4].CLK
clk_a => ram.data_a[3].CLK
clk_a => ram.data_a[2].CLK
clk_a => ram.data_a[1].CLK
clk_a => ram.data_a[0].CLK
clk_a => q_a[0]~reg0.CLK
clk_a => q_a[1]~reg0.CLK
clk_a => q_a[2]~reg0.CLK
clk_a => q_a[3]~reg0.CLK
clk_a => q_a[4]~reg0.CLK
clk_a => q_a[5]~reg0.CLK
clk_a => q_a[6]~reg0.CLK
clk_a => q_a[7]~reg0.CLK
clk_a => q_a[8]~reg0.CLK
clk_a => q_a[9]~reg0.CLK
clk_a => q_a[10]~reg0.CLK
clk_a => q_a[11]~reg0.CLK
clk_a => q_a[12]~reg0.CLK
clk_a => q_a[13]~reg0.CLK
clk_a => ram.CLK0
clk_b => ram.we_b.CLK
clk_b => ram.waddr_b[7].CLK
clk_b => ram.waddr_b[6].CLK
clk_b => ram.waddr_b[5].CLK
clk_b => ram.waddr_b[4].CLK
clk_b => ram.waddr_b[3].CLK
clk_b => ram.waddr_b[2].CLK
clk_b => ram.waddr_b[1].CLK
clk_b => ram.waddr_b[0].CLK
clk_b => ram.data_b[13].CLK
clk_b => ram.data_b[12].CLK
clk_b => ram.data_b[11].CLK
clk_b => ram.data_b[10].CLK
clk_b => ram.data_b[9].CLK
clk_b => ram.data_b[8].CLK
clk_b => ram.data_b[7].CLK
clk_b => ram.data_b[6].CLK
clk_b => ram.data_b[5].CLK
clk_b => ram.data_b[4].CLK
clk_b => ram.data_b[3].CLK
clk_b => ram.data_b[2].CLK
clk_b => ram.data_b[1].CLK
clk_b => ram.data_b[0].CLK
clk_b => q_b[0]~reg0.CLK
clk_b => q_b[1]~reg0.CLK
clk_b => q_b[2]~reg0.CLK
clk_b => q_b[3]~reg0.CLK
clk_b => q_b[4]~reg0.CLK
clk_b => q_b[5]~reg0.CLK
clk_b => q_b[6]~reg0.CLK
clk_b => q_b[7]~reg0.CLK
clk_b => q_b[8]~reg0.CLK
clk_b => q_b[9]~reg0.CLK
clk_b => q_b[10]~reg0.CLK
clk_b => q_b[11]~reg0.CLK
clk_b => q_b[12]~reg0.CLK
clk_b => q_b[13]~reg0.CLK
clk_b => ram.PORTBCLK0
q_a[0] <= q_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


