Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: fifo.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fifo.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fifo"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : fifo
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Mohit\Desktop\mk\fifo\fifo.v" into library work
Parsing module <fifo>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fifo>.
WARNING:HDLCompiler:1127 - "C:\Users\Mohit\Desktop\mk\fifo\fifo.v" Line 39: Assignment to nop ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fifo>.
    Related source file is "C:\Users\Mohit\Desktop\mk\fifo\fifo.v".
    Found 4-bit register for signal <rloc>.
    Found 4-bit register for signal <dout>.
    Found 64-bit register for signal <n0078[63:0]>.
    Found 1-bit register for signal <full>.
    Found 1-bit register for signal <empty>.
    Found 4-bit register for signal <wloc>.
    Found 5-bit adder for signal <_n0161> created at line 60.
    Found 4-bit adder for signal <rloc[3]_GND_1_o_add_51_OUT> created at line 91.
    Found 4-bit 16-to-1 multiplexer for signal <rloc[3]_mem[15][3]_wide_mux_29_OUT> created at line 80.
    Found 4-bit comparator equal for signal <wloc[3]_rloc[3]_equal_50_o> created at line 84
    Found 5-bit comparator equal for signal <GND_1_o_GND_1_o_equal_23_o> created at line 60
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  78 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <fifo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 2
 4-bit register                                        : 3
 64-bit register                                       : 1
# Comparators                                          : 2
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 64-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <fifo>.
The following registers are absorbed into counter <rloc>: 1 register on signal <rloc>.
Unit <fifo> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 74
 Flip-Flops                                            : 74
# Comparators                                          : 2
 4-bit comparator equal                                : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 40
 1-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 16
 4-bit 16-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 17
 64-bit 2-to-1 multiplexer                             : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <fifo> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo, actual ratio is 0.
FlipFlop rloc_1 has been replicated 1 time(s)
FlipFlop rloc_2 has been replicated 1 time(s)
FlipFlop rloc_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fifo.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 173
#      LUT2                        : 4
#      LUT3                        : 27
#      LUT4                        : 12
#      LUT5                        : 58
#      LUT6                        : 64
#      MUXF7                       : 8
# FlipFlops/Latches                : 81
#      FD                          : 71
#      FDR                         : 5
#      FDRE                        : 4
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 7
#      OBUF                        : 6

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  126800     0%  
 Number of Slice LUTs:                  165  out of  63400     0%  
    Number used as Logic:               165  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    168
   Number with an unused Flip Flop:      87  out of    168    51%  
   Number with an unused LUT:             3  out of    168     1%  
   Number of fully used LUT-FF pairs:    78  out of    168    46%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 81    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.143ns (Maximum Frequency: 466.701MHz)
   Minimum input arrival time before clock: 1.710ns
   Maximum output required time after clock: 0.746ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.143ns (frequency: 466.701MHz)
  Total number of paths / destination ports: 1681 / 90
-------------------------------------------------------------------------
Delay:               2.143ns (Levels of Logic = 2)
  Source:            rloc_2_1 (FF)
  Destination:       wloc_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: rloc_2_1 to wloc_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.556  rloc_2_1 (rloc_2_1)
     LUT4:I0->O            3   0.097   0.389  rloc[3]_GND_1_o_OR_35_o2 (rloc[3]_GND_1_o_OR_35_o2)
     LUT5:I3->O            4   0.097   0.293  Reset_OR_DriverANDClockEnable11 (Reset_OR_DriverANDClockEnable1)
     FDRE:R                    0.349          wloc_0
    ----------------------------------------
    Total                      2.143ns (0.904ns logic, 1.239ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 481 / 87
-------------------------------------------------------------------------
Offset:              1.710ns (Levels of Logic = 4)
  Source:            read (PAD)
  Destination:       mem_15_32 (FF)
  Destination Clock: clk rising

  Data Path: read to mem_15_32
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   0.001   0.562  read_IBUF (read_IBUF)
     LUT3:I0->O            7   0.097   0.539  Mmux_mem[0][3]_GND_1_o_mux_60_OUT262_SW0 (N8)
     LUT6:I3->O            4   0.097   0.309  Mmux_mem[0][3]_GND_1_o_mux_60_OUT261_SW0 (N224)
     LUT5:I4->O            1   0.097   0.000  Mmux_mem[0][3]_GND_1_o_mux_60_OUT261 (mem[0][3]_GND_1_o_mux_60_OUT<32>)
     FD:D                      0.008          mem_15_32
    ----------------------------------------
    Total                      1.710ns (0.300ns logic, 1.410ns route)
                                       (17.5% logic, 82.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              0.746ns (Levels of Logic = 1)
  Source:            full (FF)
  Destination:       full (PAD)
  Source Clock:      clk rising

  Data Path: full to full
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.361   0.385  full (full_OBUF)
     OBUF:I->O                 0.000          full_OBUF (full)
    ----------------------------------------
    Total                      0.746ns (0.361ns logic, 0.385ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.143|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 55.00 secs
Total CPU time to Xst completion: 55.55 secs
 
--> 

Total memory usage is 405368 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

