INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab1/lab1.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab1/lab1.srcs/sources_1/new/_6bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module _6bit_adder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'C4' is not allowed [F:/jisuanjizuchengyuanli/vivado2.2/lab1/lab1.srcs/sources_1/new/_6bit_adder.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab1/lab1.srcs/sources_1/new/alladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alladder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab1/lab1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab1/lab1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
