TimeQuest Timing Analyzer report for main
Tue Oct 22 21:18:10 2013
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'clock'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clock'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'clock'
 31. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'clock'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Setup: 'clock'
 47. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Fast 1200mV 0C Model Hold: 'clock'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Signal Integrity Metrics (Slow 1200mv 0c Model)
 64. Signal Integrity Metrics (Slow 1200mv 85c Model)
 65. Signal Integrity Metrics (Fast 1200mv 0c Model)
 66. Setup Transfers
 67. Hold Transfers
 68. Report TCCS
 69. Report RSKM
 70. Unconstrained Paths
 71. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; main                                             ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; main.sdc      ; OK     ; Tue Oct 22 21:17:51 2013 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clock  ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 142.76 MHz ; 142.76 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.656 ; 0.000         ;
; clock                                                ; 11.937 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.024 ; -0.622        ;
; clock                                                ; 6.895  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.529  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.224 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 11.656 ; rx                         ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 6.060      ;
; 11.656 ; rx                         ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 6.060      ;
; 11.656 ; rx                         ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 6.060      ;
; 11.656 ; rx                         ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 6.060      ;
; 11.656 ; rx                         ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 6.060      ;
; 11.656 ; rx                         ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 6.060      ;
; 11.656 ; rx                         ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 6.060      ;
; 11.656 ; rx                         ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 6.060      ;
; 12.092 ; rx                         ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 5.621      ;
; 12.092 ; rx                         ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 5.621      ;
; 12.092 ; rx                         ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 5.621      ;
; 12.092 ; rx                         ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 5.621      ;
; 12.092 ; rx                         ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 5.621      ;
; 12.096 ; rx                         ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.618      ;
; 12.096 ; rx                         ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.618      ;
; 12.096 ; rx                         ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.618      ;
; 12.096 ; rx                         ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 5.618      ;
; 12.438 ; rx                         ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.245     ; 5.275      ;
; 12.728 ; rx                         ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 4.986      ;
; 12.978 ; rx                         ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.244     ; 4.736      ;
; 13.171 ; rx                         ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.242     ; 4.545      ;
; 92.995 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.516      ;
; 93.015 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.496      ;
; 93.023 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.488      ;
; 93.042 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.469      ;
; 93.102 ; uartcom:u|d_reg[6]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.420      ;
; 93.102 ; uartcom:u|d_reg[6]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.420      ;
; 93.117 ; uartcom:u|d_reg[3]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.405      ;
; 93.117 ; uartcom:u|d_reg[3]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.405      ;
; 93.127 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.384      ;
; 93.146 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.365      ;
; 93.147 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.364      ;
; 93.155 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.356      ;
; 93.166 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.345      ;
; 93.170 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.341      ;
; 93.174 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.337      ;
; 93.174 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.337      ;
; 93.178 ; intercon:i|doutdec_reg[22] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.473     ; 6.347      ;
; 93.184 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.327      ;
; 93.204 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.307      ;
; 93.212 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 6.300      ;
; 93.259 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.252      ;
; 93.269 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.242      ;
; 93.271 ; intercon:i|doutdec_reg[21] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.473     ; 6.254      ;
; 93.278 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.233      ;
; 93.279 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.232      ;
; 93.287 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.224      ;
; 93.298 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.213      ;
; 93.302 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.209      ;
; 93.306 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.205      ;
; 93.306 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.205      ;
; 93.311 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.200      ;
; 93.316 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.195      ;
; 93.321 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.190      ;
; 93.330 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.181      ;
; 93.336 ; uartcom:u|i_reg1[12]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.175      ;
; 93.336 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.175      ;
; 93.339 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 6.173      ;
; 93.344 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 6.168      ;
; 93.355 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.156      ;
; 93.359 ; uartcom:u|d_reg[4]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.163      ;
; 93.359 ; uartcom:u|d_reg[4]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.163      ;
; 93.365 ; uartcom:u|i_reg1[18]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 6.147      ;
; 93.391 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.120      ;
; 93.401 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.110      ;
; 93.410 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.101      ;
; 93.411 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.100      ;
; 93.415 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.096      ;
; 93.419 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.092      ;
; 93.423 ; intercon:i|doutdec_reg[17] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.473     ; 6.102      ;
; 93.428 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.094      ;
; 93.428 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.094      ;
; 93.430 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.081      ;
; 93.434 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.077      ;
; 93.438 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.073      ;
; 93.438 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.073      ;
; 93.439 ; uartcom:u|i_reg1[4]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.072      ;
; 93.443 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.068      ;
; 93.443 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.079      ;
; 93.443 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.476     ; 6.079      ;
; 93.448 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.063      ;
; 93.448 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.063      ;
; 93.453 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.058      ;
; 93.456 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 6.060      ;
; 93.456 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 6.060      ;
; 93.456 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 6.060      ;
; 93.456 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 6.060      ;
; 93.462 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.049      ;
; 93.468 ; uartcom:u|i_reg1[12]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.043      ;
; 93.468 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.043      ;
; 93.471 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 6.041      ;
; 93.471 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 6.045      ;
; 93.471 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 6.045      ;
; 93.471 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 6.045      ;
; 93.471 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.482     ; 6.045      ;
; 93.473 ; uartcom:u|i_reg1[10]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.038      ;
; 93.476 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.486     ; 6.036      ;
; 93.481 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.030      ;
; 93.487 ; uartcom:u|i_reg1[12]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.024      ;
; 93.487 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 6.024      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock'                                                                                                              ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 11.937 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.264     ; 5.709      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.024 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|data_reg[19]       ; intercon:i|data_reg[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|data_reg[17]       ; intercon:i|data_reg[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; intercon:i|data_reg[18]       ; intercon:i|data_reg[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[22]       ; intercon:i|data_reg[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[16]       ; intercon:i|data_reg[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|data_reg[24]       ; intercon:i|data_reg[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.023 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.669      ;
; -0.019 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.674      ;
; 0.166  ; intercon:i|doutdec_reg[7]     ; intercon:i|doutdec_reg[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.856      ;
; 0.175  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.867      ;
; 0.175  ; intercon:i|doutdec_reg[4]     ; intercon:i|doutdec_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.867      ;
; 0.181  ; intercon:i|doutdec_reg[22]    ; intercon:i|doutdec_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.873      ;
; 0.181  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.873      ;
; 0.184  ; intercon:i|doutdec_reg[9]     ; intercon:i|doutdec_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.874      ;
; 0.185  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.875      ;
; 0.193  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.883      ;
; 0.209  ; intercon:i|doutdec_reg[11]    ; intercon:i|doutdec_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 0.899      ;
; 0.215  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.908      ;
; 0.215  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.908      ;
; 0.215  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.908      ;
; 0.216  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.909      ;
; 0.216  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.909      ;
; 0.216  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.909      ;
; 0.217  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.909      ;
; 0.217  ; intercon:i|doutdec_reg[17]    ; intercon:i|doutdec_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.909      ;
; 0.217  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.909      ;
; 0.218  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.911      ;
; 0.218  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.911      ;
; 0.218  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.909      ;
; 0.218  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.910      ;
; 0.219  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.912      ;
; 0.219  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.910      ;
; 0.220  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.912      ;
; 0.220  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.912      ;
; 0.221  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.914      ;
; 0.221  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.913      ;
; 0.221  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.913      ;
; 0.221  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.913      ;
; 0.222  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.914      ;
; 0.228  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.228  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.921      ;
; 0.229  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.229  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.230  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.922      ;
; 0.231  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.923      ;
; 0.231  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.923      ;
; 0.231  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.231  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.924      ;
; 0.232  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.924      ;
; 0.232  ; intercon:i|doutdec_reg[15]    ; intercon:i|doutdec_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.924      ;
; 0.233  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.925      ;
; 0.233  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.925      ;
; 0.233  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.926      ;
; 0.233  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.926      ;
; 0.234  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.926      ;
; 0.234  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.234  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.927      ;
; 0.235  ; uartcom:u|cnt_reg1[0]         ; uartcom:u|cnt_reg1[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.928      ;
; 0.235  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.927      ;
; 0.235  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.927      ;
; 0.235  ; uartcom:u|cnt_reg[4]          ; uartcom:u|cnt_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.926      ;
; 0.236  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.928      ;
; 0.236  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.928      ;
; 0.236  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.928      ;
; 0.236  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.928      ;
; 0.237  ; intercon:i|doutdec_reg[0]     ; intercon:i|doutdec_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.929      ;
; 0.238  ; uartcom:u|cnt_reg[0]          ; uartcom:u|cnt_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.929      ;
; 0.246  ; uartcom:u|i_reg1[0]           ; uartcom:u|i_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.939      ;
; 0.249  ; uartcom:u|i_reg[0]            ; uartcom:u|i_reg[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.941      ;
; 0.256  ; uartcom:u|cnt_reg[3]          ; uartcom:u|cnt_reg[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 0.947      ;
; 0.271  ; uartcom:u|state_reg1.idle1    ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.963      ;
; 0.277  ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.969      ;
; 0.277  ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.969      ;
; 0.285  ; uartcom:u|state_reg1.idle1    ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 0.977      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock'                                                                                                              ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 6.895 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.222      ; 5.177      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------+
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[17]    ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[18]    ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[19]    ;
; 49.224 ; 49.444       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[20]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[0]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[1]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[2]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_ch_reg     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[16]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[1]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[22]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[24]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[8]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[9]     ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[1]  ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[26] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[0] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[1] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[2] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[3] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[4] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[5] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[6] ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[0]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[1]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[0]    ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[0]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[1]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[2]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[3]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[4]      ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[0]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[1]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[2]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[3]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[4]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[0]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[1]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[2]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[3]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[4]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[5]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[6]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[7]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[8]   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[0]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[1]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[2]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[3]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[4]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[5]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[6]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[7]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[8]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[0]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[1]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[2]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[3]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[4]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[5]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[6]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg[7]         ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|data_recin_reg   ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|data_recout_reg  ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[0]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[10]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[11]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[12]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[13]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[14]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[15]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[16]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[17]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[18]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[19]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[1]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[20]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[21]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[22]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[23]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[24]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[25]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[26]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[27]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[28]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[29]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[2]        ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[30]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[31]       ;
; 49.225 ; 49.445       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[3]        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.813 ; 6.284 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.550 ; -3.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.973 ; 5.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.375 ; 4.955 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 157.46 MHz ; 157.46 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.435 ; 0.000         ;
; clock                                                ; 12.471 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.025 ; -0.659        ;
; clock                                                ; 6.351  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.541  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.284 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.435 ; rx                         ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.407      ;
; 12.435 ; rx                         ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.407      ;
; 12.435 ; rx                         ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.407      ;
; 12.435 ; rx                         ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.407      ;
; 12.435 ; rx                         ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.407      ;
; 12.435 ; rx                         ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.407      ;
; 12.435 ; rx                         ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.407      ;
; 12.435 ; rx                         ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 5.407      ;
; 12.854 ; rx                         ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.984      ;
; 12.854 ; rx                         ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.984      ;
; 12.854 ; rx                         ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.984      ;
; 12.854 ; rx                         ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.984      ;
; 12.854 ; rx                         ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.984      ;
; 12.866 ; rx                         ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.974      ;
; 12.866 ; rx                         ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.974      ;
; 12.866 ; rx                         ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.974      ;
; 12.866 ; rx                         ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.974      ;
; 13.186 ; rx                         ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.121     ; 4.652      ;
; 13.460 ; rx                         ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.380      ;
; 13.670 ; rx                         ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.119     ; 4.170      ;
; 13.862 ; rx                         ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.117     ; 3.980      ;
; 93.649 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.918      ;
; 93.653 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.914      ;
; 93.654 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.913      ;
; 93.674 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.893      ;
; 93.694 ; intercon:i|doutdec_reg[22] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.417     ; 5.888      ;
; 93.725 ; uartcom:u|d_reg[6]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.421     ; 5.853      ;
; 93.725 ; uartcom:u|d_reg[6]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.421     ; 5.853      ;
; 93.738 ; uartcom:u|d_reg[3]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.421     ; 5.840      ;
; 93.738 ; uartcom:u|d_reg[3]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.421     ; 5.840      ;
; 93.765 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.802      ;
; 93.769 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.798      ;
; 93.770 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.797      ;
; 93.775 ; intercon:i|doutdec_reg[21] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.417     ; 5.807      ;
; 93.780 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.787      ;
; 93.790 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.777      ;
; 93.794 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.773      ;
; 93.798 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.769      ;
; 93.799 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.768      ;
; 93.819 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.748      ;
; 93.839 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.728      ;
; 93.841 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.727      ;
; 93.881 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.686      ;
; 93.885 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.682      ;
; 93.886 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.681      ;
; 93.889 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.678      ;
; 93.896 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.671      ;
; 93.906 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.661      ;
; 93.910 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.657      ;
; 93.914 ; uartcom:u|d_reg[4]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.421     ; 5.664      ;
; 93.914 ; uartcom:u|d_reg[4]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.421     ; 5.664      ;
; 93.914 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.653      ;
; 93.915 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.652      ;
; 93.925 ; intercon:i|doutdec_reg[17] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.417     ; 5.657      ;
; 93.925 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.642      ;
; 93.930 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.637      ;
; 93.935 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.632      ;
; 93.936 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.631      ;
; 93.941 ; uartcom:u|i_reg1[12]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.626      ;
; 93.955 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.612      ;
; 93.957 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.611      ;
; 93.974 ; intercon:i|doutdec_reg[19] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.417     ; 5.608      ;
; 93.984 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.583      ;
; 93.986 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.582      ;
; 93.987 ; uartcom:u|i_reg1[18]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.431     ; 5.581      ;
; 93.988 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.592      ;
; 93.988 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.592      ;
; 93.997 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.570      ;
; 94.001 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.579      ;
; 94.001 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.579      ;
; 94.001 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.566      ;
; 94.002 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.565      ;
; 94.005 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.562      ;
; 94.012 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.555      ;
; 94.019 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 5.554      ;
; 94.019 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 5.554      ;
; 94.019 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 5.554      ;
; 94.019 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 5.554      ;
; 94.022 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.545      ;
; 94.026 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.541      ;
; 94.030 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.537      ;
; 94.031 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.536      ;
; 94.032 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 5.541      ;
; 94.032 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 5.541      ;
; 94.032 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 5.541      ;
; 94.032 ; uartcom:u|d_reg[3]         ; intercon:i|data_reg[28]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.426     ; 5.541      ;
; 94.034 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.533      ;
; 94.041 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.526      ;
; 94.043 ; uartcom:u|i_reg1[4]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.524      ;
; 94.044 ; uartcom:u|d_reg[6]         ; intercon:i|contin_reg[1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.536      ;
; 94.046 ; intercon:i|doutdec_reg[20] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.417     ; 5.536      ;
; 94.046 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.521      ;
; 94.051 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.516      ;
; 94.052 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.432     ; 5.515      ;
; 94.054 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.526      ;
; 94.054 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.526      ;
; 94.054 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[9]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.526      ;
; 94.054 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.526      ;
; 94.054 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.526      ;
; 94.054 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.419     ; 5.526      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock'                                                                                                               ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 12.471 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.334     ; 5.105      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.025 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[19]       ; intercon:i|data_reg[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[22]       ; intercon:i|data_reg[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[17]       ; intercon:i|data_reg[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[16]       ; intercon:i|data_reg[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[24]       ; intercon:i|data_reg[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[18]       ; intercon:i|data_reg[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.024 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.024 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.597      ;
; -0.014 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.608      ;
; 0.167  ; intercon:i|doutdec_reg[7]     ; intercon:i|doutdec_reg[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.786      ;
; 0.169  ; intercon:i|doutdec_reg[4]     ; intercon:i|doutdec_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.791      ;
; 0.171  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.792      ;
; 0.174  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.796      ;
; 0.176  ; intercon:i|doutdec_reg[22]    ; intercon:i|doutdec_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.797      ;
; 0.182  ; intercon:i|doutdec_reg[9]     ; intercon:i|doutdec_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.801      ;
; 0.182  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.801      ;
; 0.187  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.806      ;
; 0.205  ; intercon:i|doutdec_reg[11]    ; intercon:i|doutdec_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 0.824      ;
; 0.206  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.828      ;
; 0.207  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.829      ;
; 0.208  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.830      ;
; 0.208  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.830      ;
; 0.209  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.831      ;
; 0.209  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.831      ;
; 0.209  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.830      ;
; 0.209  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.831      ;
; 0.209  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.831      ;
; 0.210  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.832      ;
; 0.210  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.831      ;
; 0.210  ; intercon:i|doutdec_reg[17]    ; intercon:i|doutdec_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.831      ;
; 0.211  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.833      ;
; 0.211  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.833      ;
; 0.211  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.833      ;
; 0.211  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.832      ;
; 0.212  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.834      ;
; 0.213  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.835      ;
; 0.213  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.834      ;
; 0.213  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.834      ;
; 0.213  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.834      ;
; 0.214  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.835      ;
; 0.219  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.219  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.841      ;
; 0.220  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.220  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.842      ;
; 0.221  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.221  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.843      ;
; 0.222  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.222  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.844      ;
; 0.223  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
; 0.223  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.845      ;
; 0.223  ; uartcom:u|cnt_reg[4]          ; uartcom:u|cnt_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.844      ;
; 0.223  ; intercon:i|doutdec_reg[15]    ; intercon:i|doutdec_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.844      ;
; 0.224  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.224  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.846      ;
; 0.225  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.225  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.847      ;
; 0.226  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.226  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.226  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.848      ;
; 0.227  ; uartcom:u|cnt_reg1[0]         ; uartcom:u|cnt_reg1[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.849      ;
; 0.227  ; intercon:i|doutdec_reg[0]     ; intercon:i|doutdec_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.849      ;
; 0.228  ; uartcom:u|cnt_reg[0]          ; uartcom:u|cnt_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.849      ;
; 0.238  ; uartcom:u|i_reg1[0]           ; uartcom:u|i_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.860      ;
; 0.241  ; uartcom:u|i_reg[0]            ; uartcom:u|i_reg[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.862      ;
; 0.243  ; uartcom:u|cnt_reg[3]          ; uartcom:u|cnt_reg[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.864      ;
; 0.256  ; uartcom:u|state_reg1.idle1    ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.878      ;
; 0.263  ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.885      ;
; 0.265  ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.886      ;
; 0.271  ; uartcom:u|state_reg1.idle1    ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.893      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock'                                                                                                               ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 6.351 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.097      ; 4.508      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.765  ; 9.765        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.078 ; 10.078       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------+
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]        ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]        ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]        ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[0]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[1]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[2]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_ch_reg        ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[16]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[17]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[18]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[19]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[20]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[22]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[24]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[0]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[1]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[2]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[3]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[4]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[5]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[6]    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[0]       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[0]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[1]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[2]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[3]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[4]         ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[0]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[1]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[2]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[3]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[4]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[5]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[6]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[7]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[8]      ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[0]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[1]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[2]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[3]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[4]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[5]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[6]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[7]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[8]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|data_recout_reg     ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[0]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[10]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[11]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[12]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[13]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[14]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[15]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[16]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[17]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[18]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[19]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[1]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[20]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[21]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[22]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[23]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[24]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[25]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[26]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[27]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[28]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[29]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[2]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[30]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[31]          ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[3]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[4]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[5]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[6]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[7]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[8]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[9]           ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|load_uart_reg       ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|state_reg1.idle1    ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|state_reg1.loaddata ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|state_reg1.write1   ;
; 49.284 ; 49.502       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|tx_reg              ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[0]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[1]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[28]       ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[2]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[6]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[8]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[9]        ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[0]     ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[10]    ;
; 49.285 ; 49.503       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[11]    ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.082 ; 5.505 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.052 ; -3.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.439 ; 4.960 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 4.889 ; 4.411 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.246 ; 0.000         ;
; clock                                                ; 14.377 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.056 ; -1.490        ;
; clock                                                ; 4.902  ; 0.000         ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.247  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.522 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.246 ; rx                         ; uartcom:u|d_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.438      ;
; 14.246 ; rx                         ; uartcom:u|d_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.438      ;
; 14.246 ; rx                         ; uartcom:u|d_reg[7]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.438      ;
; 14.246 ; rx                         ; uartcom:u|d_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.438      ;
; 14.246 ; rx                         ; uartcom:u|d_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.438      ;
; 14.246 ; rx                         ; uartcom:u|d_reg[6]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.438      ;
; 14.246 ; rx                         ; uartcom:u|d_reg[5]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.438      ;
; 14.246 ; rx                         ; uartcom:u|d_reg[4]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 3.438      ;
; 14.436 ; rx                         ; uartcom:u|i_reg[0]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.246      ;
; 14.436 ; rx                         ; uartcom:u|i_reg[3]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.246      ;
; 14.436 ; rx                         ; uartcom:u|i_reg[2]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.246      ;
; 14.436 ; rx                         ; uartcom:u|i_reg[1]         ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 3.246      ;
; 14.438 ; rx                         ; uartcom:u|cnt_reg[3]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.242      ;
; 14.438 ; rx                         ; uartcom:u|cnt_reg[2]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.242      ;
; 14.438 ; rx                         ; uartcom:u|cnt_reg[4]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.242      ;
; 14.438 ; rx                         ; uartcom:u|cnt_reg[0]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.242      ;
; 14.438 ; rx                         ; uartcom:u|cnt_reg[1]       ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.242      ;
; 14.593 ; rx                         ; uartcom:u|state_reg.start1 ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 3.087      ;
; 14.720 ; rx                         ; uartcom:u|state_reg.idle   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 2.962      ;
; 14.864 ; rx                         ; uartcom:u|data_recin_reg   ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.265     ; 2.818      ;
; 14.926 ; rx                         ; uartcom:u|state_reg.read1  ; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.263     ; 2.758      ;
; 96.564 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.165      ;
; 96.568 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.161      ;
; 96.583 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.146      ;
; 96.585 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.144      ;
; 96.587 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.142      ;
; 96.589 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.140      ;
; 96.596 ; intercon:i|doutdec_reg[21] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.246     ; 3.145      ;
; 96.623 ; intercon:i|doutdec_reg[22] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.246     ; 3.118      ;
; 96.632 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.097      ;
; 96.633 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.096      ;
; 96.636 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.093      ;
; 96.651 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.078      ;
; 96.653 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.076      ;
; 96.654 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.075      ;
; 96.655 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.074      ;
; 96.655 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.074      ;
; 96.657 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.072      ;
; 96.659 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.070      ;
; 96.669 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.060      ;
; 96.671 ; uartcom:u|d_reg[6]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.248     ; 3.068      ;
; 96.671 ; uartcom:u|d_reg[6]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.248     ; 3.068      ;
; 96.673 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.056      ;
; 96.678 ; uartcom:u|d_reg[3]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.248     ; 3.061      ;
; 96.678 ; uartcom:u|d_reg[3]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.248     ; 3.061      ;
; 96.700 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.029      ;
; 96.701 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.028      ;
; 96.704 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.025      ;
; 96.709 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.020      ;
; 96.713 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.016      ;
; 96.719 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.010      ;
; 96.721 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.008      ;
; 96.722 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.007      ;
; 96.723 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.006      ;
; 96.723 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.006      ;
; 96.725 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.004      ;
; 96.725 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.004      ;
; 96.727 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.002      ;
; 96.729 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 3.000      ;
; 96.731 ; intercon:i|doutdec_reg[17] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.246     ; 3.010      ;
; 96.734 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.995      ;
; 96.736 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.993      ;
; 96.737 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.992      ;
; 96.740 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.989      ;
; 96.741 ; uartcom:u|i_reg1[12]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.988      ;
; 96.741 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.988      ;
; 96.745 ; uartcom:u|i_reg1[12]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.984      ;
; 96.750 ; uartcom:u|i_reg1[18]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.979      ;
; 96.750 ; uartcom:u|d_reg[4]         ; intercon:i|round_reg[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.248     ; 2.989      ;
; 96.750 ; uartcom:u|d_reg[4]         ; intercon:i|round_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.248     ; 2.989      ;
; 96.754 ; uartcom:u|i_reg1[18]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.975      ;
; 96.759 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.970      ;
; 96.767 ; intercon:i|doutdec_reg[20] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.246     ; 2.974      ;
; 96.768 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.961      ;
; 96.769 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.960      ;
; 96.772 ; uartcom:u|i_reg1[0]        ; uartcom:u|i_reg1[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.957      ;
; 96.775 ; intercon:i|doutdec_reg[19] ; intercon:i|data_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.246     ; 2.966      ;
; 96.777 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.952      ;
; 96.781 ; uartcom:u|i_reg1[7]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.948      ;
; 96.786 ; uartcom:u|i_reg1[4]        ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.943      ;
; 96.787 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.942      ;
; 96.789 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.940      ;
; 96.790 ; uartcom:u|i_reg1[4]        ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.939      ;
; 96.790 ; uartcom:u|i_reg1[3]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.939      ;
; 96.791 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.938      ;
; 96.791 ; uartcom:u|i_reg1[11]       ; uartcom:u|i_reg1[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.938      ;
; 96.793 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.936      ;
; 96.793 ; uartcom:u|i_reg1[6]        ; uartcom:u|i_reg1[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.936      ;
; 96.795 ; uartcom:u|i_reg1[2]        ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.934      ;
; 96.797 ; uartcom:u|i_reg1[8]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.932      ;
; 96.802 ; uartcom:u|i_reg1[1]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.927      ;
; 96.803 ; uartcom:u|i_reg1[10]       ; uartcom:u|i_reg1[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.926      ;
; 96.804 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.925      ;
; 96.805 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.924      ;
; 96.807 ; uartcom:u|i_reg1[10]       ; uartcom:u|i_reg1[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.922      ;
; 96.808 ; uartcom:u|i_reg1[5]        ; uartcom:u|i_reg1[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.921      ;
; 96.809 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.247     ; 2.931      ;
; 96.809 ; uartcom:u|d_reg[6]         ; intercon:i|data_reg[26]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.247     ; 2.931      ;
; 96.809 ; uartcom:u|i_reg1[12]       ; uartcom:u|i_reg1[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.920      ;
; 96.809 ; uartcom:u|i_reg1[23]       ; uartcom:u|i_reg1[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 2.920      ;
+--------+----------------------------+----------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock'                                                                                                               ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.377 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 20.000       ; -0.019     ; 3.514      ;
+--------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.056 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|contin_reg[1]      ; intercon:i|contin_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|data_reg[19]       ; intercon:i|data_reg[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|data_reg[17]       ; intercon:i|data_reg[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; intercon:i|data_reg[18]       ; intercon:i|data_reg[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|d_reg1[0]           ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.055 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|cnt_reg1[4]         ; uartcom:u|cnt_reg1[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|contin_reg[2]      ; intercon:i|contin_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|contin_reg[0]      ; intercon:i|contin_reg[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|game_round_reg[1]  ; intercon:i|game_round_reg[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|game_round_reg[2]  ; intercon:i|game_round_reg[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|game_round_reg[0]  ; intercon:i|game_round_reg[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[22]       ; intercon:i|data_reg[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[16]       ; intercon:i|data_reg[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|data_reg[24]       ; intercon:i|data_reg[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|doutuart_reg[5]    ; intercon:i|doutuart_reg[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.049 ; uartcom:u|counter_reg[6]      ; uartcom:u|counter_reg[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.314      ;
; 0.021  ; intercon:i|doutdec_reg[7]     ; intercon:i|doutdec_reg[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.381      ;
; 0.026  ; intercon:i|doutdec_reg[16]    ; intercon:i|doutdec_reg[24]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.388      ;
; 0.026  ; intercon:i|doutdec_reg[4]     ; intercon:i|doutdec_reg[12]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.388      ;
; 0.027  ; intercon:i|doutdec_reg[14]    ; intercon:i|doutdec_reg[22]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.387      ;
; 0.029  ; intercon:i|doutdec_reg[9]     ; intercon:i|doutdec_reg[17]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.389      ;
; 0.029  ; intercon:i|doutdec_reg[22]    ; intercon:i|doutdec_reg[30]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.391      ;
; 0.029  ; intercon:i|doutdec_reg[6]     ; intercon:i|doutdec_reg[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.391      ;
; 0.033  ; intercon:i|doutdec_reg[13]    ; intercon:i|doutdec_reg[21]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.393      ;
; 0.040  ; intercon:i|doutdec_reg[11]    ; intercon:i|doutdec_reg[19]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 0.400      ;
; 0.054  ; uartcom:u|counter_reg[3]      ; uartcom:u|counter_reg[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.417      ;
; 0.055  ; uartcom:u|counter_reg[5]      ; uartcom:u|counter_reg[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.418      ;
; 0.056  ; uartcom:u|counter_reg[2]      ; uartcom:u|counter_reg[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.419      ;
; 0.056  ; uartcom:u|counter_reg[1]      ; uartcom:u|counter_reg[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.419      ;
; 0.056  ; uartcom:u|cnt_reg1[3]         ; uartcom:u|cnt_reg1[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.418      ;
; 0.056  ; uartcom:u|cnt_reg1[2]         ; uartcom:u|cnt_reg1[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.418      ;
; 0.056  ; uartcom:u|cnt_reg1[1]         ; uartcom:u|cnt_reg1[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.418      ;
; 0.056  ; intercon:i|doutdec_reg[3]     ; intercon:i|doutdec_reg[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.418      ;
; 0.056  ; intercon:i|doutdec_reg[2]     ; intercon:i|doutdec_reg[10]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.418      ;
; 0.057  ; uartcom:u|counter_reg[8]      ; uartcom:u|counter_reg[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.420      ;
; 0.057  ; uartcom:u|counter_reg[7]      ; uartcom:u|counter_reg[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.420      ;
; 0.057  ; uartcom:u|counter_reg[4]      ; uartcom:u|counter_reg[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.420      ;
; 0.057  ; uartcom:u|i_reg[1]            ; uartcom:u|i_reg[1]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.418      ;
; 0.057  ; intercon:i|doutdec_reg[10]    ; intercon:i|doutdec_reg[18]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.057  ; intercon:i|doutdec_reg[17]    ; intercon:i|doutdec_reg[25]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.419      ;
; 0.058  ; uartcom:u|cnt_reg[2]          ; uartcom:u|cnt_reg[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.419      ;
; 0.058  ; uartcom:u|cnt_reg[1]          ; uartcom:u|cnt_reg[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.419      ;
; 0.058  ; intercon:i|doutdec_reg[23]    ; intercon:i|doutdec_reg[31]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.420      ;
; 0.059  ; uartcom:u|i_reg[2]            ; uartcom:u|i_reg[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.420      ;
; 0.059  ; intercon:i|doutdec_reg[19]    ; intercon:i|doutdec_reg[27]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.421      ;
; 0.059  ; intercon:i|doutdec_reg[5]     ; intercon:i|doutdec_reg[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.421      ;
; 0.060  ; intercon:i|doutdec_reg[21]    ; intercon:i|doutdec_reg[29]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.422      ;
; 0.061  ; uartcom:u|i_reg1[15]          ; uartcom:u|i_reg1[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.423      ;
; 0.062  ; uartcom:u|i_reg1[5]           ; uartcom:u|i_reg1[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[3]           ; uartcom:u|i_reg1[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.062  ; uartcom:u|i_reg1[13]          ; uartcom:u|i_reg1[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.424      ;
; 0.063  ; uartcom:u|i_reg1[29]          ; uartcom:u|i_reg1[29]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[27]          ; uartcom:u|i_reg1[27]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[21]          ; uartcom:u|i_reg1[21]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[19]          ; uartcom:u|i_reg1[19]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[17]          ; uartcom:u|i_reg1[17]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[6]           ; uartcom:u|i_reg1[6]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[7]           ; uartcom:u|i_reg1[7]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[11]          ; uartcom:u|i_reg1[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; uartcom:u|i_reg1[1]           ; uartcom:u|i_reg1[1]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.063  ; intercon:i|doutdec_reg[15]    ; intercon:i|doutdec_reg[23]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.425      ;
; 0.064  ; uartcom:u|i_reg1[25]          ; uartcom:u|i_reg1[25]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[23]          ; uartcom:u|i_reg1[23]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[22]          ; uartcom:u|i_reg1[22]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[16]          ; uartcom:u|i_reg1[16]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[8]           ; uartcom:u|i_reg1[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[9]           ; uartcom:u|i_reg1[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[2]           ; uartcom:u|i_reg1[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|i_reg1[14]          ; uartcom:u|i_reg1[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.426      ;
; 0.064  ; uartcom:u|cnt_reg[4]          ; uartcom:u|cnt_reg[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.425      ;
; 0.065  ; uartcom:u|i_reg1[30]          ; uartcom:u|i_reg1[30]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[24]          ; uartcom:u|i_reg1[24]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[20]          ; uartcom:u|i_reg1[20]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[18]          ; uartcom:u|i_reg1[18]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[4]           ; uartcom:u|i_reg1[4]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[10]          ; uartcom:u|i_reg1[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.065  ; uartcom:u|i_reg1[12]          ; uartcom:u|i_reg1[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.427      ;
; 0.066  ; uartcom:u|i_reg1[28]          ; uartcom:u|i_reg1[28]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.428      ;
; 0.066  ; uartcom:u|i_reg1[26]          ; uartcom:u|i_reg1[26]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.428      ;
; 0.066  ; uartcom:u|cnt_reg1[0]         ; uartcom:u|cnt_reg1[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.428      ;
; 0.066  ; intercon:i|doutdec_reg[0]     ; intercon:i|doutdec_reg[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.428      ;
; 0.067  ; uartcom:u|cnt_reg[0]          ; uartcom:u|cnt_reg[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.428      ;
; 0.068  ; uartcom:u|i_reg1[0]           ; uartcom:u|i_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.430      ;
; 0.070  ; uartcom:u|i_reg[0]            ; uartcom:u|i_reg[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.431      ;
; 0.078  ; uartcom:u|cnt_reg[3]          ; uartcom:u|cnt_reg[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.257      ; 0.439      ;
; 0.084  ; uartcom:u|state_reg1.idle1    ; uartcom:u|d_reg1[0]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.447      ;
; 0.085  ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.448      ;
; 0.089  ; uartcom:u|state_reg1.idle1    ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.452      ;
; 0.091  ; intercon:i|data_reg[16]       ; intercon:i|doutuart_reg[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.453      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock'                                                                                                               ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+
; 4.902 ; uartcom:u|tx_reg ; tx      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock       ; 0.000        ; 0.240      ; 3.202      ;
+-------+------------------+---------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[0]       ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[28]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[2]       ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[6]       ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[0] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[1] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|game_round_reg[2] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|load_out_reg      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|s_reg             ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|start_out_reg     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[1]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[2]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[0]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[1]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[2]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[3]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[4]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[5]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[6]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[7]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|counter_reg[8]     ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[0]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[1]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|cont_reg[2]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[0]     ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[1]     ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|contin_reg[2]     ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_ch_reg       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[10]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[11]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[12]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[14]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[16]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[17]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[18]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[19]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[1]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[20]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[22]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[24]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[25]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[26]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[27]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[8]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|data_reg[9]       ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[0]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[10]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[11]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[12]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[13]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[14]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[15]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[16]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[17]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[18]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[19]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[1]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[20]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[21]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[22]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[23]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[24]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[25]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[26]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[27]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[28]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[29]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[2]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[30]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[31]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[3]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[4]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[5]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[6]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[7]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[8]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[9]    ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[0]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[1]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[2]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[3]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[4]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[5]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutuart_reg[6]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[0]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|round_reg[1]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|state_reg[0]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[0]        ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[1]        ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[2]        ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[3]        ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg1[4]        ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[0]         ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[1]         ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[2]         ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[3]         ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|cnt_reg[4]         ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[0]          ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[1]          ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|d_reg1[2]          ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 2.976 ; 3.694 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -1.845 ; -2.584 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.533 ; 3.278 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.218 ; 2.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                      ; 11.656 ; -0.056 ; N/A      ; N/A     ; 9.247               ;
;  clock                                                ; 11.937 ; 4.902  ; N/A      ; N/A     ; 9.247               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 11.656 ; -0.056 ; N/A      ; N/A     ; 49.224              ;
; Design-wide TNS                                       ; 0.0    ; -1.49  ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; -1.490 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 5.813 ; 6.284 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -1.845 ; -2.584 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 5.973 ; 5.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; tx        ; clock      ; 3.218 ; 2.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clock                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 1        ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6037     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; clock                                                ; 1        ; 0        ; 0        ; 0        ;
; clock                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 31       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 6037     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Tue Oct 22 21:17:48 2013
Info: Command: quartus_sta main -c main
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'main.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 11.656
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    11.656         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    11.937         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.024
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.024        -0.622 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.895         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.529
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.529         0.000 clock 
    Info:    49.224         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 12.435
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    12.435         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    12.471         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.025
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.025        -0.659 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.351         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.541
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.541         0.000 clock 
    Info:    49.284         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -setup 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clock}] -hold 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.060
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -rise_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
    Info: set_clock_uncertainty -fall_from [get_clocks {clock}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.090
Info: Worst-case setup slack is 14.246
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    14.246         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:    14.377         0.000 clock 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.056
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.056        -1.490 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info:     4.902         0.000 clock 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.247
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.247         0.000 clock 
    Info:    49.522         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is fully constrained for setup requirements
Info: Design is fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 312 megabytes
    Info: Processing ended: Tue Oct 22 21:18:10 2013
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:04


