library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity full_subtractor is
    Port ( i : in STD_LOGIC_VECTOR (2 downto 0);
           o : out STD_LOGIC_VECTOR (1 downto 0));
end full_subtractor;

architecture dataflow of full_subtractor is
begin
  o(0)<= i(0) xor i(1) xor i(2);
  o(1)<= (not(i(0))and i(1))or(not(i(0)) and i(2)) or (i(0) and i(2));

end dataflow;
