

================================================================
== Vitis HLS Report for 'v_hcresampler_core_1_Pipeline_VITIS_LOOP_724_2'
================================================================
* Date:           Mon Aug 29 12:25:41 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.728 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_724_2  |        4|    32770|         5|          1|          1|  1 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    230|    -|
|Register         |        -|    -|     359|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     359|    616|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_432_8_1_1_U211  |mux_432_8_1_1  |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  20|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln1541_1_fu_626_p2                              |         +|   0|  0|  10|          10|          10|
    |add_ln1541_2_fu_620_p2                              |         +|   0|  0|  10|          10|          10|
    |add_ln1541_3_fu_501_p2                              |         +|   0|  0|  14|           9|           2|
    |add_ln1541_4_fu_665_p2                              |         +|   0|  0|  10|          10|          10|
    |add_ln1541_5_fu_659_p2                              |         +|   0|  0|  10|          10|          10|
    |add_ln1541_fu_491_p2                                |         +|   0|  0|  14|           9|           2|
    |x_4_fu_301_p2                                       |         +|   0|  0|  12|          12|           1|
    |out_x_fu_307_p2                                     |         -|   0|  0|  14|          13|          13|
    |ap_block_state2_pp0_stage0_iter1                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_595                                    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op128_write_state5                     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op53_read_state2                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op91_write_state3                      |       and|   0|  0|   2|           1|           1|
    |cmp148_i_fu_323_p2                                  |      icmp|   0|  0|  12|          12|           1|
    |icmp_ln724_fu_295_p2                                |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln732_fu_317_p2                                |      icmp|   0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001                           |        or|   0|  0|   2|           1|           1|
    |conv2772_cast_cast_i_cast_cast_cast_cast_fu_250_p3  |    select|   0|  0|   2|           1|           2|
    |filt_res1_fu_693_p3                                 |    select|   0|  0|  64|           1|          64|
    |lhs_V_fu_459_p3                                     |    select|   0|  0|   8|           1|           8|
    |lhs_fu_473_p3                                       |    select|   0|  0|   8|           1|           8|
    |rhs_3_fu_452_p3                                     |    select|   0|  0|   8|           1|           8|
    |rhs_V_2_fu_445_p3                                   |    select|   0|  0|   8|           1|           8|
    |rhs_V_fu_466_p3                                     |    select|   0|  0|   8|           1|           8|
    |rhs_fu_480_p3                                       |    select|   0|  0|   8|           1|           8|
    |select_ln851_fu_704_p3                              |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                                       |       xor|   0|  0|   2|           1|           2|
    +----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                               |          |   0|  0| 270|         137|         215|
    +----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3       |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_3          |   9|          2|   12|         24|
    |filt_res1_1_out_o             |   9|          2|   64|        128|
    |p_0_0_0_0_0516_21072_i_out_o  |   9|          2|    8|         16|
    |p_0_0_0_0_05241021_i_out_o    |   9|          2|    8|         16|
    |p_0_0_0_0_0_21075_i_out_o     |   9|          2|    8|         16|
    |p_0_1_0_0_01023_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_01031_i_out_o       |   9|          2|    8|         16|
    |p_0_1_0_0_01035_i_out_o       |   9|          2|    8|         16|
    |p_0_2_0_0_01025_i_out_o       |   9|          2|    8|         16|
    |p_out1_o                      |   9|          2|    8|         16|
    |p_out2_o                      |   9|          2|    8|         16|
    |p_out3_o                      |   9|          2|    8|         16|
    |p_out_o                       |   9|          2|    8|         16|
    |pixbuf_y_val_V_10_fu_146      |   9|          2|    8|         16|
    |pixbuf_y_val_V_5_fu_142       |   9|          2|    8|         16|
    |pixbuf_y_val_V_6_out_o        |   9|          2|    8|         16|
    |pixbuf_y_val_V_7_fu_150       |   9|          2|    8|         16|
    |pixbuf_y_val_V_8_fu_154       |   9|          2|    8|         16|
    |pixbuf_y_val_V_9_fu_158       |   9|          2|    8|         16|
    |stream_csc_blk_n              |   9|          2|    1|          2|
    |stream_out_hresampled_blk_n   |   9|          2|    1|          2|
    |stream_out_hresampled_din     |  14|          3|   24|         72|
    |x_fu_138                      |   9|          2|   12|         24|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 230|         51|  252|        528|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |add_ln1541_3_reg_871                              |   9|   0|    9|          0|
    |add_ln1541_reg_866                                |   9|   0|    9|          0|
    |ap_CS_fsm                                         |   1|   0|    1|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                  |   1|   0|    1|          0|
    |cmp148_i_reg_813                                  |   1|   0|    1|          0|
    |cmp148_i_reg_813_pp0_iter1_reg                    |   1|   0|    1|          0|
    |conv2772_cast_cast_i_cast_cast_cast_cast_reg_794  |   2|   0|   32|         30|
    |filt_res1_3_reg_886                               |   8|   0|    8|          0|
    |icmp_ln724_reg_799                                |   1|   0|    1|          0|
    |icmp_ln732_reg_809                                |   1|   0|    1|          0|
    |lhs_V_reg_846                                     |   8|   0|    8|          0|
    |lhs_reg_856                                       |   8|   0|    8|          0|
    |odd_col_reg_803                                   |   1|   0|    1|          0|
    |pixbuf_y_val_V_10_fu_146                          |   8|   0|    8|          0|
    |pixbuf_y_val_V_11_reg_827                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_12_reg_834                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_13_reg_840                         |   8|   0|    8|          0|
    |pixbuf_y_val_V_5_fu_142                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_7_fu_150                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_8_fu_154                           |   8|   0|    8|          0|
    |pixbuf_y_val_V_9_fu_158                           |   8|   0|    8|          0|
    |rhs_V_reg_851                                     |   8|   0|    8|          0|
    |rhs_reg_861                                       |   8|   0|    8|          0|
    |tmp_2_i_reg_876                                   |   8|   0|    8|          0|
    |tmp_reg_823                                       |   1|   0|    1|          0|
    |trunc_ln1_reg_881                                 |   8|   0|    8|          0|
    |x_fu_138                                          |  12|   0|   12|          0|
    |icmp_ln724_reg_799                                |  64|  32|    1|          0|
    |odd_col_reg_803                                   |  64|  32|    1|          0|
    |tmp_reg_823                                       |  64|  32|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 359|  96|  200|         30|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2|  return value|
|stream_csc_dout                       |   in|   24|     ap_fifo|                                      stream_csc|       pointer|
|stream_csc_num_data_valid             |   in|    5|     ap_fifo|                                      stream_csc|       pointer|
|stream_csc_fifo_cap                   |   in|    5|     ap_fifo|                                      stream_csc|       pointer|
|stream_csc_empty_n                    |   in|    1|     ap_fifo|                                      stream_csc|       pointer|
|stream_csc_read                       |  out|    1|     ap_fifo|                                      stream_csc|       pointer|
|stream_out_hresampled_din             |  out|   24|     ap_fifo|                           stream_out_hresampled|       pointer|
|stream_out_hresampled_num_data_valid  |   in|    5|     ap_fifo|                           stream_out_hresampled|       pointer|
|stream_out_hresampled_fifo_cap        |   in|    5|     ap_fifo|                           stream_out_hresampled|       pointer|
|stream_out_hresampled_full_n          |   in|    1|     ap_fifo|                           stream_out_hresampled|       pointer|
|stream_out_hresampled_write           |  out|    1|     ap_fifo|                           stream_out_hresampled|       pointer|
|pixbuf_y_val_V_4                      |   in|    8|     ap_none|                                pixbuf_y_val_V_4|        scalar|
|pixbuf_y_val_V_3                      |   in|    8|     ap_none|                                pixbuf_y_val_V_3|        scalar|
|pixbuf_y_val_V_2                      |   in|    8|     ap_none|                                pixbuf_y_val_V_2|        scalar|
|pixbuf_y_val_V                        |   in|    8|     ap_none|                                  pixbuf_y_val_V|        scalar|
|p_0_0_0_0_05241026_lcssa1052_i        |   in|    8|     ap_none|                  p_0_0_0_0_05241026_lcssa1052_i|        scalar|
|loopWidth                             |   in|   12|     ap_none|                                       loopWidth|        scalar|
|conv2772_cast_cast_i_cast_cast        |   in|    1|     ap_none|                  conv2772_cast_cast_i_cast_cast|        scalar|
|select_ln685                          |   in|    2|     ap_none|                                    select_ln685|        scalar|
|zext_ln720                            |   in|   11|     ap_none|                                      zext_ln720|        scalar|
|p_read                                |   in|    1|     ap_none|                                          p_read|        scalar|
|pixbuf_y_val_V_9_out                  |  out|    8|      ap_vld|                            pixbuf_y_val_V_9_out|       pointer|
|pixbuf_y_val_V_9_out_ap_vld           |  out|    1|      ap_vld|                            pixbuf_y_val_V_9_out|       pointer|
|pixbuf_y_val_V_8_out                  |  out|    8|      ap_vld|                            pixbuf_y_val_V_8_out|       pointer|
|pixbuf_y_val_V_8_out_ap_vld           |  out|    1|      ap_vld|                            pixbuf_y_val_V_8_out|       pointer|
|pixbuf_y_val_V_7_out                  |  out|    8|      ap_vld|                            pixbuf_y_val_V_7_out|       pointer|
|pixbuf_y_val_V_7_out_ap_vld           |  out|    1|      ap_vld|                            pixbuf_y_val_V_7_out|       pointer|
|pixbuf_y_val_V_6_out_i                |   in|    8|     ap_ovld|                            pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_6_out_o                |  out|    8|     ap_ovld|                            pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_6_out_o_ap_vld         |  out|    1|     ap_ovld|                            pixbuf_y_val_V_6_out|       pointer|
|pixbuf_y_val_V_5_out                  |  out|    8|      ap_vld|                            pixbuf_y_val_V_5_out|       pointer|
|pixbuf_y_val_V_5_out_ap_vld           |  out|    1|      ap_vld|                            pixbuf_y_val_V_5_out|       pointer|
|p_0_0_0_0_0_21075_i_out_i             |   in|    8|     ap_ovld|                         p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0_21075_i_out_o             |  out|    8|     ap_ovld|                         p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0_21075_i_out_o_ap_vld      |  out|    1|     ap_ovld|                         p_0_0_0_0_0_21075_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_i          |   in|    8|     ap_ovld|                      p_0_0_0_0_0516_21072_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_o          |  out|    8|     ap_ovld|                      p_0_0_0_0_0516_21072_i_out|       pointer|
|p_0_0_0_0_0516_21072_i_out_o_ap_vld   |  out|    1|     ap_ovld|                      p_0_0_0_0_0516_21072_i_out|       pointer|
|p_out_i                               |   in|    8|     ap_ovld|                                           p_out|       pointer|
|p_out_o                               |  out|    8|     ap_ovld|                                           p_out|       pointer|
|p_out_o_ap_vld                        |  out|    1|     ap_ovld|                                           p_out|       pointer|
|p_out1_i                              |   in|    8|     ap_ovld|                                          p_out1|       pointer|
|p_out1_o                              |  out|    8|     ap_ovld|                                          p_out1|       pointer|
|p_out1_o_ap_vld                       |  out|    1|     ap_ovld|                                          p_out1|       pointer|
|p_out2_i                              |   in|    8|     ap_ovld|                                          p_out2|       pointer|
|p_out2_o                              |  out|    8|     ap_ovld|                                          p_out2|       pointer|
|p_out2_o_ap_vld                       |  out|    1|     ap_ovld|                                          p_out2|       pointer|
|p_out3_i                              |   in|    8|     ap_ovld|                                          p_out3|       pointer|
|p_out3_o                              |  out|    8|     ap_ovld|                                          p_out3|       pointer|
|p_out3_o_ap_vld                       |  out|    1|     ap_ovld|                                          p_out3|       pointer|
|p_0_1_0_0_01035_i_out_i               |   in|    8|     ap_ovld|                           p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01035_i_out_o               |  out|    8|     ap_ovld|                           p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01035_i_out_o_ap_vld        |  out|    1|     ap_ovld|                           p_0_1_0_0_01035_i_out|       pointer|
|p_0_1_0_0_01031_i_out_i               |   in|    8|     ap_ovld|                           p_0_1_0_0_01031_i_out|       pointer|
|p_0_1_0_0_01031_i_out_o               |  out|    8|     ap_ovld|                           p_0_1_0_0_01031_i_out|       pointer|
|p_0_1_0_0_01031_i_out_o_ap_vld        |  out|    1|     ap_ovld|                           p_0_1_0_0_01031_i_out|       pointer|
|p_0_2_0_0_01025_i_out_i               |   in|    8|     ap_ovld|                           p_0_2_0_0_01025_i_out|       pointer|
|p_0_2_0_0_01025_i_out_o               |  out|    8|     ap_ovld|                           p_0_2_0_0_01025_i_out|       pointer|
|p_0_2_0_0_01025_i_out_o_ap_vld        |  out|    1|     ap_ovld|                           p_0_2_0_0_01025_i_out|       pointer|
|p_0_1_0_0_01023_i_out_i               |   in|    8|     ap_ovld|                           p_0_1_0_0_01023_i_out|       pointer|
|p_0_1_0_0_01023_i_out_o               |  out|    8|     ap_ovld|                           p_0_1_0_0_01023_i_out|       pointer|
|p_0_1_0_0_01023_i_out_o_ap_vld        |  out|    1|     ap_ovld|                           p_0_1_0_0_01023_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_i            |   in|    8|     ap_ovld|                        p_0_0_0_0_05241021_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_o            |  out|    8|     ap_ovld|                        p_0_0_0_0_05241021_i_out|       pointer|
|p_0_0_0_0_05241021_i_out_o_ap_vld     |  out|    1|     ap_ovld|                        p_0_0_0_0_05241021_i_out|       pointer|
|filt_res1_1_out_i                     |   in|   64|     ap_ovld|                                 filt_res1_1_out|       pointer|
|filt_res1_1_out_o                     |  out|   64|     ap_ovld|                                 filt_res1_1_out|       pointer|
|filt_res1_1_out_o_ap_vld              |  out|    1|     ap_ovld|                                 filt_res1_1_out|       pointer|
+--------------------------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5 = alloca i32 1"   --->   Operation 9 'alloca' 'pixbuf_y_val_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_10 = alloca i32 1"   --->   Operation 10 'alloca' 'pixbuf_y_val_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_7 = alloca i32 1"   --->   Operation 11 'alloca' 'pixbuf_y_val_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_8 = alloca i32 1"   --->   Operation 12 'alloca' 'pixbuf_y_val_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_9 = alloca i32 1"   --->   Operation 13 'alloca' 'pixbuf_y_val_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 14 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln720_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln720"   --->   Operation 15 'read' 'zext_ln720_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%select_ln685_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln685"   --->   Operation 16 'read' 'select_ln685_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv2772_cast_cast_i_cast_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv2772_cast_cast_i_cast_cast"   --->   Operation 17 'read' 'conv2772_cast_cast_i_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loopWidth_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %loopWidth"   --->   Operation 18 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05241026_lcssa1052_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_05241026_lcssa1052_i"   --->   Operation 19 'read' 'p_0_0_0_0_05241026_lcssa1052_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V"   --->   Operation 20 'read' 'pixbuf_y_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_2"   --->   Operation 21 'read' 'pixbuf_y_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_3"   --->   Operation 22 'read' 'pixbuf_y_val_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_4"   --->   Operation 23 'read' 'pixbuf_y_val_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln720_cast = zext i11 %zext_ln720_read"   --->   Operation 24 'zext' 'zext_ln720_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%select_ln685_cast = zext i2 %select_ln685_read"   --->   Operation 25 'zext' 'select_ln685_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.98ns)   --->   "%conv2772_cast_cast_i_cast_cast_cast_cast = select i1 %conv2772_cast_cast_i_cast_cast_read, i32 3, i32 0"   --->   Operation 26 'select' 'conv2772_cast_cast_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_4_read, i8 %pixbuf_y_val_V_9"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_3_read, i8 %pixbuf_y_val_V_8"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_2_read, i8 %pixbuf_y_val_V_7"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %p_0_0_0_0_05241026_lcssa1052_i_read, i8 %pixbuf_y_val_V_10"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_read, i8 %pixbuf_y_val_V_5"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %x"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body37.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%x_3 = load i12 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 36 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln724 = zext i12 %x_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 37 'zext' 'zext_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.99ns)   --->   "%icmp_ln724 = icmp_eq  i12 %x_3, i12 %loopWidth_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 38 'icmp' 'icmp_ln724' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.54ns)   --->   "%x_4 = add i12 %x_3, i12 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 39 'add' 'x_4' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %icmp_ln724, void %for.body37.split.i, void %for.inc476.i.loopexit.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 40 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln727 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:727->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 41 'specpipeline' 'specpipeline_ln727' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln700 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:700->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 42 'specloopname' 'specloopname_ln700' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.54ns)   --->   "%out_x = sub i13 %zext_ln724, i13 %select_ln685_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:730->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 43 'sub' 'out_x' <Predicate = (!icmp_ln724)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%odd_col = trunc i13 %out_x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:688->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 44 'trunc' 'odd_col' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.99ns)   --->   "%icmp_ln732 = icmp_ult  i12 %x_3, i12 %zext_ln720_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:732->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 45 'icmp' 'icmp_ln732' <Predicate = (!icmp_ln724)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln732 = br i1 %icmp_ln732, void %for.body144.i_ifconv, void %for.body50.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:732->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 46 'br' 'br_ln732' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.99ns)   --->   "%cmp148_i = icmp_eq  i12 %x_3, i12 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 47 'icmp' 'cmp148_i' <Predicate = (!icmp_ln724)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %out_x, i32 12" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 48 'bitselect' 'tmp' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln877 = br i1 %tmp, void %if.then468.i, void %for.inc473.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:877->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 49 'br' 'br_ln877' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln879 = br i1 %p_read_2, void %if.else470.i, void %if.then469.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:879->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 50 'br' 'br_ln879' <Predicate = (!icmp_ln724 & !tmp)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln883 = br void %for.inc473.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:883->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 51 'br' 'br_ln883' <Predicate = (!icmp_ln724 & !tmp)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln724 = store i12 %x_4, i12 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 52 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.64>
ST_2 : Operation 53 [1/1] (2.05ns)   --->   "%stream_csc_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_csc" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'stream_csc_read' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %stream_csc_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_csc_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_csc_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln739 = store i8 %trunc_ln145_3, i8 %p_0_1_0_0_01035_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:739->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 57 'store' 'store_ln739' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln739 = store i8 %trunc_ln145_2, i8 %p_0_1_0_0_01031_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:739->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 58 'store' 'store_ln739' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln739 = store i8 %trunc_ln145, i8 %pixbuf_y_val_V_10" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:739->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 59 'store' 'store_ln739' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln739 = store i8 %trunc_ln145_3, i8 %p_0_2_0_0_01025_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:739->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 60 'store' 'store_ln739' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln739 = store i8 %trunc_ln145_2, i8 %p_0_1_0_0_01023_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:739->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 61 'store' 'store_ln739' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln739 = store i8 %trunc_ln145, i8 %p_0_0_0_0_05241021_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:739->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 62 'store' 'store_ln739' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln739 = br void %for.body144.i_ifconv" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:739->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 63 'br' 'br_ln739' <Predicate = (!icmp_ln724 & icmp_ln732)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.16>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_11 = load i8 %pixbuf_y_val_V_7"   --->   Operation 64 'load' 'pixbuf_y_val_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_12 = load i8 %pixbuf_y_val_V_8"   --->   Operation 65 'load' 'pixbuf_y_val_V_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_13 = load i8 %pixbuf_y_val_V_9"   --->   Operation 66 'load' 'pixbuf_y_val_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32767, i64 0"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_out3_load = load i8 %p_out3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 68 'load' 'p_out3_load' <Predicate = (!icmp_ln724 & !cmp148_i & !odd_col)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_out2_load = load i8 %p_out2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 69 'load' 'p_out2_load' <Predicate = (!icmp_ln724 & !cmp148_i & !odd_col)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_out1_load = load i8 %p_out1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 70 'load' 'p_out1_load' <Predicate = (!icmp_ln724 & !cmp148_i)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%p_out_load = load i8 %p_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 71 'load' 'p_out_load' <Predicate = (!icmp_ln724 & !cmp148_i)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0516_21072_i_out_load = load i8 %p_0_0_0_0_0516_21072_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 72 'load' 'p_0_0_0_0_0516_21072_i_out_load' <Predicate = (!icmp_ln724 & !cmp148_i)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21075_i_out_load = load i8 %p_0_0_0_0_0_21075_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 73 'load' 'p_0_0_0_0_0_21075_i_out_load' <Predicate = (!icmp_ln724 & !cmp148_i)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_14 = load i8 %pixbuf_y_val_V_10"   --->   Operation 74 'load' 'pixbuf_y_val_V_14' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01031_i_out_load = load i8 %p_0_1_0_0_01031_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 75 'load' 'p_0_1_0_0_01031_i_out_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01035_i_out_load = load i8 %p_0_1_0_0_01035_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 76 'load' 'p_0_1_0_0_01035_i_out_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.24ns)   --->   "%rhs_V_2 = select i1 %cmp148_i, i8 %p_0_1_0_0_01035_i_out_load, i8 %p_0_0_0_0_0_21075_i_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 77 'select' 'rhs_V_2' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (1.24ns)   --->   "%rhs_3 = select i1 %cmp148_i, i8 %p_0_1_0_0_01031_i_out_load, i8 %p_0_0_0_0_0516_21072_i_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 78 'select' 'rhs_3' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.24ns)   --->   "%lhs_V = select i1 %cmp148_i, i8 %p_0_1_0_0_01035_i_out_load, i8 %p_out2_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 79 'select' 'lhs_V' <Predicate = (!icmp_ln724 & !odd_col)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.24ns)   --->   "%rhs_V = select i1 %cmp148_i, i8 %p_0_1_0_0_01035_i_out_load, i8 %p_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 80 'select' 'rhs_V' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.24ns)   --->   "%lhs = select i1 %cmp148_i, i8 %p_0_1_0_0_01031_i_out_load, i8 %p_out3_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 81 'select' 'lhs' <Predicate = (!icmp_ln724 & !odd_col)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.24ns)   --->   "%rhs = select i1 %cmp148_i, i8 %p_0_1_0_0_01031_i_out_load, i8 %p_out1_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:814->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 82 'select' 'rhs' <Predicate = (!icmp_ln724)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1541_2 = zext i8 %rhs_3"   --->   Operation 83 'zext' 'zext_ln1541_2' <Predicate = (!icmp_ln724 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.91ns)   --->   "%add_ln1541 = add i9 %zext_ln1541_2, i9 2"   --->   Operation 84 'add' 'add_ln1541' <Predicate = (!icmp_ln724 & !odd_col)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln1541_6 = zext i8 %rhs_V_2"   --->   Operation 85 'zext' 'zext_ln1541_6' <Predicate = (!icmp_ln724 & !odd_col)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (1.91ns)   --->   "%add_ln1541_3 = add i9 %zext_ln1541_6, i9 2"   --->   Operation 86 'add' 'add_ln1541_3' <Predicate = (!icmp_ln724 & !odd_col)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05241021_i_out_load = load i8 %p_0_0_0_0_05241021_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'p_0_0_0_0_05241021_i_out_load' <Predicate = (!icmp_ln724 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01023_i_out_load = load i8 %p_0_1_0_0_01023_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'load' 'p_0_1_0_0_01023_i_out_load' <Predicate = (!icmp_ln724 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01025_i_out_load = load i8 %p_0_2_0_0_01025_i_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'load' 'p_0_2_0_0_01025_i_out_load' <Predicate = (!icmp_ln724 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_01025_i_out_load, i8 %p_0_1_0_0_01023_i_out_load, i8 %p_0_0_0_0_05241021_i_out_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln724 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_hresampled, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'write' 'write_ln174' <Predicate = (!icmp_ln724 & !tmp & p_read_2)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln880 = br void %if.end471.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:880->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 92 'br' 'br_ln880' <Predicate = (!icmp_ln724 & !tmp & p_read_2)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_load = load i8 %pixbuf_y_val_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 93 'load' 'pixbuf_y_val_V_5_load' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_5_load, i8 %pixbuf_y_val_V_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 94 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_3 : Operation 95 [1/1] (1.58ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_13, i8 %pixbuf_y_val_V_8" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 95 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_3 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 96 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_3 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_14, i8 %pixbuf_y_val_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 97 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 1.58>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %p_0_1_0_0_01035_i_out_load, i8 %p_0_0_0_0_0_21075_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 98 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %p_0_1_0_0_01031_i_out_load, i8 %p_0_0_0_0_0516_21072_i_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 99 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %rhs_V_2, i8 %p_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 100 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %rhs_3, i8 %p_out1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 101 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %rhs_V, i8 %p_out2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 102 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %rhs, i8 %p_out3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 103 'store' 'store_ln724' <Predicate = (!icmp_ln724)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_6_out_load = load i8 %pixbuf_y_val_V_6_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:839->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 104 'load' 'pixbuf_y_val_V_6_out_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.82ns)   --->   "%tmp_2_i = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %pixbuf_y_val_V_6_out_load, i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_13, i32 %conv2772_cast_cast_i_cast_cast_cast_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:839->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 105 'mux' 'tmp_2_i' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %rhs, i1 0"   --->   Operation 106 'bitconcatenate' 'ret_V' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1541 = zext i8 %lhs"   --->   Operation 107 'zext' 'zext_ln1541' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln1541_1 = zext i9 %ret_V"   --->   Operation 108 'zext' 'zext_ln1541_1' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1541_3 = zext i9 %add_ln1541"   --->   Operation 109 'zext' 'zext_ln1541_3' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1541_2 = add i10 %zext_ln1541_3, i10 %zext_ln1541"   --->   Operation 110 'add' 'add_ln1541_2' <Predicate = (!odd_col)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1541_1 = add i10 %add_ln1541_2, i10 %zext_ln1541_1"   --->   Operation 111 'add' 'add_ln1541_1' <Predicate = (!odd_col)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1541_1, i32 2, i32 9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:702->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 112 'partselect' 'trunc_ln1' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%ret_V_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %rhs_V, i1 0"   --->   Operation 113 'bitconcatenate' 'ret_V_2' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1541_4 = zext i8 %lhs_V"   --->   Operation 114 'zext' 'zext_ln1541_4' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1541_5 = zext i9 %ret_V_2"   --->   Operation 115 'zext' 'zext_ln1541_5' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1541_7 = zext i9 %add_ln1541_3"   --->   Operation 116 'zext' 'zext_ln1541_7' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1541_5 = add i10 %zext_ln1541_7, i10 %zext_ln1541_4"   --->   Operation 117 'add' 'add_ln1541_5' <Predicate = (!odd_col)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln1541_4 = add i10 %add_ln1541_5, i10 %zext_ln1541_5"   --->   Operation 118 'add' 'add_ln1541_4' <Predicate = (!odd_col)> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%filt_res1_3 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1541_4, i32 2, i32 9"   --->   Operation 119 'partselect' 'filt_res1_3' <Predicate = (!odd_col)> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%store_ln724 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_6_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 120 'store' 'store_ln724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5_load_1 = load i8 %pixbuf_y_val_V_5"   --->   Operation 132 'load' 'pixbuf_y_val_V_5_load_1' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_13, i8 %pixbuf_y_val_V_9_out"   --->   Operation 133 'store' 'store_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_8_out"   --->   Operation 134 'store' 'store_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_7_out"   --->   Operation 135 'store' 'store_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %pixbuf_y_val_V_5_out, i8 %pixbuf_y_val_V_5_load_1"   --->   Operation 136 'write' 'write_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 137 'ret' 'ret_ln0' <Predicate = (icmp_ln724)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.30>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%filt_res1_1_out_load = load i64 %filt_res1_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 121 'load' 'filt_res1_1_out_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i8 %filt_res1_3"   --->   Operation 122 'zext' 'zext_ln587' <Predicate = (!odd_col)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (1.48ns)   --->   "%filt_res1 = select i1 %odd_col, i64 %filt_res1_1_out_load, i64 %zext_ln587" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:688->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 123 'select' 'filt_res1' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln724 = trunc i64 %filt_res1_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 124 'trunc' 'trunc_ln724' <Predicate = (odd_col)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.24ns)   --->   "%select_ln851 = select i1 %odd_col, i8 %trunc_ln724, i8 %trunc_ln1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:851->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 125 'select' 'select_ln851' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_1_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln851, i8 %tmp_2_i" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'bitconcatenate' 'tmp_1_i' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i16 %tmp_1_i" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 127 'zext' 'zext_ln174' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_hresampled, i24 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 128 'write' 'write_ln174' <Predicate = (!tmp & !p_read_2)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end471.i"   --->   Operation 129 'br' 'br_ln0' <Predicate = (!tmp & !p_read_2)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln724 = store i64 %filt_res1, i64 %filt_res1_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 130 'store' 'store_ln724' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln724 = br void %for.body37.i" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 131 'br' 'br_ln724' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pixbuf_y_val_V_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_0_0_0_0_05241026_lcssa1052_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ loopWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2772_cast_cast_i_cast_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln685]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln720]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_csc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pixbuf_y_val_V_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_8_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixbuf_y_val_V_6_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pixbuf_y_val_V_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_0_0_0_0_0_21075_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_0516_21072_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_out3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_01035_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_01031_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_2_0_0_01025_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_1_0_0_01023_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ p_0_0_0_0_05241021_i_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ filt_res1_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                        (alloca           ) [ 010000]
pixbuf_y_val_V_5                         (alloca           ) [ 011110]
pixbuf_y_val_V_10                        (alloca           ) [ 011100]
pixbuf_y_val_V_7                         (alloca           ) [ 011100]
pixbuf_y_val_V_8                         (alloca           ) [ 011100]
pixbuf_y_val_V_9                         (alloca           ) [ 011100]
p_read_2                                 (read             ) [ 011111]
zext_ln720_read                          (read             ) [ 000000]
select_ln685_read                        (read             ) [ 000000]
conv2772_cast_cast_i_cast_cast_read      (read             ) [ 000000]
loopWidth_read                           (read             ) [ 000000]
p_0_0_0_0_05241026_lcssa1052_i_read      (read             ) [ 000000]
pixbuf_y_val_V_read                      (read             ) [ 000000]
pixbuf_y_val_V_2_read                    (read             ) [ 000000]
pixbuf_y_val_V_3_read                    (read             ) [ 000000]
pixbuf_y_val_V_4_read                    (read             ) [ 000000]
zext_ln720_cast                          (zext             ) [ 000000]
select_ln685_cast                        (zext             ) [ 000000]
conv2772_cast_cast_i_cast_cast_cast_cast (select           ) [ 011110]
specinterface_ln0                        (specinterface    ) [ 000000]
specinterface_ln0                        (specinterface    ) [ 000000]
store_ln0                                (store            ) [ 000000]
store_ln0                                (store            ) [ 000000]
store_ln0                                (store            ) [ 000000]
store_ln0                                (store            ) [ 000000]
store_ln0                                (store            ) [ 000000]
store_ln0                                (store            ) [ 000000]
br_ln0                                   (br               ) [ 000000]
x_3                                      (load             ) [ 000000]
zext_ln724                               (zext             ) [ 000000]
icmp_ln724                               (icmp             ) [ 011110]
x_4                                      (add              ) [ 000000]
br_ln724                                 (br               ) [ 000000]
specpipeline_ln727                       (specpipeline     ) [ 000000]
specloopname_ln700                       (specloopname     ) [ 000000]
out_x                                    (sub              ) [ 000000]
odd_col                                  (trunc            ) [ 011111]
icmp_ln732                               (icmp             ) [ 011000]
br_ln732                                 (br               ) [ 000000]
cmp148_i                                 (icmp             ) [ 011100]
tmp                                      (bitselect        ) [ 011111]
br_ln877                                 (br               ) [ 000000]
br_ln879                                 (br               ) [ 000000]
br_ln883                                 (br               ) [ 000000]
store_ln724                              (store            ) [ 000000]
stream_csc_read                          (read             ) [ 000000]
trunc_ln145                              (trunc            ) [ 000000]
trunc_ln145_2                            (partselect       ) [ 000000]
trunc_ln145_3                            (partselect       ) [ 000000]
store_ln739                              (store            ) [ 000000]
store_ln739                              (store            ) [ 000000]
store_ln739                              (store            ) [ 000000]
store_ln739                              (store            ) [ 000000]
store_ln739                              (store            ) [ 000000]
store_ln739                              (store            ) [ 000000]
br_ln739                                 (br               ) [ 000000]
pixbuf_y_val_V_11                        (load             ) [ 010010]
pixbuf_y_val_V_12                        (load             ) [ 010010]
pixbuf_y_val_V_13                        (load             ) [ 010010]
speclooptripcount_ln0                    (speclooptripcount) [ 000000]
p_out3_load                              (load             ) [ 000000]
p_out2_load                              (load             ) [ 000000]
p_out1_load                              (load             ) [ 000000]
p_out_load                               (load             ) [ 000000]
p_0_0_0_0_0516_21072_i_out_load          (load             ) [ 000000]
p_0_0_0_0_0_21075_i_out_load             (load             ) [ 000000]
pixbuf_y_val_V_14                        (load             ) [ 000000]
p_0_1_0_0_01031_i_out_load               (load             ) [ 000000]
p_0_1_0_0_01035_i_out_load               (load             ) [ 000000]
rhs_V_2                                  (select           ) [ 000000]
rhs_3                                    (select           ) [ 000000]
lhs_V                                    (select           ) [ 010010]
rhs_V                                    (select           ) [ 010010]
lhs                                      (select           ) [ 010010]
rhs                                      (select           ) [ 010010]
zext_ln1541_2                            (zext             ) [ 000000]
add_ln1541                               (add              ) [ 010010]
zext_ln1541_6                            (zext             ) [ 000000]
add_ln1541_3                             (add              ) [ 010010]
p_0_0_0_0_05241021_i_out_load            (load             ) [ 000000]
p_0_1_0_0_01023_i_out_load               (load             ) [ 000000]
p_0_2_0_0_01025_i_out_load               (load             ) [ 000000]
p_0                                      (bitconcatenate   ) [ 000000]
write_ln174                              (write            ) [ 000000]
br_ln880                                 (br               ) [ 000000]
pixbuf_y_val_V_5_load                    (load             ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
store_ln724                              (store            ) [ 000000]
pixbuf_y_val_V_6_out_load                (load             ) [ 000000]
tmp_2_i                                  (mux              ) [ 010001]
ret_V                                    (bitconcatenate   ) [ 000000]
zext_ln1541                              (zext             ) [ 000000]
zext_ln1541_1                            (zext             ) [ 000000]
zext_ln1541_3                            (zext             ) [ 000000]
add_ln1541_2                             (add              ) [ 000000]
add_ln1541_1                             (add              ) [ 000000]
trunc_ln1                                (partselect       ) [ 010001]
ret_V_2                                  (bitconcatenate   ) [ 000000]
zext_ln1541_4                            (zext             ) [ 000000]
zext_ln1541_5                            (zext             ) [ 000000]
zext_ln1541_7                            (zext             ) [ 000000]
add_ln1541_5                             (add              ) [ 000000]
add_ln1541_4                             (add              ) [ 000000]
filt_res1_3                              (partselect       ) [ 010001]
store_ln724                              (store            ) [ 000000]
filt_res1_1_out_load                     (load             ) [ 000000]
zext_ln587                               (zext             ) [ 000000]
filt_res1                                (select           ) [ 000000]
trunc_ln724                              (trunc            ) [ 000000]
select_ln851                             (select           ) [ 000000]
tmp_1_i                                  (bitconcatenate   ) [ 000000]
zext_ln174                               (zext             ) [ 000000]
write_ln174                              (write            ) [ 000000]
br_ln0                                   (br               ) [ 000000]
store_ln724                              (store            ) [ 000000]
br_ln724                                 (br               ) [ 000000]
pixbuf_y_val_V_5_load_1                  (load             ) [ 000000]
store_ln0                                (store            ) [ 000000]
store_ln0                                (store            ) [ 000000]
store_ln0                                (store            ) [ 000000]
write_ln0                                (write            ) [ 000000]
ret_ln0                                  (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pixbuf_y_val_V_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pixbuf_y_val_V_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pixbuf_y_val_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pixbuf_y_val_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_0_0_0_0_05241026_lcssa1052_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_05241026_lcssa1052_i"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="loopWidth">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loopWidth"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv2772_cast_cast_i_cast_cast">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2772_cast_cast_i_cast_cast"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="select_ln685">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln685"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln720">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln720"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_csc">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="pixbuf_y_val_V_9_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_9_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pixbuf_y_val_V_8_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_8_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pixbuf_y_val_V_7_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_7_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="pixbuf_y_val_V_6_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_6_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pixbuf_y_val_V_5_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixbuf_y_val_V_5_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_0_0_0_0_0_21075_i_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0_21075_i_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_0_0_0_0_0516_21072_i_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_0516_21072_i_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_out1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_out2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_out3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_0_1_0_0_01035_i_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01035_i_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_0_1_0_0_01031_i_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01031_i_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_0_2_0_0_01025_i_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_2_0_0_01025_i_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_0_1_0_0_01023_i_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_1_0_0_01023_i_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_0_0_0_0_05241021_i_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_0_0_0_0_05241021_i_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="filt_res1_1_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt_res1_1_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i13.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="x_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="pixbuf_y_val_V_5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_5/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="pixbuf_y_val_V_10_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_10/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="pixbuf_y_val_V_7_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_7/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="pixbuf_y_val_V_8_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_8/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="pixbuf_y_val_V_9_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_9/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_2_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="zext_ln720_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="11" slack="0"/>
<pin id="171" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln720_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln685_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln685_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="conv2772_cast_cast_i_cast_cast_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2772_cast_cast_i_cast_cast_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="loopWidth_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="0"/>
<pin id="188" dir="0" index="1" bw="12" slack="0"/>
<pin id="189" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopWidth_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="p_0_0_0_0_05241026_lcssa1052_i_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_0_0_0_0_05241026_lcssa1052_i_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="pixbuf_y_val_V_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="pixbuf_y_val_V_2_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_2_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="pixbuf_y_val_V_3_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_3_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="pixbuf_y_val_V_4_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixbuf_y_val_V_4_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="stream_csc_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="24" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_csc_read/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_write_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="24" slack="0"/>
<pin id="231" dir="0" index="2" bw="24" slack="0"/>
<pin id="232" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="write_ln0_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln720_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720_cast/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="select_ln685_cast_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="2" slack="0"/>
<pin id="248" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln685_cast/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv2772_cast_cast_i_cast_cast_cast_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="conv2772_cast_cast_i_cast_cast_cast_cast/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln0_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln0_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="8" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln0_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln0_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln0_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="8" slack="0"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln0_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="12" slack="0"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="x_3_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="12" slack="0"/>
<pin id="290" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln724_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln724/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln724_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="12" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln724/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="x_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="out_x_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="12" slack="0"/>
<pin id="309" dir="0" index="1" bw="2" slack="0"/>
<pin id="310" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="out_x/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="odd_col_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="13" slack="0"/>
<pin id="315" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="odd_col/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="icmp_ln732_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="12" slack="0"/>
<pin id="319" dir="0" index="1" bw="12" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln732/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="cmp148_i_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp148_i/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="tmp_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="13" slack="0"/>
<pin id="332" dir="0" index="2" bw="5" slack="0"/>
<pin id="333" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln724_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="0"/>
<pin id="339" dir="0" index="1" bw="12" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln145_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="trunc_ln145_2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="24" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="0" index="3" bw="5" slack="0"/>
<pin id="351" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln145_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="24" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="0"/>
<pin id="360" dir="0" index="3" bw="6" slack="0"/>
<pin id="361" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln739_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln739/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln739_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="0"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln739/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln739_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="8" slack="1"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln739/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln739_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln739/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln739_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln739/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln739_store_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln739/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="pixbuf_y_val_V_11_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="2"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_11/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="pixbuf_y_val_V_12_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="2"/>
<pin id="406" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_12/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="pixbuf_y_val_V_13_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2"/>
<pin id="409" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_13/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="p_out3_load_load_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out3_load/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="p_out2_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out2_load/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="p_out1_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out1_load/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_out_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="0"/>
<pin id="424" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_out_load/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_0_0_0_0_0516_21072_i_out_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0516_21072_i_out_load/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_0_0_0_0_0_21075_i_out_load_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0_21075_i_out_load/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="pixbuf_y_val_V_14_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="2"/>
<pin id="436" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_14/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="p_0_1_0_0_01031_i_out_load_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01031_i_out_load/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_0_1_0_0_01035_i_out_load_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01035_i_out_load/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="rhs_V_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="2"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="8" slack="0"/>
<pin id="449" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_V_2/3 "/>
</bind>
</comp>

<comp id="452" class="1004" name="rhs_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="2"/>
<pin id="454" dir="0" index="1" bw="8" slack="0"/>
<pin id="455" dir="0" index="2" bw="8" slack="0"/>
<pin id="456" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_3/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="lhs_V_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="2"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="rhs_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2"/>
<pin id="468" dir="0" index="1" bw="8" slack="0"/>
<pin id="469" dir="0" index="2" bw="8" slack="0"/>
<pin id="470" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs_V/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="lhs_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="2"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="0" index="2" bw="8" slack="0"/>
<pin id="477" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="lhs/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="rhs_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="2"/>
<pin id="482" dir="0" index="1" bw="8" slack="0"/>
<pin id="483" dir="0" index="2" bw="8" slack="0"/>
<pin id="484" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="rhs/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln1541_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="0"/>
<pin id="489" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_2/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="add_ln1541_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="0"/>
<pin id="493" dir="0" index="1" bw="3" slack="0"/>
<pin id="494" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln1541_6_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="0"/>
<pin id="499" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_6/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln1541_3_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="0"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_3/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="p_0_0_0_0_05241021_i_out_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_05241021_i_out_load/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_0_1_0_0_01023_i_out_load_load_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_1_0_0_01023_i_out_load/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_0_2_0_0_01025_i_out_load_load_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="0"/>
<pin id="517" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_2_0_0_01025_i_out_load/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="p_0_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="24" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="0" index="2" bw="8" slack="0"/>
<pin id="523" dir="0" index="3" bw="8" slack="0"/>
<pin id="524" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="pixbuf_y_val_V_5_load_load_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="2"/>
<pin id="532" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_5_load/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln724_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="2"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="store_ln724_store_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="0"/>
<pin id="540" dir="0" index="1" bw="8" slack="2"/>
<pin id="541" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln724_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="2"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln724_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="8" slack="0"/>
<pin id="550" dir="0" index="1" bw="8" slack="2"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln724_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln724_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="0"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="store_ln724_store_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="0" index="1" bw="8" slack="0"/>
<pin id="568" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="store_ln724_store_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="0"/>
<pin id="574" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln724_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="0"/>
<pin id="579" dir="0" index="1" bw="8" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln724_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="8" slack="0"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="pixbuf_y_val_V_6_out_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_6_out_load/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="tmp_2_i_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="0" index="2" bw="8" slack="1"/>
<pin id="597" dir="0" index="3" bw="8" slack="1"/>
<pin id="598" dir="0" index="4" bw="8" slack="1"/>
<pin id="599" dir="0" index="5" bw="3" slack="3"/>
<pin id="600" dir="1" index="6" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2_i/4 "/>
</bind>
</comp>

<comp id="603" class="1004" name="ret_V_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="9" slack="0"/>
<pin id="605" dir="0" index="1" bw="8" slack="1"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln1541_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln1541_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="9" slack="0"/>
<pin id="615" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_1/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln1541_3_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="9" slack="1"/>
<pin id="619" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_3/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="add_ln1541_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="0"/>
<pin id="622" dir="0" index="1" bw="8" slack="0"/>
<pin id="623" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_2/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln1541_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="0" index="1" bw="9" slack="0"/>
<pin id="629" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_1/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="trunc_ln1_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="0"/>
<pin id="634" dir="0" index="1" bw="10" slack="0"/>
<pin id="635" dir="0" index="2" bw="3" slack="0"/>
<pin id="636" dir="0" index="3" bw="5" slack="0"/>
<pin id="637" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="ret_V_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="9" slack="0"/>
<pin id="644" dir="0" index="1" bw="8" slack="1"/>
<pin id="645" dir="0" index="2" bw="1" slack="0"/>
<pin id="646" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_V_2/4 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln1541_4_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_4/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln1541_5_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="9" slack="0"/>
<pin id="654" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_5/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="zext_ln1541_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="9" slack="1"/>
<pin id="658" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1541_7/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="add_ln1541_5_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="9" slack="0"/>
<pin id="661" dir="0" index="1" bw="8" slack="0"/>
<pin id="662" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_5/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln1541_4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="0" index="1" bw="9" slack="0"/>
<pin id="668" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1541_4/4 "/>
</bind>
</comp>

<comp id="671" class="1004" name="filt_res1_3_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="0"/>
<pin id="673" dir="0" index="1" bw="10" slack="0"/>
<pin id="674" dir="0" index="2" bw="3" slack="0"/>
<pin id="675" dir="0" index="3" bw="5" slack="0"/>
<pin id="676" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="filt_res1_3/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln724_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="8" slack="1"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="filt_res1_1_out_load_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="64" slack="0"/>
<pin id="688" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt_res1_1_out_load/5 "/>
</bind>
</comp>

<comp id="690" class="1004" name="zext_ln587_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="filt_res1_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="4"/>
<pin id="695" dir="0" index="1" bw="64" slack="0"/>
<pin id="696" dir="0" index="2" bw="64" slack="0"/>
<pin id="697" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="filt_res1/5 "/>
</bind>
</comp>

<comp id="700" class="1004" name="trunc_ln724_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="64" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln724/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="select_ln851_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="4"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="0" index="2" bw="8" slack="1"/>
<pin id="708" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln851/5 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_1_i_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="0" index="2" bw="8" slack="1"/>
<pin id="714" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_i/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="zext_ln174_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="16" slack="0"/>
<pin id="719" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/5 "/>
</bind>
</comp>

<comp id="722" class="1004" name="store_ln724_store_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="64" slack="0"/>
<pin id="724" dir="0" index="1" bw="64" slack="0"/>
<pin id="725" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln724/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="pixbuf_y_val_V_5_load_1_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="8" slack="3"/>
<pin id="730" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_5_load_1/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="store_ln0_store_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="8" slack="1"/>
<pin id="734" dir="0" index="1" bw="8" slack="0"/>
<pin id="735" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="store_ln0_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="1"/>
<pin id="739" dir="0" index="1" bw="8" slack="0"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="742" class="1004" name="store_ln0_store_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="8" slack="1"/>
<pin id="744" dir="0" index="1" bw="8" slack="0"/>
<pin id="745" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/4 "/>
</bind>
</comp>

<comp id="747" class="1005" name="x_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="12" slack="0"/>
<pin id="749" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="754" class="1005" name="pixbuf_y_val_V_5_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="8" slack="0"/>
<pin id="756" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_5 "/>
</bind>
</comp>

<comp id="762" class="1005" name="pixbuf_y_val_V_10_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="8" slack="0"/>
<pin id="764" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_10 "/>
</bind>
</comp>

<comp id="769" class="1005" name="pixbuf_y_val_V_7_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_7 "/>
</bind>
</comp>

<comp id="776" class="1005" name="pixbuf_y_val_V_8_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="8" slack="0"/>
<pin id="778" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_8 "/>
</bind>
</comp>

<comp id="783" class="1005" name="pixbuf_y_val_V_9_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="0"/>
<pin id="785" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_9 "/>
</bind>
</comp>

<comp id="790" class="1005" name="p_read_2_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="2"/>
<pin id="792" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="794" class="1005" name="conv2772_cast_cast_i_cast_cast_cast_cast_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="3"/>
<pin id="796" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="conv2772_cast_cast_i_cast_cast_cast_cast "/>
</bind>
</comp>

<comp id="799" class="1005" name="icmp_ln724_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="1"/>
<pin id="801" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln724 "/>
</bind>
</comp>

<comp id="803" class="1005" name="odd_col_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="2"/>
<pin id="805" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="odd_col "/>
</bind>
</comp>

<comp id="809" class="1005" name="icmp_ln732_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln732 "/>
</bind>
</comp>

<comp id="813" class="1005" name="cmp148_i_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="2"/>
<pin id="815" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="cmp148_i "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="2"/>
<pin id="825" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="827" class="1005" name="pixbuf_y_val_V_11_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="8" slack="1"/>
<pin id="829" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_11 "/>
</bind>
</comp>

<comp id="834" class="1005" name="pixbuf_y_val_V_12_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="8" slack="1"/>
<pin id="836" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_12 "/>
</bind>
</comp>

<comp id="840" class="1005" name="pixbuf_y_val_V_13_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="8" slack="1"/>
<pin id="842" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_13 "/>
</bind>
</comp>

<comp id="846" class="1005" name="lhs_V_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="8" slack="1"/>
<pin id="848" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V "/>
</bind>
</comp>

<comp id="851" class="1005" name="rhs_V_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="1"/>
<pin id="853" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V "/>
</bind>
</comp>

<comp id="856" class="1005" name="lhs_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="1"/>
<pin id="858" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="861" class="1005" name="rhs_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="1"/>
<pin id="863" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="866" class="1005" name="add_ln1541_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="9" slack="1"/>
<pin id="868" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1541 "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln1541_3_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="1"/>
<pin id="873" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1541_3 "/>
</bind>
</comp>

<comp id="876" class="1005" name="tmp_2_i_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="8" slack="1"/>
<pin id="878" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="881" class="1005" name="trunc_ln1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="8" slack="1"/>
<pin id="883" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="886" class="1005" name="filt_res1_3_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="1"/>
<pin id="888" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="filt_res1_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="58" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="58" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="14" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="10" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="68" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="68" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="4" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="68" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="68" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="96" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="120" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="136" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="168" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="174" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="180" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="70" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="216" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="210" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="204" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="192" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="198" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="82" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="288" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="288" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="186" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="288" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="84" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="291" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="246" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="288" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="242" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="288" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="82" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="334"><net_src comp="92" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="307" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="94" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="341"><net_src comp="301" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="222" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="98" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="222" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="100" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="102" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="362"><net_src comp="98" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="222" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="104" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="365"><net_src comp="106" pin="0"/><net_sink comp="356" pin=3"/></net>

<net id="370"><net_src comp="356" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="346" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="342" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="356" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="346" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="342" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="413"><net_src comp="44" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="38" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="36" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="34" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="48" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="430" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="437" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="458"><net_src comp="426" pin="1"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="441" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="465"><net_src comp="414" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="471"><net_src comp="441" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="472"><net_src comp="422" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="437" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="479"><net_src comp="410" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="437" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="486"><net_src comp="418" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="490"><net_src comp="452" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="116" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="445" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="116" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="54" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="52" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="50" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="525"><net_src comp="118" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="511" pin="1"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="507" pin="1"/><net_sink comp="519" pin=3"/></net>

<net id="529"><net_src comp="519" pin="4"/><net_sink comp="228" pin=2"/></net>

<net id="537"><net_src comp="530" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="407" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="547"><net_src comp="404" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="552"><net_src comp="434" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="441" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="34" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="437" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="36" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="445" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="38" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="452" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="40" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="581"><net_src comp="466" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="42" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="587"><net_src comp="480" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="44" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="30" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="601"><net_src comp="122" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="608"><net_src comp="124" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="126" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="603" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="624"><net_src comp="617" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="610" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="620" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="613" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="638"><net_src comp="128" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="640"><net_src comp="130" pin="0"/><net_sink comp="632" pin=2"/></net>

<net id="641"><net_src comp="132" pin="0"/><net_sink comp="632" pin=3"/></net>

<net id="647"><net_src comp="124" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="126" pin="0"/><net_sink comp="642" pin=2"/></net>

<net id="655"><net_src comp="642" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="663"><net_src comp="656" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="649" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="670"><net_src comp="652" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="677"><net_src comp="128" pin="0"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="665" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="130" pin="0"/><net_sink comp="671" pin=2"/></net>

<net id="680"><net_src comp="132" pin="0"/><net_sink comp="671" pin=3"/></net>

<net id="685"><net_src comp="30" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="689"><net_src comp="56" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="698"><net_src comp="686" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="699"><net_src comp="690" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="703"><net_src comp="686" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="709"><net_src comp="700" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="715"><net_src comp="134" pin="0"/><net_sink comp="710" pin=0"/></net>

<net id="716"><net_src comp="704" pin="3"/><net_sink comp="710" pin=1"/></net>

<net id="720"><net_src comp="710" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="726"><net_src comp="693" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="56" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="731"><net_src comp="728" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="736"><net_src comp="24" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="26" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="28" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="138" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="757"><net_src comp="142" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="759"><net_src comp="754" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="760"><net_src comp="754" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="761"><net_src comp="754" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="765"><net_src comp="146" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="772"><net_src comp="150" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="775"><net_src comp="769" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="779"><net_src comp="154" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="786"><net_src comp="158" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="793"><net_src comp="162" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="250" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="593" pin=5"/></net>

<net id="802"><net_src comp="295" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="806"><net_src comp="313" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="812"><net_src comp="317" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="816"><net_src comp="323" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="820"><net_src comp="813" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="822"><net_src comp="813" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="826"><net_src comp="329" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="401" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="593" pin=2"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="837"><net_src comp="404" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="593" pin=3"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="843"><net_src comp="407" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="593" pin=4"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="849"><net_src comp="459" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="854"><net_src comp="466" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="859"><net_src comp="473" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="864"><net_src comp="480" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="869"><net_src comp="491" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="874"><net_src comp="501" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="879"><net_src comp="593" pin="6"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="710" pin=2"/></net>

<net id="884"><net_src comp="632" pin="4"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="889"><net_src comp="671" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="690" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_csc | {}
	Port: stream_out_hresampled | {3 5 }
	Port: pixbuf_y_val_V_9_out | {4 }
	Port: pixbuf_y_val_V_8_out | {4 }
	Port: pixbuf_y_val_V_7_out | {4 }
	Port: pixbuf_y_val_V_6_out | {4 }
	Port: pixbuf_y_val_V_5_out | {4 }
	Port: p_0_0_0_0_0_21075_i_out | {3 }
	Port: p_0_0_0_0_0516_21072_i_out | {3 }
	Port: p_out | {3 }
	Port: p_out1 | {3 }
	Port: p_out2 | {3 }
	Port: p_out3 | {3 }
	Port: p_0_1_0_0_01035_i_out | {2 }
	Port: p_0_1_0_0_01031_i_out | {2 }
	Port: p_0_2_0_0_01025_i_out | {2 }
	Port: p_0_1_0_0_01023_i_out | {2 }
	Port: p_0_0_0_0_05241021_i_out | {2 }
	Port: filt_res1_1_out | {5 }
 - Input state : 
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V_4 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V_3 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V_2 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_0_0_0_0_05241026_lcssa1052_i | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : loopWidth | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : conv2772_cast_cast_i_cast_cast | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : select_ln685 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : zext_ln720 | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : stream_csc | {2 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : stream_out_hresampled | {}
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_read | {1 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : pixbuf_y_val_V_6_out | {4 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_0_0_0_0_0_21075_i_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_0_0_0_0_0516_21072_i_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_out1 | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_out2 | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_out3 | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_0_1_0_0_01035_i_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_0_1_0_0_01031_i_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_0_2_0_0_01025_i_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_0_1_0_0_01023_i_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : p_0_0_0_0_05241021_i_out | {3 }
	Port: v_hcresampler_core.1_Pipeline_VITIS_LOOP_724_2 : filt_res1_1_out | {5 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_3 : 1
		zext_ln724 : 2
		icmp_ln724 : 2
		x_4 : 2
		br_ln724 : 3
		out_x : 3
		odd_col : 4
		icmp_ln732 : 1
		br_ln732 : 2
		cmp148_i : 2
		tmp : 4
		br_ln877 : 5
		store_ln724 : 3
	State 2
		store_ln739 : 1
		store_ln739 : 1
		store_ln739 : 1
		store_ln739 : 1
		store_ln739 : 1
		store_ln739 : 1
	State 3
		rhs_V_2 : 1
		rhs_3 : 1
		lhs_V : 1
		rhs_V : 1
		lhs : 1
		rhs : 1
		zext_ln1541_2 : 2
		add_ln1541 : 3
		zext_ln1541_6 : 2
		add_ln1541_3 : 3
		p_0 : 1
		write_ln174 : 2
		store_ln724 : 1
		store_ln724 : 1
		store_ln724 : 1
		store_ln724 : 1
		store_ln724 : 1
		store_ln724 : 1
		store_ln724 : 2
		store_ln724 : 2
		store_ln724 : 2
		store_ln724 : 2
	State 4
		tmp_2_i : 1
		zext_ln1541_1 : 1
		add_ln1541_2 : 1
		add_ln1541_1 : 2
		trunc_ln1 : 3
		zext_ln1541_5 : 1
		add_ln1541_5 : 1
		add_ln1541_4 : 2
		filt_res1_3 : 3
		write_ln0 : 1
	State 5
		filt_res1 : 1
		trunc_ln724 : 1
		select_ln851 : 2
		tmp_1_i : 3
		zext_ln174 : 4
		write_ln174 : 5
		store_ln724 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|          | conv2772_cast_cast_i_cast_cast_cast_cast_fu_250 |    0    |    32   |
|          |                  rhs_V_2_fu_445                 |    0    |    8    |
|          |                   rhs_3_fu_452                  |    0    |    8    |
|          |                   lhs_V_fu_459                  |    0    |    8    |
|  select  |                   rhs_V_fu_466                  |    0    |    8    |
|          |                    lhs_fu_473                   |    0    |    8    |
|          |                    rhs_fu_480                   |    0    |    8    |
|          |                 filt_res1_fu_693                |    0    |    64   |
|          |               select_ln851_fu_704               |    0    |    8    |
|----------|-------------------------------------------------|---------|---------|
|          |                    x_4_fu_301                   |    0    |    12   |
|          |                add_ln1541_fu_491                |    0    |    15   |
|          |               add_ln1541_3_fu_501               |    0    |    15   |
|    add   |               add_ln1541_2_fu_620               |    0    |    9    |
|          |               add_ln1541_1_fu_626               |    0    |    10   |
|          |               add_ln1541_5_fu_659               |    0    |    9    |
|          |               add_ln1541_4_fu_665               |    0    |    10   |
|----------|-------------------------------------------------|---------|---------|
|          |                icmp_ln724_fu_295                |    0    |    12   |
|   icmp   |                icmp_ln732_fu_317                |    0    |    12   |
|          |                 cmp148_i_fu_323                 |    0    |    12   |
|----------|-------------------------------------------------|---------|---------|
|    mux   |                  tmp_2_i_fu_593                 |    0    |    20   |
|----------|-------------------------------------------------|---------|---------|
|    sub   |                   out_x_fu_307                  |    0    |    12   |
|----------|-------------------------------------------------|---------|---------|
|          |               p_read_2_read_fu_162              |    0    |    0    |
|          |           zext_ln720_read_read_fu_168           |    0    |    0    |
|          |          select_ln685_read_read_fu_174          |    0    |    0    |
|          | conv2772_cast_cast_i_cast_cast_read_read_fu_180 |    0    |    0    |
|          |            loopWidth_read_read_fu_186           |    0    |    0    |
|   read   | p_0_0_0_0_05241026_lcssa1052_i_read_read_fu_192 |    0    |    0    |
|          |         pixbuf_y_val_V_read_read_fu_198         |    0    |    0    |
|          |        pixbuf_y_val_V_2_read_read_fu_204        |    0    |    0    |
|          |        pixbuf_y_val_V_3_read_read_fu_210        |    0    |    0    |
|          |        pixbuf_y_val_V_4_read_read_fu_216        |    0    |    0    |
|          |           stream_csc_read_read_fu_222           |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |                 grp_write_fu_228                |    0    |    0    |
|          |              write_ln0_write_fu_235             |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |              zext_ln720_cast_fu_242             |    0    |    0    |
|          |             select_ln685_cast_fu_246            |    0    |    0    |
|          |                zext_ln724_fu_291                |    0    |    0    |
|          |               zext_ln1541_2_fu_487              |    0    |    0    |
|          |               zext_ln1541_6_fu_497              |    0    |    0    |
|          |                zext_ln1541_fu_610               |    0    |    0    |
|   zext   |               zext_ln1541_1_fu_613              |    0    |    0    |
|          |               zext_ln1541_3_fu_617              |    0    |    0    |
|          |               zext_ln1541_4_fu_649              |    0    |    0    |
|          |               zext_ln1541_5_fu_652              |    0    |    0    |
|          |               zext_ln1541_7_fu_656              |    0    |    0    |
|          |                zext_ln587_fu_690                |    0    |    0    |
|          |                zext_ln174_fu_717                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                  odd_col_fu_313                 |    0    |    0    |
|   trunc  |                trunc_ln145_fu_342               |    0    |    0    |
|          |                trunc_ln724_fu_700               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
| bitselect|                    tmp_fu_329                   |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |               trunc_ln145_2_fu_346              |    0    |    0    |
|partselect|               trunc_ln145_3_fu_356              |    0    |    0    |
|          |                 trunc_ln1_fu_632                |    0    |    0    |
|          |                filt_res1_3_fu_671               |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                    p_0_fu_519                   |    0    |    0    |
|bitconcatenate|                   ret_V_fu_603                  |    0    |    0    |
|          |                  ret_V_2_fu_642                 |    0    |    0    |
|          |                  tmp_1_i_fu_710                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |   300   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------+--------+
|                                                |   FF   |
+------------------------------------------------+--------+
|              add_ln1541_3_reg_871              |    9   |
|               add_ln1541_reg_866               |    9   |
|                cmp148_i_reg_813                |    1   |
|conv2772_cast_cast_i_cast_cast_cast_cast_reg_794|   32   |
|               filt_res1_3_reg_886              |    8   |
|               icmp_ln724_reg_799               |    1   |
|               icmp_ln732_reg_809               |    1   |
|                  lhs_V_reg_846                 |    8   |
|                   lhs_reg_856                  |    8   |
|                 odd_col_reg_803                |    1   |
|                p_read_2_reg_790                |    1   |
|            pixbuf_y_val_V_10_reg_762           |    8   |
|            pixbuf_y_val_V_11_reg_827           |    8   |
|            pixbuf_y_val_V_12_reg_834           |    8   |
|            pixbuf_y_val_V_13_reg_840           |    8   |
|            pixbuf_y_val_V_5_reg_754            |    8   |
|            pixbuf_y_val_V_7_reg_769            |    8   |
|            pixbuf_y_val_V_8_reg_776            |    8   |
|            pixbuf_y_val_V_9_reg_783            |    8   |
|                  rhs_V_reg_851                 |    8   |
|                   rhs_reg_861                  |    8   |
|                 tmp_2_i_reg_876                |    8   |
|                   tmp_reg_823                  |    1   |
|                trunc_ln1_reg_881               |    8   |
|                    x_reg_747                   |   12   |
+------------------------------------------------+--------+
|                      Total                     |   188  |
+------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_228 |  p2  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   300  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   188  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   188  |   309  |
+-----------+--------+--------+--------+
