FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* bench 15746.4.0 bd89f473f1f4 */
/* bench 15746.4.1 ae2791cf0da5 */
/* bench 15746.4.2 02b7ce330de4 */
/* bench 15746.4.3 f2666e73ca7a */
/* bench 15746.4.4 beba7f8dbb7f */
/* bench 15746.4.5 b80630e92c5f */
 * Audio support for Philips UDA1380
 *
 * Copyright (c) 2005 Giorgio Padrin <giorgio@mandarinlogiq.org>
 */

#ifndef _UDA1380_H
#define _UDA1380_H

#define UDA1380_CLK	0x00
#define UDA1380_IFACE	0x01
#define UDA1380_PM	0x02
#define UDA1380_AMIX	0x03
#define UDA1380_HP	0x04
#define UDA1380_MVOL	0x10
#define UDA1380_MIXVOL	0x11
#define UDA1380_MODE	0x12
#define UDA1380_DEEMP	0x13
#define UDA1380_MIXER	0x14
#define UDA1380_INTSTAT	0x18
#define UDA1380_DEC	0x20
#define UDA1380_PGA	0x21
#define UDA1380_ADC	0x22
#define UDA1380_AGC	0x23
#define UDA1380_DECSTAT	0x28
#define UDA1380_RESET	0x7f

#define UDA1380_CACHEREGNUM 0x24

/* Register flags */
#define R00_EN_ADC	0x0800
#define R00_EN_DEC	0x0400
#define R00_EN_DAC	0x0200
#define R00_EN_INT	0x0100
#define R00_DAC_CLK	0x0010
#define R01_SFORI_I2S   0x0000
#define R01_SFORI_LSB16 0x0100
#define R01_SFORI_LSB18 0x0200
#define R01_SFORI_LSB20 0x0300
#define R01_SFORI_MSB   0x0500
#define R01_SFORI_MASK  0x0700
/* bench 11761.5.0 0da455487db0 */
/* bench 11761.5.1 ac2dae6bdfdf */
/* bench 11761.5.2 2ba6a4beb6ed */
#define R01_SFORO_LSB20 0x0003
#define R01_SFORO_LSB24 0x0004
#define R01_SFORO_MSB   0x0005
#define R01_SFORO_MASK  0x0007
/* bench 21790.10.0 a9d461fb0b57 */
/* bench 21790.10.1 d53ccbe313b1 */
/* bench 21790.10.2 be1089919111 */
/* bench 21790.10.3 4e967e4182cd */
/* bench 21790.10.4 ae1f99d9d826 */
/* bench 21790.10.5 6dd104ac00cd */
/* bench 21790.10.6 e01fc9a9bb58 */
/* bench 21790.10.7 8b90061f1e40 */
/* bench 21790.10.8 bd5a04a286e6 */
/* bench 21790.10.9 e0209cc64f05 */
/* bench 21790.10.10 a1b153e4d56b */
/* bench 21790.10.11 62c15ad553ab */
/* bench 21790.10.12 11de8ef9a3a2 */
#define R02_PON_HP	0x2000
#define R02_PON_DAC	0x0400
#define R02_PON_BIAS	0x0100
#define R02_EN_AVC	0x0080
#define R02_PON_AVC	0x0040
#define R02_PON_LNA	0x0010
#define R02_PON_PGAL	0x0008
#define R02_PON_ADCL	0x0004
#define R02_PON_PGAR	0x0002
#define R02_PON_ADCR	0x0001
#define R13_MTM		0x4000
#define R14_SILENCE	0x0080
#define R14_SDET_ON	0x0040
#define R21_MT_ADC	0x8000
#define R22_SEL_LNA	0x0008
#define R22_SEL_MIC	0x0004
#define R22_SKIP_DCFIL	0x0002
#define R23_AGC_EN	0x0001

#endif /* _UDA1380_H */
