

================================================================
== Vitis HLS Report for 'float_mask_safe_softmax'
================================================================
* Date:           Wed Oct  8 15:53:22 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     3100|     3100|  31.000 us|  31.000 us|  3089|  3089|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_float_mask_safe_softmax_Loop_loop_18_proc5_fu_94                                   |float_mask_safe_softmax_Loop_loop_18_proc5                                  |     1031|     1031|  10.310 us|  10.310 us|  1031|  1031|       no|
        |grp_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_fu_115  |float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc  |        1|        1|  10.000 ns|  10.000 ns|     1|     1|       no|
        |grp_float_mask_safe_softmax_Loop_loop_max_broadcast_proc_fu_121                        |float_mask_safe_softmax_Loop_loop_max_broadcast_proc                        |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_float_mask_safe_softmax_Loop_loop_20_proc6_fu_128                                  |float_mask_safe_softmax_Loop_loop_20_proc6                                  |     3088|     3088|  30.880 us|  30.880 us|  3088|  3088|       no|
        |grp_float_mask_safe_softmax_Block_for_end26_proc_fu_135                                |float_mask_safe_softmax_Block_for_end26_proc                                |        1|        1|  10.000 ns|  10.000 ns|     1|     1|       no|
        |grp_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_fu_141                        |float_mask_safe_softmax_Loop_loop_sum_broadcast_proc                        |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        |grp_float_mask_safe_softmax_Loop_loop_22_proc7_fu_148                                  |float_mask_safe_softmax_Loop_loop_22_proc7                                  |     1036|     1036|  10.360 us|  10.360 us|  1036|  1036|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 10, States = { 1 2 3 4 5 6 7 8 9 10 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_mask_stream = alloca i64 1" [activation_accelerator.cpp:395]   --->   Operation 11 'alloca' 'x_mask_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%max_broadcast_stream = alloca i64 1" [activation_accelerator.cpp:401]   --->   Operation 12 'alloca' 'max_broadcast_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%exp_stream = alloca i64 1" [activation_accelerator.cpp:403]   --->   Operation 13 'alloca' 'exp_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_broadcast_stream = alloca i64 1" [activation_accelerator.cpp:407]   --->   Operation 14 'alloca' 'sum_broadcast_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 32768> <FIFO>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%max_val_loc_channel = call i32 @float_mask_safe_softmax_Loop_loop_18_proc5, i32 %x_0, i32 %x_1, i32 %x_2, i32 %x_3, i32 %mask_0, i32 %mask_1, i32 %mask_2, i32 %mask_3, i32 %x_mask_stream"   --->   Operation 15 'call' 'max_val_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 4.10>
ST_2 : Operation 16 [1/2] (0.42ns)   --->   "%max_val_loc_channel = call i32 @float_mask_safe_softmax_Loop_loop_18_proc5, i32 %x_0, i32 %x_1, i32 %x_2, i32 %x_3, i32 %mask_0, i32 %mask_1, i32 %mask_2, i32 %mask_3, i32 %x_mask_stream"   --->   Operation 16 'call' 'max_val_loc_channel' <Predicate = true> <Delay = 0.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 17 [2/2] (3.67ns)   --->   "%max_val_to_broadcast_loc_channel = call i32 @float_mask_safe_softmax_Block_float_mask_safe_softmax_for.cond.i.exit_proc, i32 %max_val_loc_channel"   --->   Operation 17 'call' 'max_val_to_broadcast_loc_channel' <Predicate = true> <Delay = 3.67> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 18 [1/2] (1.83ns)   --->   "%max_val_to_broadcast_loc_channel = call i32 @float_mask_safe_softmax_Block_float_mask_safe_softmax_for.cond.i.exit_proc, i32 %max_val_loc_channel"   --->   Operation 18 'call' 'max_val_to_broadcast_loc_channel' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 19 [2/2] (1.83ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Loop_loop_max_broadcast_proc, i32 %max_val_to_broadcast_loc_channel, i32 %max_broadcast_stream"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 20 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Loop_loop_max_broadcast_proc, i32 %max_val_to_broadcast_loc_channel, i32 %max_broadcast_stream"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 21 [2/2] (0.00ns)   --->   "%sum_loc_channel = call i32 @float_mask_safe_softmax_Loop_loop_20_proc6, i32 %x_mask_stream, i32 %max_broadcast_stream, i32 %exp_stream"   --->   Operation 21 'call' 'sum_loc_channel' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 4.10>
ST_6 : Operation 22 [1/2] (0.42ns)   --->   "%sum_loc_channel = call i32 @float_mask_safe_softmax_Loop_loop_20_proc6, i32 %x_mask_stream, i32 %max_broadcast_stream, i32 %exp_stream"   --->   Operation 22 'call' 'sum_loc_channel' <Predicate = true> <Delay = 0.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 23 [2/2] (3.67ns)   --->   "%sum_to_broadcast_loc_channel = call i32 @float_mask_safe_softmax_Block_for.end26_proc, i32 %sum_loc_channel"   --->   Operation 23 'call' 'sum_to_broadcast_loc_channel' <Predicate = true> <Delay = 3.67> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 24 [1/2] (1.83ns)   --->   "%sum_to_broadcast_loc_channel = call i32 @float_mask_safe_softmax_Block_for.end26_proc, i32 %sum_loc_channel"   --->   Operation 24 'call' 'sum_to_broadcast_loc_channel' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 25 [2/2] (1.83ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Loop_loop_sum_broadcast_proc, i32 %sum_to_broadcast_loc_channel, i32 %sum_broadcast_stream"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Loop_loop_sum_broadcast_proc, i32 %sum_to_broadcast_loc_channel, i32 %sum_broadcast_stream"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 27 [2/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Loop_loop_22_proc7, i32 %exp_stream, i32 %sum_broadcast_stream, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_1"   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 29 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @x_mask_stream_str, i32 1, void @p_str, void @p_str, i32 32768, i32 32768, i32 %x_mask_stream, i32 %x_mask_stream"   --->   Operation 29 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x_mask_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 33 [1/1] (0.00ns)   --->   "%empty_51 = specchannel i32 @_ssdm_op_SpecChannel, void @max_broadcast_stream_str, i32 1, void @p_str, void @p_str, i32 32768, i32 32768, i32 %max_broadcast_stream, i32 %max_broadcast_stream"   --->   Operation 33 'specchannel' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_broadcast_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%empty_52 = specchannel i32 @_ssdm_op_SpecChannel, void @exp_stream_str, i32 1, void @p_str, void @p_str, i32 32768, i32 32768, i32 %exp_stream, i32 %exp_stream"   --->   Operation 35 'specchannel' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %exp_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%empty_53 = specchannel i32 @_ssdm_op_SpecChannel, void @sum_broadcast_stream_str, i32 1, void @p_str, void @p_str, i32 32768, i32 32768, i32 %sum_broadcast_stream, i32 %sum_broadcast_stream"   --->   Operation 38 'specchannel' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sum_broadcast_stream, void @empty_29, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @float_mask_safe_softmax_Loop_loop_22_proc7, i32 %exp_stream, i32 %sum_broadcast_stream, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln466 = ret" [activation_accelerator.cpp:466]   --->   Operation 41 'ret' 'ret_ln466' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mask_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mask_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mask_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mask_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_mask_stream                    (alloca              ) [ 01111111111]
max_broadcast_stream             (alloca              ) [ 00111111111]
exp_stream                       (alloca              ) [ 00111111111]
sum_broadcast_stream             (alloca              ) [ 00111111111]
max_val_loc_channel              (call                ) [ 00010000000]
max_val_to_broadcast_loc_channel (call                ) [ 00001000000]
call_ln0                         (call                ) [ 00000000000]
sum_loc_channel                  (call                ) [ 00000001000]
sum_to_broadcast_loc_channel     (call                ) [ 00000000100]
call_ln0                         (call                ) [ 00000000000]
specdataflowpipeline_ln0         (specdataflowpipeline) [ 00000000000]
empty                            (specchannel         ) [ 00000000000]
specinterface_ln0                (specinterface       ) [ 00000000000]
specinterface_ln0                (specinterface       ) [ 00000000000]
specinterface_ln0                (specinterface       ) [ 00000000000]
empty_51                         (specchannel         ) [ 00000000000]
specinterface_ln0                (specinterface       ) [ 00000000000]
empty_52                         (specchannel         ) [ 00000000000]
specinterface_ln0                (specinterface       ) [ 00000000000]
specinterface_ln0                (specinterface       ) [ 00000000000]
empty_53                         (specchannel         ) [ 00000000000]
specinterface_ln0                (specinterface       ) [ 00000000000]
call_ln0                         (call                ) [ 00000000000]
ret_ln466                        (ret                 ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mask_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mask_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mask_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mask_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Loop_loop_18_proc5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Block_float_mask_safe_softmax_for.cond.i.exit_proc"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Loop_loop_max_broadcast_proc"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Loop_loop_20_proc6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Block_for.end26_proc"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Loop_loop_sum_broadcast_proc"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_mask_safe_softmax_Loop_loop_22_proc7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_mask_stream_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_broadcast_stream_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_stream_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_broadcast_stream_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="x_mask_stream_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_mask_stream/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="max_broadcast_stream_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max_broadcast_stream/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="exp_stream_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_stream/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sum_broadcast_stream_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_broadcast_stream/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_float_mask_safe_softmax_Loop_loop_18_proc5_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="0" index="3" bw="32" slack="0"/>
<pin id="99" dir="0" index="4" bw="32" slack="0"/>
<pin id="100" dir="0" index="5" bw="32" slack="0"/>
<pin id="101" dir="0" index="6" bw="32" slack="0"/>
<pin id="102" dir="0" index="7" bw="32" slack="0"/>
<pin id="103" dir="0" index="8" bw="32" slack="0"/>
<pin id="104" dir="0" index="9" bw="32" slack="0"/>
<pin id="105" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_val_loc_channel/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="max_val_to_broadcast_loc_channel/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_float_mask_safe_softmax_Loop_loop_max_broadcast_proc_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="2"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_float_mask_safe_softmax_Loop_loop_20_proc6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="4"/>
<pin id="131" dir="0" index="2" bw="32" slack="4"/>
<pin id="132" dir="0" index="3" bw="32" slack="4"/>
<pin id="133" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_loc_channel/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_float_mask_safe_softmax_Block_for_end26_proc_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="sum_to_broadcast_loc_channel/6 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="0" index="2" bw="32" slack="6"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_float_mask_safe_softmax_Loop_loop_22_proc7_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="8"/>
<pin id="151" dir="0" index="2" bw="32" slack="8"/>
<pin id="152" dir="0" index="3" bw="16" slack="0"/>
<pin id="153" dir="0" index="4" bw="16" slack="0"/>
<pin id="154" dir="0" index="5" bw="16" slack="0"/>
<pin id="155" dir="0" index="6" bw="16" slack="0"/>
<pin id="156" dir="0" index="7" bw="16" slack="0"/>
<pin id="157" dir="0" index="8" bw="16" slack="0"/>
<pin id="158" dir="0" index="9" bw="16" slack="0"/>
<pin id="159" dir="0" index="10" bw="16" slack="0"/>
<pin id="160" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/9 "/>
</bind>
</comp>

<comp id="170" class="1005" name="x_mask_stream_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x_mask_stream "/>
</bind>
</comp>

<comp id="176" class="1005" name="max_broadcast_stream_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="max_broadcast_stream "/>
</bind>
</comp>

<comp id="182" class="1005" name="exp_stream_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="4"/>
<pin id="184" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="exp_stream "/>
</bind>
</comp>

<comp id="188" class="1005" name="sum_broadcast_stream_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="6"/>
<pin id="190" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="sum_broadcast_stream "/>
</bind>
</comp>

<comp id="194" class="1005" name="max_val_loc_channel_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_loc_channel "/>
</bind>
</comp>

<comp id="199" class="1005" name="max_val_to_broadcast_loc_channel_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max_val_to_broadcast_loc_channel "/>
</bind>
</comp>

<comp id="204" class="1005" name="sum_loc_channel_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_loc_channel "/>
</bind>
</comp>

<comp id="209" class="1005" name="sum_to_broadcast_loc_channel_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_to_broadcast_loc_channel "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="32" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="94" pin=3"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="94" pin=4"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="94" pin=5"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="94" pin=6"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="94" pin=7"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="94" pin=8"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="94" pin="10"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="38" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="115" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="134"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="42" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="128" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="135" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="16" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="165"><net_src comp="22" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="166"><net_src comp="24" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="148" pin=8"/></net>

<net id="168"><net_src comp="28" pin="0"/><net_sink comp="148" pin=9"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="148" pin=10"/></net>

<net id="173"><net_src comp="78" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="94" pin=9"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="179"><net_src comp="82" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="185"><net_src comp="86" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="128" pin=3"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="191"><net_src comp="90" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="197"><net_src comp="94" pin="10"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="202"><net_src comp="115" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="207"><net_src comp="128" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="212"><net_src comp="135" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 | {9 10 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 | {9 10 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 | {9 10 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 | {9 10 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {9 10 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {9 10 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {9 10 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {9 10 }
 - Input state : 
	Port: float_mask_safe_softmax : x_0 | {1 2 }
	Port: float_mask_safe_softmax : x_1 | {1 2 }
	Port: float_mask_safe_softmax : x_2 | {1 2 }
	Port: float_mask_safe_softmax : x_3 | {1 2 }
	Port: float_mask_safe_softmax : mask_0 | {1 2 }
	Port: float_mask_safe_softmax : mask_1 | {1 2 }
	Port: float_mask_safe_softmax : mask_2 | {1 2 }
	Port: float_mask_safe_softmax : mask_3 | {1 2 }
  - Chain level:
	State 1
		max_val_loc_channel : 1
	State 2
		max_val_to_broadcast_loc_channel : 1
	State 3
		call_ln0 : 1
	State 4
	State 5
	State 6
		sum_to_broadcast_loc_channel : 1
	State 7
		call_ln0 : 1
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                    Functional Unit                                    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                  grp_float_mask_safe_softmax_Loop_loop_18_proc5_fu_94                 |    3    |  3.843  |   401   |   392   |
|          | grp_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_fu_115 |    0    |    0    |    32   |    0    |
|          |            grp_float_mask_safe_softmax_Loop_loop_max_broadcast_proc_fu_121            |    0    |    0    |    43   |    29   |
|   call   |                 grp_float_mask_safe_softmax_Loop_loop_20_proc6_fu_128                 |    9    |  1.281  |   987   |   1609  |
|          |                grp_float_mask_safe_softmax_Block_for_end26_proc_fu_135                |    0    |    0    |    32   |    0    |
|          |            grp_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_fu_141            |    0    |    0    |    43   |    29   |
|          |                 grp_float_mask_safe_softmax_Loop_loop_22_proc7_fu_148                 |    0    |  0.854  |   166   |    47   |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                       |    12   |  5.978  |   1704  |   2106  |
|----------|---------------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|           exp_stream_reg_182           |   32   |
|      max_broadcast_stream_reg_176      |   32   |
|       max_val_loc_channel_reg_194      |   32   |
|max_val_to_broadcast_loc_channel_reg_199|   32   |
|      sum_broadcast_stream_reg_188      |   32   |
|         sum_loc_channel_reg_204        |   32   |
|  sum_to_broadcast_loc_channel_reg_209  |   32   |
|          x_mask_stream_reg_170         |   32   |
+----------------------------------------+--------+
|                  Total                 |   256  |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                          Comp                                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_float_mask_safe_softmax_Block_float_mask_safe_softmax_for_cond_i_exit_proc_fu_115 |  p1  |   2  |  32  |   64   ||    9    |
|            grp_float_mask_safe_softmax_Loop_loop_max_broadcast_proc_fu_121            |  p1  |   2  |  32  |   64   ||    9    |
|                grp_float_mask_safe_softmax_Block_for_end26_proc_fu_135                |  p1  |   2  |  32  |   64   ||    9    |
|            grp_float_mask_safe_softmax_Loop_loop_sum_broadcast_proc_fu_141            |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                         Total                                         |      |      |      |   256  ||  1.708  ||    36   |
|---------------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    5   |  1704  |  2106  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    7   |  1960  |  2142  |
+-----------+--------+--------+--------+--------+
