$date
	Sun Oct 25 05:31:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ejercicio3_tb $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ sel [2:0] $end
$scope module A1 $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' Sel [2:0] $end
$var reg 5 ( C [4:0] $end
$var reg 1 ) Menor $end
$var reg 4 * Y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
x)
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b1 !
b1 *
b1 #
b1 &
b1 "
b1 %
b0 $
b0 '
#2
b111 #
b111 &
#3
b101 !
b101 *
b101 "
b101 %
#4
b1111 #
b1111 &
#5
b1111 !
b1111 *
b1111 "
b1111 %
#6
b0 !
b0 *
b0 #
b0 &
b0 "
b0 %
b1 $
b1 '
#7
b1111 !
b1111 *
b1111 "
b1111 %
#8
b0 !
b0 *
b0 "
b0 %
#9
b1111 !
b1111 *
b1111 #
b1111 &
#10
b1111 "
b1111 %
#11
b0 !
b0 *
b0 (
b0 #
b0 &
b0 "
b0 %
b10 $
b10 '
#12
b10 !
b10 *
b10 (
b1 #
b1 &
b1 "
b1 %
#13
b1010 !
b1010 *
b1010 (
b100 #
b100 &
b110 "
b110 %
#14
b0 !
b0 *
b10000 (
b1111 #
b1111 &
b1 "
b1 %
#15
b1111 !
b1111 *
b1111 (
b1 #
b1 &
b1110 "
b1110 %
#16
b0 !
b0 *
b1111 #
b1111 &
b1111 "
b1111 %
b11 $
b11 '
#17
b1 #
b1 &
b1 "
b1 %
#18
b101 #
b101 &
b111 "
b111 %
#19
b0 #
b0 &
b0 "
b0 %
b100 $
b100 '
#20
b1111 !
b1111 *
b1111 "
b1111 %
#21
b0 !
b0 *
b1111 #
b1111 &
#22
b0 "
b0 %
#23
b1000 !
b1000 *
b111 #
b111 &
b1000 "
b1000 %
#24
b1111 !
b1111 *
b0 #
b0 &
b0 "
b0 %
b101 $
b101 '
#25
b0 !
b0 *
b1111 #
b1111 &
#26
b1111 !
b1111 *
b1111 "
b1111 %
#27
b0 #
b0 &
#28
b1000 #
b1000 &
b1000 "
b1000 %
#29
b0 !
b0 *
b0 (
b0 #
b0 &
b0 "
b0 %
b110 $
b110 '
#30
b111 !
b111 *
b111 (
b11 #
b11 &
b1010 "
b1010 %
#31
b100 !
b100 *
b100 (
b1011 #
b1011 &
b1111 "
b1111 %
#32
b0 !
b0 *
b0 (
b1001 #
b1001 &
b1001 "
b1001 %
#33
b1 !
b1 *
b1 (
b1 #
b1 &
b10 "
b10 %
#34
b0 !
b0 *
0)
b0 #
b0 &
b0 "
b0 %
b111 $
b111 '
#35
b1 #
b1 &
b1 "
b1 %
#36
b1111 #
b1111 &
b1111 "
b1111 %
#37
b1111 !
b1111 *
1)
b1 "
b1 %
#38
b1011 #
b1011 &
b111 "
b111 %
#39
b0 !
b0 *
0)
b1010 #
b1010 &
b1101 "
b1101 %
#40
b1 #
b1 &
b101 "
b101 %
#41
