#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Mar 25 20:26:18 2020
# Process ID: 15696
# Current directory: E:/Projects/stm32 readout/uart trigger
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19984 E:\Projects\stm32 readout\uart trigger\uart trigger.xpr
# Log file: E:/Projects/stm32 readout/uart trigger/vivado.log
# Journal file: E:/Projects/stm32 readout/uart trigger\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Projects/stm32 readout/uart trigger/uart trigger.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_top]
close [ open {E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v} w ]
add_files -fileset sim_top {{E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v}}
update_compile_order -fileset sim_top
update_compile_order -fileset sim_top
launch_simulation -simset [get_filesets sim_top ]
Command: launch_simulation -simset sim_top
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'rx_line' is not permitted [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:19]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led' is not permitted [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:29]
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_top ]
Command: launch_simulation -simset sim_top
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'led' is not permitted [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:29]
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_top ]
Command: launch_simulation -simset sim_top
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Projects/stm32 -notrace
couldn't read file "E:/Projects/stm32": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 25 21:00:00 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_test_behav -key {Behavioral:sim_top:Functional:top_test} -tclbatch {top_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_top ]
Command: launch_simulation -simset sim_top
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_test_behav -key {Behavioral:sim_top:Functional:top_test} -tclbatch {top_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_top ]
Command: launch_simulation -simset sim_top
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_test_behav -key {Behavioral:sim_top:Functional:top_test} -tclbatch {top_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
update_compile_order -fileset sim_top
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Projects/stm32 -notrace
couldn't read file "E:/Projects/stm32": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 25 21:09:58 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
update_compile_order -fileset sim_top
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_top ]
Command: launch_simulation -simset sim_top
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_test_behav -key {Behavioral:sim_top:Functional:top_test} -tclbatch {top_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
relaunch_sim
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_top'
INFO: [SIM-utils-54] Inspecting design source files for 'top_test' in fileset 'sim_top'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_top'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xvlog --incr --relax -prj top_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_top -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Projects/stm32 readout/uart trigger/uart trigger.sim/sim_top/behav/xsim'
"xelab -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f477283ae9ee4b4a8876fa74a39600d1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_test_behav xil_defaultlib.top_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'usb_rx' is not connected on this instance [E:/Projects/stm32 readout/uart trigger/uart trigger.srcs/sim_top/new/top_test.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_clkgen(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_tx(BAUDRATE=38400)
Compiling module xil_defaultlib.uart_rx(BAUDRATE=38400)
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1002.215 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 5 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 25 22:23:46 2020...
