# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../CountBits.ip_user_files/ipstatic/hdl" --include "/tools/Xilinx/Vivado/2020.1/data/xilinx_vip/include" \
"../../../../CountBits.srcs/sources_1/ip/axi_vip_1/sim/axi_vip_1_pkg.sv" \
"../../../../CountBits.srcs/sources_1/ip/axi_vip_1/sim/axi_vip_1.sv" \
"../../../../CountBits.srcs/sources_1/ip/axi_vip_0/sim/axi_vip_0_pkg.sv" \
"../../../../CountBits.srcs/sources_1/ip/axi_vip_0/sim/axi_vip_0.sv" \
"../../../../CountBits.srcs/sources_1/ip/axil_vip_0/sim/axil_vip_0_pkg.sv" \
"../../../../CountBits.srcs/sources_1/ip/axil_vip_0/sim/axil_vip_0.sv" \
"../../../../../sim/cb_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
