/* Copyright (c) 2025 Ainekko, Co. */
/* SPDX-License-Identifier: Apache-2.0 */
/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _L3_DRCT_H_
#define _L3_DRCT_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: l3_drct                                   */
/* Memory: l3_drct.L3_Mcode                                                */
#define L3_DRCT_L3_MCODE_ADDRESS 0x0ull
#define L3_DRCT_L3_MCODE_BYTE_ADDRESS 0x0ull
/* Memory: l3_drct.L3_Linux                                                */
#define L3_DRCT_L3_LINUX_ADDRESS 0x800000ull
#define L3_DRCT_L3_LINUX_BYTE_ADDRESS 0x800000ull
/* Memory: l3_drct.L3_DRAM                                                 */
#define L3_DRCT_L3_DRAM_ADDRESS 0x100000000ull
#define L3_DRCT_L3_DRAM_BYTE_ADDRESS 0x100000000ull
/* Memory: l3_drct.DRCT_Mcode                                              */
#define L3_DRCT_DRCT_MCODE_ADDRESS 0x4000000000ull
#define L3_DRCT_DRCT_MCODE_BYTE_ADDRESS 0x4000000000ull
/* Memory: l3_drct.DRCT_Linux                                              */
#define L3_DRCT_DRCT_LINUX_ADDRESS 0x4000800000ull
#define L3_DRCT_DRCT_LINUX_BYTE_ADDRESS 0x4000800000ull
/* Memory: l3_drct.DRCT_DRAM                                               */
#define L3_DRCT_DRCT_DRAM_ADDRESS 0x4100000000ull
#define L3_DRCT_DRCT_DRAM_BYTE_ADDRESS 0x4100000000ull


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: l3_drct                                                */
/* Addressmap template: l3_drct                                            */
#define L3_DRCT_SIZE 0x4800000000ull
#define L3_DRCT_BYTE_SIZE 0x4800000000ull
/* Memory member: l3_drct.L3_Mcode                                         */
/* Memory type referenced: l3_drct::L3_Mcode                               */
/* Memory template referenced: l3_drct::L3_Mcode                           */
#define L3_DRCT_L3_MCODE_OFFSET 0x0ull
#define L3_DRCT_L3_MCODE_BYTE_OFFSET 0x0ull
#define L3_DRCT_L3_MCODE_READ_ACCESS 1u
#define L3_DRCT_L3_MCODE_WRITE_ACCESS 1u
#define L3_DRCT_L3_MCODE_READ_MASK 0xfffffffful
#define L3_DRCT_L3_MCODE_WRITE_MASK 0xfffffffful
/* Memory member: l3_drct.L3_Linux                                         */
/* Memory type referenced: l3_drct::L3_Linux                               */
/* Memory template referenced: l3_drct::L3_Linux                           */
#define L3_DRCT_L3_LINUX_OFFSET 0x800000ull
#define L3_DRCT_L3_LINUX_BYTE_OFFSET 0x800000ull
#define L3_DRCT_L3_LINUX_READ_ACCESS 1u
#define L3_DRCT_L3_LINUX_WRITE_ACCESS 1u
#define L3_DRCT_L3_LINUX_READ_MASK 0xfffffffful
#define L3_DRCT_L3_LINUX_WRITE_MASK 0xfffffffful
/* Memory member: l3_drct.L3_DRAM                                          */
/* Memory type referenced: l3_drct::L3_DRAM                                */
/* Memory template referenced: l3_drct::L3_DRAM                            */
#define L3_DRCT_L3_DRAM_OFFSET 0x100000000ull
#define L3_DRCT_L3_DRAM_BYTE_OFFSET 0x100000000ull
#define L3_DRCT_L3_DRAM_READ_ACCESS 1u
#define L3_DRCT_L3_DRAM_WRITE_ACCESS 1u
#define L3_DRCT_L3_DRAM_READ_MASK 0xfffffffful
#define L3_DRCT_L3_DRAM_WRITE_MASK 0xfffffffful
/* Memory member: l3_drct.DRCT_Mcode                                       */
/* Memory type referenced: l3_drct::DRCT_Mcode                             */
/* Memory template referenced: l3_drct::DRCT_Mcode                         */
#define L3_DRCT_DRCT_MCODE_OFFSET 0x4000000000ull
#define L3_DRCT_DRCT_MCODE_BYTE_OFFSET 0x4000000000ull
#define L3_DRCT_DRCT_MCODE_READ_ACCESS 1u
#define L3_DRCT_DRCT_MCODE_WRITE_ACCESS 1u
#define L3_DRCT_DRCT_MCODE_READ_MASK 0xfffffffful
#define L3_DRCT_DRCT_MCODE_WRITE_MASK 0xfffffffful
/* Memory member: l3_drct.DRCT_Linux                                       */
/* Memory type referenced: l3_drct::DRCT_Linux                             */
/* Memory template referenced: l3_drct::DRCT_Linux                         */
#define L3_DRCT_DRCT_LINUX_OFFSET 0x4000800000ull
#define L3_DRCT_DRCT_LINUX_BYTE_OFFSET 0x4000800000ull
#define L3_DRCT_DRCT_LINUX_READ_ACCESS 1u
#define L3_DRCT_DRCT_LINUX_WRITE_ACCESS 1u
#define L3_DRCT_DRCT_LINUX_READ_MASK 0xfffffffful
#define L3_DRCT_DRCT_LINUX_WRITE_MASK 0xfffffffful
/* Memory member: l3_drct.DRCT_DRAM                                        */
/* Memory type referenced: l3_drct::DRCT_DRAM                              */
/* Memory template referenced: l3_drct::DRCT_DRAM                          */
#define L3_DRCT_DRCT_DRAM_OFFSET 0x4100000000ull
#define L3_DRCT_DRCT_DRAM_BYTE_OFFSET 0x4100000000ull
#define L3_DRCT_DRCT_DRAM_READ_ACCESS 1u
#define L3_DRCT_DRCT_DRAM_WRITE_ACCESS 1u
#define L3_DRCT_DRCT_DRAM_READ_MASK 0xfffffffful
#define L3_DRCT_DRCT_DRAM_WRITE_MASK 0xfffffffful

/* Memory type: l3_drct::L3_Mcode                                          */
/* Memory template: l3_drct::L3_Mcode                                      */
#define L3_DRCT_L3_MCODE_SIZE 0x800000ul
#define L3_DRCT_L3_MCODE_BYTE_SIZE 0x800000ul
#define L3_DRCT_L3_MCODE_ENTRIES 0x200000ull
#define L3_DRCT_L3_MCODE_MSB 31u
#define L3_DRCT_L3_MCODE_LSB 0u
#define L3_DRCT_L3_MCODE_WIDTH 32u
#define L3_DRCT_L3_MCODE_MASK 0xfffffffful
#define L3_DRCT_L3_MCODE_GET(x) ((x) & 0xfffffffful)
#define L3_DRCT_L3_MCODE_SET(x) ((x) & 0xfffffffful)

/* Memory type: l3_drct::L3_Linux                                          */
/* Memory template: l3_drct::L3_Linux                                      */
#define L3_DRCT_L3_LINUX_SIZE 0xff800000ul
#define L3_DRCT_L3_LINUX_BYTE_SIZE 0xff800000ul
#define L3_DRCT_L3_LINUX_ENTRIES 0x3fe00000ull
#define L3_DRCT_L3_LINUX_MSB 31u
#define L3_DRCT_L3_LINUX_LSB 0u
#define L3_DRCT_L3_LINUX_WIDTH 32u
#define L3_DRCT_L3_LINUX_MASK 0xfffffffful
#define L3_DRCT_L3_LINUX_GET(x) ((x) & 0xfffffffful)
#define L3_DRCT_L3_LINUX_SET(x) ((x) & 0xfffffffful)

/* Memory type: l3_drct::L3_DRAM                                           */
/* Memory template: l3_drct::L3_DRAM                                       */
#define L3_DRCT_L3_DRAM_SIZE 0x700000000ull
#define L3_DRCT_L3_DRAM_BYTE_SIZE 0x700000000ull
#define L3_DRCT_L3_DRAM_ENTRIES 0x1c0000000ull
#define L3_DRCT_L3_DRAM_MSB 31u
#define L3_DRCT_L3_DRAM_LSB 0u
#define L3_DRCT_L3_DRAM_WIDTH 32u
#define L3_DRCT_L3_DRAM_MASK 0xfffffffful
#define L3_DRCT_L3_DRAM_GET(x) ((x) & 0xfffffffful)
#define L3_DRCT_L3_DRAM_SET(x) ((x) & 0xfffffffful)

/* Memory type: l3_drct::DRCT_Mcode                                        */
/* Memory template: l3_drct::DRCT_Mcode                                    */
#define L3_DRCT_DRCT_MCODE_SIZE 0x800000ul
#define L3_DRCT_DRCT_MCODE_BYTE_SIZE 0x800000ul
#define L3_DRCT_DRCT_MCODE_ENTRIES 0x200000ull
#define L3_DRCT_DRCT_MCODE_MSB 31u
#define L3_DRCT_DRCT_MCODE_LSB 0u
#define L3_DRCT_DRCT_MCODE_WIDTH 32u
#define L3_DRCT_DRCT_MCODE_MASK 0xfffffffful
#define L3_DRCT_DRCT_MCODE_GET(x) ((x) & 0xfffffffful)
#define L3_DRCT_DRCT_MCODE_SET(x) ((x) & 0xfffffffful)

/* Memory type: l3_drct::DRCT_Linux                                        */
/* Memory template: l3_drct::DRCT_Linux                                    */
#define L3_DRCT_DRCT_LINUX_SIZE 0xff800000ul
#define L3_DRCT_DRCT_LINUX_BYTE_SIZE 0xff800000ul
#define L3_DRCT_DRCT_LINUX_ENTRIES 0x3fe00000ull
#define L3_DRCT_DRCT_LINUX_MSB 31u
#define L3_DRCT_DRCT_LINUX_LSB 0u
#define L3_DRCT_DRCT_LINUX_WIDTH 32u
#define L3_DRCT_DRCT_LINUX_MASK 0xfffffffful
#define L3_DRCT_DRCT_LINUX_GET(x) ((x) & 0xfffffffful)
#define L3_DRCT_DRCT_LINUX_SET(x) ((x) & 0xfffffffful)

/* Memory type: l3_drct::DRCT_DRAM                                         */
/* Memory template: l3_drct::DRCT_DRAM                                     */
#define L3_DRCT_DRCT_DRAM_SIZE 0x700000000ull
#define L3_DRCT_DRCT_DRAM_BYTE_SIZE 0x700000000ull
#define L3_DRCT_DRCT_DRAM_ENTRIES 0x1c0000000ull
#define L3_DRCT_DRCT_DRAM_MSB 31u
#define L3_DRCT_DRCT_DRAM_LSB 0u
#define L3_DRCT_DRCT_DRAM_WIDTH 32u
#define L3_DRCT_DRCT_DRAM_MASK 0xfffffffful
#define L3_DRCT_DRCT_DRAM_GET(x) ((x) & 0xfffffffful)
#define L3_DRCT_DRCT_DRAM_SET(x) ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Memory: l3_drct::L3_Mcode                                   */
typedef struct {
   uint8_t _pad0[0x800000];
} L3_drct_L3_Mcode, *PTR_L3_drct_L3_Mcode;

/* Typedef for Memory: l3_drct::L3_Linux                                   */
typedef struct {
   uint8_t _pad0[0x40000000];
   uint8_t _pad1[0x40000000];
   uint8_t _pad2[0x7f800000];
} L3_drct_L3_Linux, *PTR_L3_drct_L3_Linux;

/* Typedef for Memory: l3_drct::L3_DRAM                                    */
typedef struct {
   uint8_t _pad0[0x700000000ull];
} L3_drct_L3_DRAM, *PTR_L3_drct_L3_DRAM;

/* Typedef for Memory: l3_drct::DRCT_Mcode                                 */
typedef struct {
   uint8_t _pad0[0x800000];
} L3_drct_DRCT_Mcode, *PTR_L3_drct_DRCT_Mcode;

/* Typedef for Memory: l3_drct::DRCT_Linux                                 */
typedef struct {
   uint8_t _pad0[0x40000000];
   uint8_t _pad1[0x40000000];
   uint8_t _pad2[0x7f800000];
} L3_drct_DRCT_Linux, *PTR_L3_drct_DRCT_Linux;

/* Typedef for Memory: l3_drct::DRCT_DRAM                                  */
typedef struct {
   uint8_t _pad0[0x700000000ull];
} L3_drct_DRCT_DRAM, *PTR_L3_drct_DRCT_DRAM;

/* Typedef for Addressmap: l3_drct                                         */
typedef struct {
   L3_drct_L3_Mcode L3_Mcode; /**< Offset 0x0 (R/W) */
   L3_drct_L3_Linux L3_Linux; /**< Offset 0x800000 (R/W) */
   L3_drct_L3_DRAM L3_DRAM; /**< Offset 0x100000000 (R/W) */
   uint8_t _pad0[0x3800000000ull];
   L3_drct_DRCT_Mcode DRCT_Mcode; /**< Offset 0x4000000000 (R/W) */
   L3_drct_DRCT_Linux DRCT_Linux; /**< Offset 0x4000800000 (R/W) */
   L3_drct_DRCT_DRAM DRCT_DRAM; /**< Offset 0x4100000000 (R/W) */
} L3_drct, *PTR_L3_drct;

#endif
