

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Sat Oct 30 19:27:46 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        DiagMatMul
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.419 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    36296|    36296| 0.363 ms | 0.363 ms |  36296|  36296|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |                       |            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_DiagMatMul_fu_589  |DiagMatMul  |     2370|     2370| 23.700 us | 23.700 us |  2370|  2370|   none  |
        +-----------------------+------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1          |      255|      255|         1|          -|          -|   256|    no    |
        |- loop_input_A1   |    16896|    16896|        66|          -|          -|   256|    no    |
        | + loop_input_A2  |       64|       64|         1|          -|          -|    64|    no    |
        |- loop_input_B1   |    16512|    16512|       258|          -|          -|    64|    no    |
        | + loop_input_B2  |      256|      256|         1|          -|          -|   256|    no    |
        |- loop_out1       |      257|      257|         3|          1|          1|   256|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     213|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        0|    160|   39964|   20635|    -|
|Memory           |      136|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|    1073|    -|
|Register         |        -|      -|      91|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      136|    160|   40055|   21921|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        6|      3|       4|       5|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |grp_DiagMatMul_fu_589     |DiagMatMul            |        0|    160|  39928|  20561|    0|
    |matmul_control_s_axi_U    |matmul_control_s_axi  |        0|      0|     36|     40|    0|
    |matmul_mux_432_32CeG_U44  |matmul_mux_432_32CeG  |        0|      0|      0|     17|    0|
    |matmul_mux_432_32CeG_U45  |matmul_mux_432_32CeG  |        0|      0|      0|     17|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+
    |Total                     |                      |        0|    160|  39964|  20635|    0|
    +--------------------------+----------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |mulOut_M_real_0_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_real_1_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_real_2_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_real_3_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_imag_0_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_imag_1_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_imag_2_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |mulOut_M_imag_3_U  |matmul_mulOut_M_rudo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |rxmat_M_real_0_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_real_1_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_real_2_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_real_3_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_imag_0_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_imag_1_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_imag_2_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |rxmat_M_imag_3_U   |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_real_0_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_real_1_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_real_2_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_real_3_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_imag_0_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_imag_1_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_imag_2_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    |xmat_M_imag_3_U    |matmul_rxmat_M_reeOg  |        8|  0|   0|    0|  4096|   32|     1|       131072|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |      136|  0|   0|    0| 66048|  768|    24|      2113536|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln36_fu_655_p2         |     +    |      0|  0|  15|           8|           1|
    |add_ln60_fu_799_p2         |     +    |      0|  0|  21|          14|          14|
    |i_3_fu_842_p2              |     +    |      0|  0|  16|           9|           1|
    |i_4_fu_751_p2              |     +    |      0|  0|  15|           7|           1|
    |i_fu_673_p2                |     +    |      0|  0|  16|           9|           1|
    |j_2_fu_789_p2              |     +    |      0|  0|  16|           9|           1|
    |j_fu_685_p2                |     +    |      0|  0|  15|           7|           1|
    |ap_block_state10_io        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6            |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln36_fu_661_p2        |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln45_fu_667_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln46_fu_679_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln56_fu_745_p2        |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln57_fu_783_p2        |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln71_fu_836_p2        |   icmp   |      0|  0|  13|           9|          10|
    |valOut_last_V_fu_874_p2    |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_11001  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |    xor   |      0|  0|   2|           2|           1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 213|         129|          84|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |i_0_reg_533               |   9|          2|    9|         18|
    |i_1_reg_556               |   9|          2|    7|         14|
    |i_2_reg_578               |   9|          2|    9|         18|
    |in_stream_TDATA_blk_n     |   9|          2|    1|          2|
    |j_0_reg_545               |   9|          2|    7|         14|
    |j_1_reg_567               |   9|          2|    9|         18|
    |mulOut_M_imag_0_address0  |  15|          3|    6|         18|
    |mulOut_M_imag_0_ce0       |  15|          3|    1|          3|
    |mulOut_M_imag_0_we0       |   9|          2|    1|          2|
    |mulOut_M_imag_1_address0  |  15|          3|    6|         18|
    |mulOut_M_imag_1_ce0       |  15|          3|    1|          3|
    |mulOut_M_imag_1_we0       |   9|          2|    1|          2|
    |mulOut_M_imag_2_address0  |  15|          3|    6|         18|
    |mulOut_M_imag_2_ce0       |  15|          3|    1|          3|
    |mulOut_M_imag_2_we0       |   9|          2|    1|          2|
    |mulOut_M_imag_3_address0  |  15|          3|    6|         18|
    |mulOut_M_imag_3_ce0       |  15|          3|    1|          3|
    |mulOut_M_imag_3_we0       |   9|          2|    1|          2|
    |mulOut_M_real_0_address0  |  15|          3|    6|         18|
    |mulOut_M_real_0_ce0       |  15|          3|    1|          3|
    |mulOut_M_real_0_we0       |   9|          2|    1|          2|
    |mulOut_M_real_1_address0  |  15|          3|    6|         18|
    |mulOut_M_real_1_ce0       |  15|          3|    1|          3|
    |mulOut_M_real_1_we0       |   9|          2|    1|          2|
    |mulOut_M_real_2_address0  |  15|          3|    6|         18|
    |mulOut_M_real_2_ce0       |  15|          3|    1|          3|
    |mulOut_M_real_2_we0       |   9|          2|    1|          2|
    |mulOut_M_real_3_address0  |  15|          3|    6|         18|
    |mulOut_M_real_3_ce0       |  15|          3|    1|          3|
    |mulOut_M_real_3_we0       |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |phi_ln36_reg_522          |   9|          2|    8|         16|
    |rxmat_M_imag_0_address0   |  15|          3|   12|         36|
    |rxmat_M_imag_0_ce0        |  15|          3|    1|          3|
    |rxmat_M_imag_0_ce1        |   9|          2|    1|          2|
    |rxmat_M_imag_1_address0   |  15|          3|   12|         36|
    |rxmat_M_imag_1_ce0        |  15|          3|    1|          3|
    |rxmat_M_imag_1_ce1        |   9|          2|    1|          2|
    |rxmat_M_imag_2_address0   |  15|          3|   12|         36|
    |rxmat_M_imag_2_ce0        |  15|          3|    1|          3|
    |rxmat_M_imag_2_ce1        |   9|          2|    1|          2|
    |rxmat_M_imag_3_address0   |  15|          3|   12|         36|
    |rxmat_M_imag_3_ce0        |  15|          3|    1|          3|
    |rxmat_M_imag_3_ce1        |   9|          2|    1|          2|
    |rxmat_M_real_0_address0   |  15|          3|   12|         36|
    |rxmat_M_real_0_ce0        |  15|          3|    1|          3|
    |rxmat_M_real_0_ce1        |   9|          2|    1|          2|
    |rxmat_M_real_1_address0   |  15|          3|   12|         36|
    |rxmat_M_real_1_ce0        |  15|          3|    1|          3|
    |rxmat_M_real_1_ce1        |   9|          2|    1|          2|
    |rxmat_M_real_2_address0   |  15|          3|   12|         36|
    |rxmat_M_real_2_ce0        |  15|          3|    1|          3|
    |rxmat_M_real_2_ce1        |   9|          2|    1|          2|
    |rxmat_M_real_3_address0   |  15|          3|   12|         36|
    |rxmat_M_real_3_ce0        |  15|          3|    1|          3|
    |rxmat_M_real_3_ce1        |   9|          2|    1|          2|
    |xmat_M_imag_0_address0    |  15|          3|   12|         36|
    |xmat_M_imag_0_ce0         |  15|          3|    1|          3|
    |xmat_M_imag_0_ce1         |   9|          2|    1|          2|
    |xmat_M_imag_1_address0    |  15|          3|   12|         36|
    |xmat_M_imag_1_ce0         |  15|          3|    1|          3|
    |xmat_M_imag_1_ce1         |   9|          2|    1|          2|
    |xmat_M_imag_2_address0    |  15|          3|   12|         36|
    |xmat_M_imag_2_ce0         |  15|          3|    1|          3|
    |xmat_M_imag_2_ce1         |   9|          2|    1|          2|
    |xmat_M_imag_3_address0    |  15|          3|   12|         36|
    |xmat_M_imag_3_ce0         |  15|          3|    1|          3|
    |xmat_M_imag_3_ce1         |   9|          2|    1|          2|
    |xmat_M_real_0_address0    |  15|          3|   12|         36|
    |xmat_M_real_0_ce0         |  15|          3|    1|          3|
    |xmat_M_real_0_ce1         |   9|          2|    1|          2|
    |xmat_M_real_1_address0    |  15|          3|   12|         36|
    |xmat_M_real_1_ce0         |  15|          3|    1|          3|
    |xmat_M_real_1_ce1         |   9|          2|    1|          2|
    |xmat_M_real_2_address0    |  15|          3|   12|         36|
    |xmat_M_real_2_ce0         |  15|          3|    1|          3|
    |xmat_M_real_2_ce1         |   9|          2|    1|          2|
    |xmat_M_real_3_address0    |  15|          3|   12|         36|
    |xmat_M_real_3_ce0         |  15|          3|    1|          3|
    |xmat_M_real_3_ce1         |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |1073|        222|  342|        956|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |  1|   0|    1|          0|
    |grp_DiagMatMul_fu_589_ap_start_reg  |  1|   0|    1|          0|
    |i_0_reg_533                         |  9|   0|    9|          0|
    |i_1_reg_556                         |  7|   0|    7|          0|
    |i_2_reg_578                         |  9|   0|    9|          0|
    |i_4_reg_958                         |  7|   0|    7|          0|
    |i_reg_939                           |  9|   0|    9|          0|
    |icmp_ln71_reg_980                   |  1|   0|    1|          0|
    |icmp_ln71_reg_980_pp0_iter1_reg     |  1|   0|    1|          0|
    |j_0_reg_545                         |  7|   0|    7|          0|
    |j_1_reg_567                         |  9|   0|    9|          0|
    |lshr_ln1_reg_989                    |  3|   0|    3|          0|
    |phi_ln36_reg_522                    |  8|   0|    8|          0|
    |trunc_ln60_reg_963                  |  2|   0|    2|          0|
    |valOut_last_V_reg_1034              |  1|   0|    1|          0|
    |zext_ln57_reg_967                   |  5|   0|   14|          9|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 91|   0|  100|          9|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------+-----+-----+------------+---------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |       control       |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |       control       |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |       control       |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |       control       |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |       control       |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |       control       |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |       control       |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |        matmul       | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |        matmul       | return value |
|interrupt              | out |    1| ap_ctrl_hs |        matmul       | return value |
|in_stream_TDATA        |  in |   64|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID       |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TREADY       | out |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TLAST        |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TKEEP        |  in |    8|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB        |  in |    8|    axis    |  in_stream_V_strb_V |    pointer   |
|out_stream_TDATA       | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID      | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TREADY      |  in |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TLAST       | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TKEEP       | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB       | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
+-----------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 4 3 
5 --> 7 6 
6 --> 6 5 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_stream_V_data_V), !map !77"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_keep_V), !map !81"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_stream_V_strb_V), !map !85"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !89"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !93"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !97"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !101"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !105"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @matmul_str) nounwind"   --->   Operation 20 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:25]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:26]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [matmul.cpp:27]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "br label %arrayctor.loop"   --->   Operation 24 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.13>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%phi_ln36 = phi i8 [ 0, %codeRepl1 ], [ %add_ln36, %arrayctor.loop ]" [matmul.cpp:36]   --->   Operation 25 'phi' 'phi_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.76ns)   --->   "%add_ln36 = add i8 %phi_ln36, 1" [matmul.cpp:36]   --->   Operation 26 'add' 'add_ln36' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.84ns)   --->   "%icmp_ln36 = icmp eq i8 %phi_ln36, -1" [matmul.cpp:36]   --->   Operation 27 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader71.preheader, label %arrayctor.loop" [matmul.cpp:36]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.65ns)   --->   "br label %.preheader71" [matmul.cpp:45]   --->   Operation 30 'br' <Predicate = (icmp_ln36)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ %i, %loop_input_A1_end ], [ 0, %.preheader71.preheader ]"   --->   Operation 31 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.88ns)   --->   "%icmp_ln45 = icmp eq i9 %i_0, -256" [matmul.cpp:45]   --->   Operation 32 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 33 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.77ns)   --->   "%i = add i9 %i_0, 1" [matmul.cpp:45]   --->   Operation 34 'add' 'i' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln45, label %.preheader.preheader, label %loop_input_A1_begin" [matmul.cpp:45]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str10) nounwind" [matmul.cpp:45]   --->   Operation 36 'specloopname' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str10)" [matmul.cpp:45]   --->   Operation 37 'specregionbegin' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.65ns)   --->   "br label %0" [matmul.cpp:46]   --->   Operation 38 'br' <Predicate = (!icmp_ln45)> <Delay = 0.65>
ST_3 : Operation 39 [1/1] (0.65ns)   --->   "br label %.preheader" [matmul.cpp:56]   --->   Operation 39 'br' <Predicate = (icmp_ln45)> <Delay = 0.65>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ 0, %loop_input_A1_begin ], [ %j, %2 ]"   --->   Operation 40 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.81ns)   --->   "%icmp_ln46 = icmp eq i7 %j_0, -64" [matmul.cpp:46]   --->   Operation 41 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 42 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.77ns)   --->   "%j = add i7 %j_0, 1" [matmul.cpp:46]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %loop_input_A1_end, label %1" [matmul.cpp:46]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str11) nounwind" [matmul.cpp:46]   --->   Operation 45 'specloopname' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_10 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [matmul.cpp:47]   --->   Operation 46 'read' 'empty_10' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i64, i8, i8, i1 } %empty_10, 0" [matmul.cpp:47]   --->   Operation 47 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_2, i32 32, i32 63)" [matmul.cpp:48]   --->   Operation 48 'partselect' 'p_Result_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln49_1 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %j_0, i32 4, i32 6)" [matmul.cpp:49]   --->   Operation 49 'partselect' 'trunc_ln49_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i7 %j_0 to i4" [matmul.cpp:49]   --->   Operation 50 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %i_0, i4 %trunc_ln49)" [matmul.cpp:49]   --->   Operation 51 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_7 to i64" [matmul.cpp:49]   --->   Operation 52 'zext' 'zext_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%rxmat_M_imag_0_addr = getelementptr [4096 x float]* @rxmat_M_imag_0, i64 0, i64 %zext_ln49" [matmul.cpp:49]   --->   Operation 53 'getelementptr' 'rxmat_M_imag_0_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%rxmat_M_imag_1_addr = getelementptr [4096 x float]* @rxmat_M_imag_1, i64 0, i64 %zext_ln49" [matmul.cpp:49]   --->   Operation 54 'getelementptr' 'rxmat_M_imag_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%rxmat_M_imag_2_addr = getelementptr [4096 x float]* @rxmat_M_imag_2, i64 0, i64 %zext_ln49" [matmul.cpp:49]   --->   Operation 55 'getelementptr' 'rxmat_M_imag_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%rxmat_M_imag_3_addr = getelementptr [4096 x float]* @rxmat_M_imag_3, i64 0, i64 %zext_ln49" [matmul.cpp:49]   --->   Operation 56 'getelementptr' 'rxmat_M_imag_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%rxmat_M_real_0_addr = getelementptr [4096 x float]* @rxmat_M_real_0, i64 0, i64 %zext_ln49" [matmul.cpp:49]   --->   Operation 57 'getelementptr' 'rxmat_M_real_0_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%rxmat_M_real_1_addr = getelementptr [4096 x float]* @rxmat_M_real_1, i64 0, i64 %zext_ln49" [matmul.cpp:49]   --->   Operation 58 'getelementptr' 'rxmat_M_real_1_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%rxmat_M_real_2_addr = getelementptr [4096 x float]* @rxmat_M_real_2, i64 0, i64 %zext_ln49" [matmul.cpp:49]   --->   Operation 59 'getelementptr' 'rxmat_M_real_2_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%rxmat_M_real_3_addr = getelementptr [4096 x float]* @rxmat_M_real_3, i64 0, i64 %zext_ln49" [matmul.cpp:49]   --->   Operation 60 'getelementptr' 'rxmat_M_real_3_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %p_Result_s to float" [matmul.cpp:49]   --->   Operation 61 'bitcast' 'bitcast_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i64 %tmp_data_V_2 to i32" [matmul.cpp:51]   --->   Operation 62 'trunc' 'trunc_ln681' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i32 %trunc_ln681 to float" [matmul.cpp:52]   --->   Operation 63 'bitcast' 'bitcast_ln52' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.72ns)   --->   "switch i3 %trunc_ln49_1, label %branch7 [
    i3 0, label %branch4
    i3 1, label %branch5
    i3 2, label %branch6
  ]" [matmul.cpp:49]   --->   Operation 64 'switch' <Predicate = (!icmp_ln46)> <Delay = 0.72>
ST_4 : Operation 65 [1/1] (1.23ns)   --->   "store float %bitcast_ln49, float* %rxmat_M_imag_2_addr, align 4" [matmul.cpp:49]   --->   Operation 65 'store' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 66 [1/1] (1.23ns)   --->   "store float %bitcast_ln52, float* %rxmat_M_real_2_addr, align 4" [matmul.cpp:52]   --->   Operation 66 'store' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 67 'br' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 2)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.23ns)   --->   "store float %bitcast_ln49, float* %rxmat_M_imag_1_addr, align 4" [matmul.cpp:49]   --->   Operation 68 'store' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 69 [1/1] (1.23ns)   --->   "store float %bitcast_ln52, float* %rxmat_M_real_1_addr, align 4" [matmul.cpp:52]   --->   Operation 69 'store' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 70 'br' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 1)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (1.23ns)   --->   "store float %bitcast_ln49, float* %rxmat_M_imag_0_addr, align 4" [matmul.cpp:49]   --->   Operation 71 'store' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 72 [1/1] (1.23ns)   --->   "store float %bitcast_ln52, float* %rxmat_M_real_0_addr, align 4" [matmul.cpp:52]   --->   Operation 72 'store' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 73 'br' <Predicate = (!icmp_ln46 & trunc_ln49_1 == 0)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (1.23ns)   --->   "store float %bitcast_ln49, float* %rxmat_M_imag_3_addr, align 4" [matmul.cpp:49]   --->   Operation 74 'store' <Predicate = (!icmp_ln46 & trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 75 [1/1] (1.23ns)   --->   "store float %bitcast_ln52, float* %rxmat_M_real_3_addr, align 4" [matmul.cpp:52]   --->   Operation 75 'store' <Predicate = (!icmp_ln46 & trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 76 'br' <Predicate = (!icmp_ln46 & trunc_ln49_1 != 0 & trunc_ln49_1 != 1 & trunc_ln49_1 != 2)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "br label %0" [matmul.cpp:46]   --->   Operation 77 'br' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str10, i32 %tmp)" [matmul.cpp:54]   --->   Operation 78 'specregionend' 'empty_11' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader71" [matmul.cpp:45]   --->   Operation 79 'br' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.10>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ %i_4, %loop_input_B1_end ], [ 0, %.preheader.preheader ]"   --->   Operation 80 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.81ns)   --->   "%icmp_ln56 = icmp eq i7 %i_1, -64" [matmul.cpp:56]   --->   Operation 81 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.81> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 82 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.77ns)   --->   "%i_4 = add i7 %i_1, 1" [matmul.cpp:56]   --->   Operation 83 'add' 'i_4' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %6, label %loop_input_B1_begin" [matmul.cpp:56]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str12) nounwind" [matmul.cpp:56]   --->   Operation 85 'specloopname' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str12)" [matmul.cpp:56]   --->   Operation 86 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i7 %i_1 to i2" [matmul.cpp:60]   --->   Operation 87 'trunc' 'trunc_ln60' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%lshr_ln = call i5 @_ssdm_op_PartSelect.i5.i7.i32.i32(i7 %i_1, i32 2, i32 6)" [matmul.cpp:60]   --->   Operation 88 'partselect' 'lshr_ln' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_6 = call i13 @_ssdm_op_BitConcatenate.i13.i5.i8(i5 %lshr_ln, i8 0)" [matmul.cpp:60]   --->   Operation 89 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i13 %tmp_6 to i14" [matmul.cpp:57]   --->   Operation 90 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.65ns)   --->   "br label %3" [matmul.cpp:57]   --->   Operation 91 'br' <Predicate = (!icmp_ln56)> <Delay = 0.65>
ST_5 : Operation 92 [2/2] (0.00ns)   --->   "call fastcc void @DiagMatMul([4096 x float]* @rxmat_M_real_0, [4096 x float]* @rxmat_M_real_1, [4096 x float]* @rxmat_M_real_2, [4096 x float]* @rxmat_M_real_3, [4096 x float]* @rxmat_M_imag_0, [4096 x float]* @rxmat_M_imag_1, [4096 x float]* @rxmat_M_imag_2, [4096 x float]* @rxmat_M_imag_3, [4096 x float]* @xmat_M_real_0, [4096 x float]* @xmat_M_real_1, [4096 x float]* @xmat_M_real_2, [4096 x float]* @xmat_M_real_3, [4096 x float]* @xmat_M_imag_0, [4096 x float]* @xmat_M_imag_1, [4096 x float]* @xmat_M_imag_2, [4096 x float]* @xmat_M_imag_3, [64 x float]* @mulOut_M_real_0, [64 x float]* @mulOut_M_real_1, [64 x float]* @mulOut_M_real_2, [64 x float]* @mulOut_M_real_3, [64 x float]* @mulOut_M_imag_0, [64 x float]* @mulOut_M_imag_1, [64 x float]* @mulOut_M_imag_2, [64 x float]* @mulOut_M_imag_3)" [matmul.cpp:69]   --->   Operation 92 'call' <Predicate = (icmp_ln56)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 2.05>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%j_1 = phi i9 [ 0, %loop_input_B1_begin ], [ %j_2, %5 ]"   --->   Operation 93 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.88ns)   --->   "%icmp_ln57 = icmp eq i9 %j_1, -256" [matmul.cpp:57]   --->   Operation 94 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 95 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.77ns)   --->   "%j_2 = add i9 %j_1, 1" [matmul.cpp:57]   --->   Operation 96 'add' 'j_2' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln57, label %loop_input_B1_end, label %4" [matmul.cpp:57]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str13) nounwind" [matmul.cpp:57]   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%empty_14 = call { i64, i8, i8, i1 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P(i64* %in_stream_V_data_V, i8* %in_stream_V_keep_V, i8* %in_stream_V_strb_V, i1* %in_stream_V_last_V)" [matmul.cpp:58]   --->   Operation 99 'read' 'empty_14' <Predicate = (!icmp_ln57)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i64, i8, i8, i1 } %empty_14, 0" [matmul.cpp:58]   --->   Operation 100 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_data_V_3, i32 32, i32 63)" [matmul.cpp:59]   --->   Operation 101 'partselect' 'p_Result_4' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i9 %j_1 to i14" [matmul.cpp:60]   --->   Operation 102 'zext' 'zext_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.82ns)   --->   "%add_ln60 = add i14 %zext_ln60, %zext_ln57" [matmul.cpp:60]   --->   Operation 103 'add' 'add_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i14 %add_ln60 to i64" [matmul.cpp:60]   --->   Operation 104 'zext' 'zext_ln60_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%xmat_M_imag_0_addr = getelementptr [4096 x float]* @xmat_M_imag_0, i64 0, i64 %zext_ln60_1" [matmul.cpp:60]   --->   Operation 105 'getelementptr' 'xmat_M_imag_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%xmat_M_imag_1_addr = getelementptr [4096 x float]* @xmat_M_imag_1, i64 0, i64 %zext_ln60_1" [matmul.cpp:60]   --->   Operation 106 'getelementptr' 'xmat_M_imag_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%xmat_M_imag_2_addr = getelementptr [4096 x float]* @xmat_M_imag_2, i64 0, i64 %zext_ln60_1" [matmul.cpp:60]   --->   Operation 107 'getelementptr' 'xmat_M_imag_2_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%xmat_M_imag_3_addr = getelementptr [4096 x float]* @xmat_M_imag_3, i64 0, i64 %zext_ln60_1" [matmul.cpp:60]   --->   Operation 108 'getelementptr' 'xmat_M_imag_3_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%xmat_M_real_0_addr = getelementptr [4096 x float]* @xmat_M_real_0, i64 0, i64 %zext_ln60_1" [matmul.cpp:60]   --->   Operation 109 'getelementptr' 'xmat_M_real_0_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%xmat_M_real_1_addr = getelementptr [4096 x float]* @xmat_M_real_1, i64 0, i64 %zext_ln60_1" [matmul.cpp:60]   --->   Operation 110 'getelementptr' 'xmat_M_real_1_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%xmat_M_real_2_addr = getelementptr [4096 x float]* @xmat_M_real_2, i64 0, i64 %zext_ln60_1" [matmul.cpp:60]   --->   Operation 111 'getelementptr' 'xmat_M_real_2_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%xmat_M_real_3_addr = getelementptr [4096 x float]* @xmat_M_real_3, i64 0, i64 %zext_ln60_1" [matmul.cpp:60]   --->   Operation 112 'getelementptr' 'xmat_M_real_3_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %p_Result_4 to float" [matmul.cpp:60]   --->   Operation 113 'bitcast' 'bitcast_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln681_1 = trunc i64 %tmp_data_V_3 to i32" [matmul.cpp:62]   --->   Operation 114 'trunc' 'trunc_ln681_1' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %trunc_ln681_1 to float" [matmul.cpp:63]   --->   Operation 115 'bitcast' 'bitcast_ln63' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.72ns)   --->   "switch i2 %trunc_ln60, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [matmul.cpp:60]   --->   Operation 116 'switch' <Predicate = (!icmp_ln57)> <Delay = 0.72>
ST_6 : Operation 117 [1/1] (1.23ns)   --->   "store float %bitcast_ln60, float* %xmat_M_imag_2_addr, align 4" [matmul.cpp:60]   --->   Operation 117 'store' <Predicate = (!icmp_ln57 & trunc_ln60 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 118 [1/1] (1.23ns)   --->   "store float %bitcast_ln63, float* %xmat_M_real_2_addr, align 4" [matmul.cpp:63]   --->   Operation 118 'store' <Predicate = (!icmp_ln57 & trunc_ln60 == 2)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 119 'br' <Predicate = (!icmp_ln57 & trunc_ln60 == 2)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (1.23ns)   --->   "store float %bitcast_ln60, float* %xmat_M_imag_1_addr, align 4" [matmul.cpp:60]   --->   Operation 120 'store' <Predicate = (!icmp_ln57 & trunc_ln60 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 121 [1/1] (1.23ns)   --->   "store float %bitcast_ln63, float* %xmat_M_real_1_addr, align 4" [matmul.cpp:63]   --->   Operation 121 'store' <Predicate = (!icmp_ln57 & trunc_ln60 == 1)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 122 'br' <Predicate = (!icmp_ln57 & trunc_ln60 == 1)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.23ns)   --->   "store float %bitcast_ln60, float* %xmat_M_imag_0_addr, align 4" [matmul.cpp:60]   --->   Operation 123 'store' <Predicate = (!icmp_ln57 & trunc_ln60 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 124 [1/1] (1.23ns)   --->   "store float %bitcast_ln63, float* %xmat_M_real_0_addr, align 4" [matmul.cpp:63]   --->   Operation 124 'store' <Predicate = (!icmp_ln57 & trunc_ln60 == 0)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 125 'br' <Predicate = (!icmp_ln57 & trunc_ln60 == 0)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.23ns)   --->   "store float %bitcast_ln60, float* %xmat_M_imag_3_addr, align 4" [matmul.cpp:60]   --->   Operation 126 'store' <Predicate = (!icmp_ln57 & trunc_ln60 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 127 [1/1] (1.23ns)   --->   "store float %bitcast_ln63, float* %xmat_M_real_3_addr, align 4" [matmul.cpp:63]   --->   Operation 127 'store' <Predicate = (!icmp_ln57 & trunc_ln60 == 3)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 128 'br' <Predicate = (!icmp_ln57 & trunc_ln60 == 3)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "br label %3" [matmul.cpp:57]   --->   Operation 129 'br' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str12, i32 %tmp_1)" [matmul.cpp:65]   --->   Operation 130 'specregionend' 'empty_15' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "br label %.preheader" [matmul.cpp:56]   --->   Operation 131 'br' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.65>
ST_7 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @DiagMatMul([4096 x float]* @rxmat_M_real_0, [4096 x float]* @rxmat_M_real_1, [4096 x float]* @rxmat_M_real_2, [4096 x float]* @rxmat_M_real_3, [4096 x float]* @rxmat_M_imag_0, [4096 x float]* @rxmat_M_imag_1, [4096 x float]* @rxmat_M_imag_2, [4096 x float]* @rxmat_M_imag_3, [4096 x float]* @xmat_M_real_0, [4096 x float]* @xmat_M_real_1, [4096 x float]* @xmat_M_real_2, [4096 x float]* @xmat_M_real_3, [4096 x float]* @xmat_M_imag_0, [4096 x float]* @xmat_M_imag_1, [4096 x float]* @xmat_M_imag_2, [4096 x float]* @xmat_M_imag_3, [64 x float]* @mulOut_M_real_0, [64 x float]* @mulOut_M_real_1, [64 x float]* @mulOut_M_real_2, [64 x float]* @mulOut_M_real_3, [64 x float]* @mulOut_M_imag_0, [64 x float]* @mulOut_M_imag_1, [64 x float]* @mulOut_M_imag_2, [64 x float]* @mulOut_M_imag_3)" [matmul.cpp:69]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 133 [1/1] (0.65ns)   --->   "br label %7" [matmul.cpp:71]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.65>

State 8 <SV = 5> <Delay = 1.23>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ 0, %6 ], [ %i_3, %loop_out1 ]"   --->   Operation 134 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.88ns)   --->   "%icmp_ln71 = icmp eq i9 %i_2, -256" [matmul.cpp:71]   --->   Operation 135 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 136 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.77ns)   --->   "%i_3 = add i9 %i_2, 1" [matmul.cpp:71]   --->   Operation 137 'add' 'i_3' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln71, label %8, label %loop_out1" [matmul.cpp:71]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %i_2, i32 6, i32 8)" [matmul.cpp:74]   --->   Operation 139 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln1079 = trunc i9 %i_2 to i6" [matmul.cpp:74]   --->   Operation 140 'trunc' 'trunc_ln1079' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1079 = zext i6 %trunc_ln1079 to i64" [matmul.cpp:74]   --->   Operation 141 'zext' 'zext_ln1079' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%mulOut_M_imag_0_add = getelementptr [64 x float]* @mulOut_M_imag_0, i64 0, i64 %zext_ln1079" [matmul.cpp:74]   --->   Operation 142 'getelementptr' 'mulOut_M_imag_0_add' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (1.23ns)   --->   "%mulOut_M_imag_0_loa = load float* %mulOut_M_imag_0_add, align 4" [matmul.cpp:74]   --->   Operation 143 'load' 'mulOut_M_imag_0_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%mulOut_M_imag_1_add = getelementptr [64 x float]* @mulOut_M_imag_1, i64 0, i64 %zext_ln1079" [matmul.cpp:74]   --->   Operation 144 'getelementptr' 'mulOut_M_imag_1_add' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 145 [2/2] (1.23ns)   --->   "%mulOut_M_imag_1_loa = load float* %mulOut_M_imag_1_add, align 4" [matmul.cpp:74]   --->   Operation 145 'load' 'mulOut_M_imag_1_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%mulOut_M_imag_2_add = getelementptr [64 x float]* @mulOut_M_imag_2, i64 0, i64 %zext_ln1079" [matmul.cpp:74]   --->   Operation 146 'getelementptr' 'mulOut_M_imag_2_add' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 147 [2/2] (1.23ns)   --->   "%mulOut_M_imag_2_loa = load float* %mulOut_M_imag_2_add, align 4" [matmul.cpp:74]   --->   Operation 147 'load' 'mulOut_M_imag_2_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%mulOut_M_imag_3_add = getelementptr [64 x float]* @mulOut_M_imag_3, i64 0, i64 %zext_ln1079" [matmul.cpp:74]   --->   Operation 148 'getelementptr' 'mulOut_M_imag_3_add' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 149 [2/2] (1.23ns)   --->   "%mulOut_M_imag_3_loa = load float* %mulOut_M_imag_3_add, align 4" [matmul.cpp:74]   --->   Operation 149 'load' 'mulOut_M_imag_3_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%mulOut_M_real_0_add = getelementptr [64 x float]* @mulOut_M_real_0, i64 0, i64 %zext_ln1079" [matmul.cpp:77]   --->   Operation 150 'getelementptr' 'mulOut_M_real_0_add' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 151 [2/2] (1.23ns)   --->   "%mulOut_M_real_0_loa = load float* %mulOut_M_real_0_add, align 4" [matmul.cpp:77]   --->   Operation 151 'load' 'mulOut_M_real_0_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%mulOut_M_real_1_add = getelementptr [64 x float]* @mulOut_M_real_1, i64 0, i64 %zext_ln1079" [matmul.cpp:77]   --->   Operation 152 'getelementptr' 'mulOut_M_real_1_add' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 153 [2/2] (1.23ns)   --->   "%mulOut_M_real_1_loa = load float* %mulOut_M_real_1_add, align 4" [matmul.cpp:77]   --->   Operation 153 'load' 'mulOut_M_real_1_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%mulOut_M_real_2_add = getelementptr [64 x float]* @mulOut_M_real_2, i64 0, i64 %zext_ln1079" [matmul.cpp:77]   --->   Operation 154 'getelementptr' 'mulOut_M_real_2_add' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (1.23ns)   --->   "%mulOut_M_real_2_loa = load float* %mulOut_M_real_2_add, align 4" [matmul.cpp:77]   --->   Operation 155 'load' 'mulOut_M_real_2_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%mulOut_M_real_3_add = getelementptr [64 x float]* @mulOut_M_real_3, i64 0, i64 %zext_ln1079" [matmul.cpp:77]   --->   Operation 156 'getelementptr' 'mulOut_M_real_3_add' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_8 : Operation 157 [2/2] (1.23ns)   --->   "%mulOut_M_real_3_loa = load float* %mulOut_M_real_3_add, align 4" [matmul.cpp:77]   --->   Operation 157 'load' 'mulOut_M_real_3_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 158 [1/1] (0.88ns)   --->   "%valOut_last_V = icmp eq i9 %i_2, 255" [matmul.cpp:81]   --->   Operation 158 'icmp' 'valOut_last_V' <Predicate = (!icmp_ln71)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 1.62>
ST_9 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1079_1 = zext i3 %lshr_ln1 to i32" [matmul.cpp:74]   --->   Operation 159 'zext' 'zext_ln1079_1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 160 [1/2] (1.23ns)   --->   "%mulOut_M_imag_0_loa = load float* %mulOut_M_imag_0_add, align 4" [matmul.cpp:74]   --->   Operation 160 'load' 'mulOut_M_imag_0_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 161 [1/2] (1.23ns)   --->   "%mulOut_M_imag_1_loa = load float* %mulOut_M_imag_1_add, align 4" [matmul.cpp:74]   --->   Operation 161 'load' 'mulOut_M_imag_1_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 162 [1/2] (1.23ns)   --->   "%mulOut_M_imag_2_loa = load float* %mulOut_M_imag_2_add, align 4" [matmul.cpp:74]   --->   Operation 162 'load' 'mulOut_M_imag_2_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 163 [1/2] (1.23ns)   --->   "%mulOut_M_imag_3_loa = load float* %mulOut_M_imag_3_add, align 4" [matmul.cpp:74]   --->   Operation 163 'load' 'mulOut_M_imag_3_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 164 [1/1] (0.39ns)   --->   "%tmp_3 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %mulOut_M_imag_0_loa, float %mulOut_M_imag_1_loa, float %mulOut_M_imag_2_loa, float %mulOut_M_imag_3_loa, i32 %zext_ln1079_1)" [matmul.cpp:74]   --->   Operation 164 'mux' 'tmp_3' <Predicate = (!icmp_ln71)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast float %tmp_3 to i32" [matmul.cpp:74]   --->   Operation 165 'bitcast' 'bitcast_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 166 [1/2] (1.23ns)   --->   "%mulOut_M_real_0_loa = load float* %mulOut_M_real_0_add, align 4" [matmul.cpp:77]   --->   Operation 166 'load' 'mulOut_M_real_0_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 167 [1/2] (1.23ns)   --->   "%mulOut_M_real_1_loa = load float* %mulOut_M_real_1_add, align 4" [matmul.cpp:77]   --->   Operation 167 'load' 'mulOut_M_real_1_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 168 [1/2] (1.23ns)   --->   "%mulOut_M_real_2_loa = load float* %mulOut_M_real_2_add, align 4" [matmul.cpp:77]   --->   Operation 168 'load' 'mulOut_M_real_2_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 169 [1/2] (1.23ns)   --->   "%mulOut_M_real_3_loa = load float* %mulOut_M_real_3_add, align 4" [matmul.cpp:77]   --->   Operation 169 'load' 'mulOut_M_real_3_loa' <Predicate = (!icmp_ln71)> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 170 [1/1] (0.39ns)   --->   "%tmp_4 = call float @_ssdm_op_Mux.ap_auto.4float.i32(float %mulOut_M_real_0_loa, float %mulOut_M_real_1_loa, float %mulOut_M_real_2_loa, float %mulOut_M_real_3_loa, i32 %zext_ln1079_1)" [matmul.cpp:77]   --->   Operation 170 'mux' 'tmp_4' <Predicate = (!icmp_ln71)> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast float %tmp_4 to i32" [matmul.cpp:77]   --->   Operation 171 'bitcast' 'bitcast_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln74, i32 %bitcast_ln77)" [matmul.cpp:78]   --->   Operation 172 'bitconcatenate' 'p_Result_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_9 : Operation 173 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i64 %p_Result_2, i8 -1, i8 -1, i1 %valOut_last_V)" [matmul.cpp:84]   --->   Operation 173 'write' <Predicate = (!icmp_ln71)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 7> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [matmul.cpp:71]   --->   Operation 174 'specloopname' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)" [matmul.cpp:71]   --->   Operation 175 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matmul.cpp:72]   --->   Operation 176 'specpipeline' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_10 : Operation 177 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_last_V, i64 %p_Result_2, i8 -1, i8 -1, i1 %valOut_last_V)" [matmul.cpp:84]   --->   Operation 177 'write' <Predicate = (!icmp_ln71)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_2)" [matmul.cpp:85]   --->   Operation 178 'specregionend' 'empty_17' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "br label %7" [matmul.cpp:71]   --->   Operation 179 'br' <Predicate = (!icmp_ln71)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "ret void" [matmul.cpp:86]   --->   Operation 180 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ rxmat_M_real_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rxmat_M_real_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rxmat_M_real_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rxmat_M_real_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rxmat_M_imag_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rxmat_M_imag_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rxmat_M_imag_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ rxmat_M_imag_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xmat_M_real_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xmat_M_real_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xmat_M_real_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xmat_M_real_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xmat_M_imag_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xmat_M_imag_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xmat_M_imag_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ xmat_M_imag_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ mulOut_M_real_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mulOut_M_real_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mulOut_M_real_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mulOut_M_real_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mulOut_M_imag_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mulOut_M_imag_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mulOut_M_imag_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ mulOut_M_imag_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 000000000000]
specinterface_ln25  (specinterface    ) [ 000000000000]
specinterface_ln26  (specinterface    ) [ 000000000000]
specinterface_ln27  (specinterface    ) [ 000000000000]
br_ln0              (br               ) [ 011000000000]
phi_ln36            (phi              ) [ 001000000000]
add_ln36            (add              ) [ 011000000000]
icmp_ln36           (icmp             ) [ 001000000000]
empty               (speclooptripcount) [ 000000000000]
br_ln36             (br               ) [ 011000000000]
br_ln45             (br               ) [ 001110000000]
i_0                 (phi              ) [ 000110000000]
icmp_ln45           (icmp             ) [ 000110000000]
empty_8             (speclooptripcount) [ 000000000000]
i                   (add              ) [ 001110000000]
br_ln45             (br               ) [ 000000000000]
specloopname_ln45   (specloopname     ) [ 000000000000]
tmp                 (specregionbegin  ) [ 000010000000]
br_ln46             (br               ) [ 000110000000]
br_ln56             (br               ) [ 000111100000]
j_0                 (phi              ) [ 000010000000]
icmp_ln46           (icmp             ) [ 000110000000]
empty_9             (speclooptripcount) [ 000000000000]
j                   (add              ) [ 000110000000]
br_ln46             (br               ) [ 000000000000]
specloopname_ln46   (specloopname     ) [ 000000000000]
empty_10            (read             ) [ 000000000000]
tmp_data_V_2        (extractvalue     ) [ 000000000000]
p_Result_s          (partselect       ) [ 000000000000]
trunc_ln49_1        (partselect       ) [ 000110000000]
trunc_ln49          (trunc            ) [ 000000000000]
tmp_7               (bitconcatenate   ) [ 000000000000]
zext_ln49           (zext             ) [ 000000000000]
rxmat_M_imag_0_addr (getelementptr    ) [ 000000000000]
rxmat_M_imag_1_addr (getelementptr    ) [ 000000000000]
rxmat_M_imag_2_addr (getelementptr    ) [ 000000000000]
rxmat_M_imag_3_addr (getelementptr    ) [ 000000000000]
rxmat_M_real_0_addr (getelementptr    ) [ 000000000000]
rxmat_M_real_1_addr (getelementptr    ) [ 000000000000]
rxmat_M_real_2_addr (getelementptr    ) [ 000000000000]
rxmat_M_real_3_addr (getelementptr    ) [ 000000000000]
bitcast_ln49        (bitcast          ) [ 000000000000]
trunc_ln681         (trunc            ) [ 000000000000]
bitcast_ln52        (bitcast          ) [ 000000000000]
switch_ln49         (switch           ) [ 000000000000]
store_ln49          (store            ) [ 000000000000]
store_ln52          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
store_ln49          (store            ) [ 000000000000]
store_ln52          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
store_ln49          (store            ) [ 000000000000]
store_ln52          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
store_ln49          (store            ) [ 000000000000]
store_ln52          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
br_ln46             (br               ) [ 000110000000]
empty_11            (specregionend    ) [ 000000000000]
br_ln45             (br               ) [ 001110000000]
i_1                 (phi              ) [ 000001000000]
icmp_ln56           (icmp             ) [ 000001100000]
empty_12            (speclooptripcount) [ 000000000000]
i_4                 (add              ) [ 000101100000]
br_ln56             (br               ) [ 000000000000]
specloopname_ln56   (specloopname     ) [ 000000000000]
tmp_1               (specregionbegin  ) [ 000000100000]
trunc_ln60          (trunc            ) [ 000000100000]
lshr_ln             (partselect       ) [ 000000000000]
tmp_6               (bitconcatenate   ) [ 000000000000]
zext_ln57           (zext             ) [ 000000100000]
br_ln57             (br               ) [ 000001100000]
j_1                 (phi              ) [ 000000100000]
icmp_ln57           (icmp             ) [ 000001100000]
empty_13            (speclooptripcount) [ 000000000000]
j_2                 (add              ) [ 000001100000]
br_ln57             (br               ) [ 000000000000]
specloopname_ln57   (specloopname     ) [ 000000000000]
empty_14            (read             ) [ 000000000000]
tmp_data_V_3        (extractvalue     ) [ 000000000000]
p_Result_4          (partselect       ) [ 000000000000]
zext_ln60           (zext             ) [ 000000000000]
add_ln60            (add              ) [ 000000000000]
zext_ln60_1         (zext             ) [ 000000000000]
xmat_M_imag_0_addr  (getelementptr    ) [ 000000000000]
xmat_M_imag_1_addr  (getelementptr    ) [ 000000000000]
xmat_M_imag_2_addr  (getelementptr    ) [ 000000000000]
xmat_M_imag_3_addr  (getelementptr    ) [ 000000000000]
xmat_M_real_0_addr  (getelementptr    ) [ 000000000000]
xmat_M_real_1_addr  (getelementptr    ) [ 000000000000]
xmat_M_real_2_addr  (getelementptr    ) [ 000000000000]
xmat_M_real_3_addr  (getelementptr    ) [ 000000000000]
bitcast_ln60        (bitcast          ) [ 000000000000]
trunc_ln681_1       (trunc            ) [ 000000000000]
bitcast_ln63        (bitcast          ) [ 000000000000]
switch_ln60         (switch           ) [ 000000000000]
store_ln60          (store            ) [ 000000000000]
store_ln63          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
store_ln60          (store            ) [ 000000000000]
store_ln63          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
store_ln60          (store            ) [ 000000000000]
store_ln63          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
store_ln60          (store            ) [ 000000000000]
store_ln63          (store            ) [ 000000000000]
br_ln0              (br               ) [ 000000000000]
br_ln57             (br               ) [ 000001100000]
empty_15            (specregionend    ) [ 000000000000]
br_ln56             (br               ) [ 000101100000]
call_ln69           (call             ) [ 000000000000]
br_ln71             (br               ) [ 000000011110]
i_2                 (phi              ) [ 000000001000]
icmp_ln71           (icmp             ) [ 000000001110]
empty_16            (speclooptripcount) [ 000000000000]
i_3                 (add              ) [ 000000011110]
br_ln71             (br               ) [ 000000000000]
lshr_ln1            (partselect       ) [ 000000001100]
trunc_ln1079        (trunc            ) [ 000000000000]
zext_ln1079         (zext             ) [ 000000000000]
mulOut_M_imag_0_add (getelementptr    ) [ 000000001100]
mulOut_M_imag_1_add (getelementptr    ) [ 000000001100]
mulOut_M_imag_2_add (getelementptr    ) [ 000000001100]
mulOut_M_imag_3_add (getelementptr    ) [ 000000001100]
mulOut_M_real_0_add (getelementptr    ) [ 000000001100]
mulOut_M_real_1_add (getelementptr    ) [ 000000001100]
mulOut_M_real_2_add (getelementptr    ) [ 000000001100]
mulOut_M_real_3_add (getelementptr    ) [ 000000001100]
valOut_last_V       (icmp             ) [ 000000001110]
zext_ln1079_1       (zext             ) [ 000000000000]
mulOut_M_imag_0_loa (load             ) [ 000000000000]
mulOut_M_imag_1_loa (load             ) [ 000000000000]
mulOut_M_imag_2_loa (load             ) [ 000000000000]
mulOut_M_imag_3_loa (load             ) [ 000000000000]
tmp_3               (mux              ) [ 000000000000]
bitcast_ln74        (bitcast          ) [ 000000000000]
mulOut_M_real_0_loa (load             ) [ 000000000000]
mulOut_M_real_1_loa (load             ) [ 000000000000]
mulOut_M_real_2_loa (load             ) [ 000000000000]
mulOut_M_real_3_loa (load             ) [ 000000000000]
tmp_4               (mux              ) [ 000000000000]
bitcast_ln77        (bitcast          ) [ 000000000000]
p_Result_2          (bitconcatenate   ) [ 000000001010]
specloopname_ln71   (specloopname     ) [ 000000000000]
tmp_2               (specregionbegin  ) [ 000000000000]
specpipeline_ln72   (specpipeline     ) [ 000000000000]
write_ln84          (write            ) [ 000000000000]
empty_17            (specregionend    ) [ 000000000000]
br_ln71             (br               ) [ 000000011110]
ret_ln86            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rxmat_M_real_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_real_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="rxmat_M_real_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_real_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="rxmat_M_real_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_real_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="rxmat_M_real_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_real_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="rxmat_M_imag_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_imag_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="rxmat_M_imag_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_imag_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rxmat_M_imag_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_imag_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="rxmat_M_imag_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxmat_M_imag_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="xmat_M_real_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmat_M_real_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xmat_M_real_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmat_M_real_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xmat_M_real_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmat_M_real_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="xmat_M_real_3">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmat_M_real_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="xmat_M_imag_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmat_M_imag_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="xmat_M_imag_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmat_M_imag_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="xmat_M_imag_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmat_M_imag_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="xmat_M_imag_3">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xmat_M_imag_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mulOut_M_real_0">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mulOut_M_real_1">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="mulOut_M_real_2">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="mulOut_M_real_3">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_real_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="mulOut_M_imag_0">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="mulOut_M_imag_1">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="mulOut_M_imag_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="mulOut_M_imag_3">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mulOut_M_imag_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i5.i8"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DiagMatMul"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1004" name="grp_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="81" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="0" index="2" bw="8" slack="0"/>
<pin id="184" dir="0" index="3" bw="8" slack="0"/>
<pin id="185" dir="0" index="4" bw="1" slack="0"/>
<pin id="186" dir="1" index="5" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_10/4 empty_14/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="0" index="3" bw="8" slack="0"/>
<pin id="197" dir="0" index="4" bw="1" slack="0"/>
<pin id="198" dir="0" index="5" bw="64" slack="0"/>
<pin id="199" dir="0" index="6" bw="1" slack="0"/>
<pin id="200" dir="0" index="7" bw="1" slack="0"/>
<pin id="201" dir="0" index="8" bw="1" slack="1"/>
<pin id="202" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln84/9 "/>
</bind>
</comp>

<comp id="210" class="1004" name="rxmat_M_imag_0_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="13" slack="0"/>
<pin id="214" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_0_addr/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="rxmat_M_imag_1_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="13" slack="0"/>
<pin id="221" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_1_addr/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="rxmat_M_imag_2_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="13" slack="0"/>
<pin id="228" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_2_addr/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="rxmat_M_imag_3_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="13" slack="0"/>
<pin id="235" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_imag_3_addr/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="rxmat_M_real_0_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="13" slack="0"/>
<pin id="242" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_0_addr/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="rxmat_M_real_1_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="13" slack="0"/>
<pin id="249" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_1_addr/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="rxmat_M_real_2_addr_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="13" slack="0"/>
<pin id="256" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_2_addr/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="rxmat_M_real_3_addr_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="13" slack="0"/>
<pin id="263" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rxmat_M_real_3_addr/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln49_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln52_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln49_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln52_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln49_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="12" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln52_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln49_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln52_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="xmat_M_imag_0_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="14" slack="0"/>
<pin id="318" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xmat_M_imag_0_addr/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="xmat_M_imag_1_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="14" slack="0"/>
<pin id="325" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xmat_M_imag_1_addr/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="xmat_M_imag_2_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="14" slack="0"/>
<pin id="332" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xmat_M_imag_2_addr/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="xmat_M_imag_3_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="14" slack="0"/>
<pin id="339" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xmat_M_imag_3_addr/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="xmat_M_real_0_addr_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="14" slack="0"/>
<pin id="346" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xmat_M_real_0_addr/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="xmat_M_real_1_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="14" slack="0"/>
<pin id="353" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xmat_M_real_1_addr/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="xmat_M_real_2_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="14" slack="0"/>
<pin id="360" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xmat_M_real_2_addr/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="xmat_M_real_3_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="14" slack="0"/>
<pin id="367" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xmat_M_real_3_addr/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln60_access_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln63_access_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="12" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln60_access_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="12" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln63_access_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln60_access_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="398" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln63_access_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln60_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="12" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln63_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="12" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="mulOut_M_imag_0_add_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_M_imag_0_add/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_0_loa/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="mulOut_M_imag_1_add_gep_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_M_imag_1_add/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="grp_access_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_1_loa/8 "/>
</bind>
</comp>

<comp id="444" class="1004" name="mulOut_M_imag_2_add_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_M_imag_2_add/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_access_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="6" slack="0"/>
<pin id="453" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_2_loa/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="mulOut_M_imag_3_add_gep_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="1" slack="0"/>
<pin id="460" dir="0" index="2" bw="6" slack="0"/>
<pin id="461" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_M_imag_3_add/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_access_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="6" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="468" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_imag_3_loa/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="mulOut_M_real_0_add_gep_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_M_real_0_add/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="grp_access_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="480" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="481" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_0_loa/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="mulOut_M_real_1_add_gep_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="1" slack="0"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_M_real_1_add/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_access_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_1_loa/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="mulOut_M_real_2_add_gep_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="0" index="2" bw="6" slack="0"/>
<pin id="500" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_M_real_2_add/8 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_access_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_2_loa/8 "/>
</bind>
</comp>

<comp id="509" class="1004" name="mulOut_M_real_3_add_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mulOut_M_real_3_add/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_access_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="0"/>
<pin id="518" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="519" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="520" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mulOut_M_real_3_loa/8 "/>
</bind>
</comp>

<comp id="522" class="1005" name="phi_ln36_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln36 (phireg) "/>
</bind>
</comp>

<comp id="526" class="1004" name="phi_ln36_phi_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="2" bw="8" slack="0"/>
<pin id="530" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln36/2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="i_0_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="9" slack="1"/>
<pin id="535" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_0_phi_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="9" slack="0"/>
<pin id="539" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="540" dir="0" index="2" bw="1" slack="1"/>
<pin id="541" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="542" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="545" class="1005" name="j_0_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="1"/>
<pin id="547" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="549" class="1004" name="j_0_phi_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="2" bw="7" slack="0"/>
<pin id="553" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/4 "/>
</bind>
</comp>

<comp id="556" class="1005" name="i_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="1"/>
<pin id="558" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="i_1_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="7" slack="0"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="1" slack="1"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="567" class="1005" name="j_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="9" slack="1"/>
<pin id="569" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="571" class="1004" name="j_1_phi_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="574" dir="0" index="2" bw="9" slack="0"/>
<pin id="575" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="578" class="1005" name="i_2_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="1"/>
<pin id="580" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="582" class="1004" name="i_2_phi_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="9" slack="0"/>
<pin id="586" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="587" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="589" class="1004" name="grp_DiagMatMul_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="0" slack="0"/>
<pin id="591" dir="0" index="1" bw="32" slack="0"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="0" index="3" bw="32" slack="0"/>
<pin id="594" dir="0" index="4" bw="32" slack="0"/>
<pin id="595" dir="0" index="5" bw="32" slack="0"/>
<pin id="596" dir="0" index="6" bw="32" slack="0"/>
<pin id="597" dir="0" index="7" bw="32" slack="0"/>
<pin id="598" dir="0" index="8" bw="32" slack="0"/>
<pin id="599" dir="0" index="9" bw="32" slack="0"/>
<pin id="600" dir="0" index="10" bw="32" slack="0"/>
<pin id="601" dir="0" index="11" bw="32" slack="0"/>
<pin id="602" dir="0" index="12" bw="32" slack="0"/>
<pin id="603" dir="0" index="13" bw="32" slack="0"/>
<pin id="604" dir="0" index="14" bw="32" slack="0"/>
<pin id="605" dir="0" index="15" bw="32" slack="0"/>
<pin id="606" dir="0" index="16" bw="32" slack="0"/>
<pin id="607" dir="0" index="17" bw="32" slack="0"/>
<pin id="608" dir="0" index="18" bw="32" slack="0"/>
<pin id="609" dir="0" index="19" bw="32" slack="0"/>
<pin id="610" dir="0" index="20" bw="32" slack="0"/>
<pin id="611" dir="0" index="21" bw="32" slack="0"/>
<pin id="612" dir="0" index="22" bw="32" slack="0"/>
<pin id="613" dir="0" index="23" bw="32" slack="0"/>
<pin id="614" dir="0" index="24" bw="32" slack="0"/>
<pin id="615" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/5 "/>
</bind>
</comp>

<comp id="641" class="1004" name="grp_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="81" slack="0"/>
<pin id="643" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/4 tmp_data_V_3/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="grp_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="0"/>
<pin id="647" dir="0" index="1" bw="64" slack="0"/>
<pin id="648" dir="0" index="2" bw="7" slack="0"/>
<pin id="649" dir="0" index="3" bw="7" slack="0"/>
<pin id="650" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/4 p_Result_4/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="add_ln36_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="icmp_ln36_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="8" slack="0"/>
<pin id="663" dir="0" index="1" bw="8" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="icmp_ln45_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="9" slack="0"/>
<pin id="669" dir="0" index="1" bw="9" slack="0"/>
<pin id="670" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/3 "/>
</bind>
</comp>

<comp id="673" class="1004" name="i_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="9" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="icmp_ln46_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="0"/>
<pin id="681" dir="0" index="1" bw="7" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/4 "/>
</bind>
</comp>

<comp id="685" class="1004" name="j_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="7" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln49_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="0"/>
<pin id="693" dir="0" index="1" bw="7" slack="0"/>
<pin id="694" dir="0" index="2" bw="4" slack="0"/>
<pin id="695" dir="0" index="3" bw="4" slack="0"/>
<pin id="696" dir="1" index="4" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln49_1/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="trunc_ln49_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="13" slack="0"/>
<pin id="707" dir="0" index="1" bw="9" slack="1"/>
<pin id="708" dir="0" index="2" bw="4" slack="0"/>
<pin id="709" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln49_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="13" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="725" class="1004" name="bitcast_ln49_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/4 "/>
</bind>
</comp>

<comp id="733" class="1004" name="trunc_ln681_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="0"/>
<pin id="735" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681/4 "/>
</bind>
</comp>

<comp id="737" class="1004" name="bitcast_ln52_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln52/4 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln56_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="7" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/5 "/>
</bind>
</comp>

<comp id="751" class="1004" name="i_4_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln60_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="lshr_ln_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="5" slack="0"/>
<pin id="763" dir="0" index="1" bw="7" slack="0"/>
<pin id="764" dir="0" index="2" bw="3" slack="0"/>
<pin id="765" dir="0" index="3" bw="4" slack="0"/>
<pin id="766" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_6_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="13" slack="0"/>
<pin id="773" dir="0" index="1" bw="5" slack="0"/>
<pin id="774" dir="0" index="2" bw="1" slack="0"/>
<pin id="775" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="779" class="1004" name="zext_ln57_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="13" slack="0"/>
<pin id="781" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="icmp_ln57_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="9" slack="0"/>
<pin id="785" dir="0" index="1" bw="9" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="j_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="zext_ln60_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="9" slack="0"/>
<pin id="797" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/6 "/>
</bind>
</comp>

<comp id="799" class="1004" name="add_ln60_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="0" index="1" bw="13" slack="1"/>
<pin id="802" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="zext_ln60_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="14" slack="0"/>
<pin id="806" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="bitcast_ln60_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln60/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="trunc_ln681_1_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="0"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681_1/6 "/>
</bind>
</comp>

<comp id="828" class="1004" name="bitcast_ln63_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="32" slack="0"/>
<pin id="830" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln63/6 "/>
</bind>
</comp>

<comp id="836" class="1004" name="icmp_ln71_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="9" slack="0"/>
<pin id="838" dir="0" index="1" bw="9" slack="0"/>
<pin id="839" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/8 "/>
</bind>
</comp>

<comp id="842" class="1004" name="i_3_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="9" slack="0"/>
<pin id="844" dir="0" index="1" bw="1" slack="0"/>
<pin id="845" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="848" class="1004" name="lshr_ln1_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="0"/>
<pin id="850" dir="0" index="1" bw="9" slack="0"/>
<pin id="851" dir="0" index="2" bw="4" slack="0"/>
<pin id="852" dir="0" index="3" bw="5" slack="0"/>
<pin id="853" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/8 "/>
</bind>
</comp>

<comp id="858" class="1004" name="trunc_ln1079_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="9" slack="0"/>
<pin id="860" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1079/8 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln1079_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="6" slack="0"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1079/8 "/>
</bind>
</comp>

<comp id="874" class="1004" name="valOut_last_V_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="9" slack="0"/>
<pin id="876" dir="0" index="1" bw="9" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="valOut_last_V/8 "/>
</bind>
</comp>

<comp id="880" class="1004" name="zext_ln1079_1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="3" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1079_1/9 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_3_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="0"/>
<pin id="885" dir="0" index="1" bw="32" slack="0"/>
<pin id="886" dir="0" index="2" bw="32" slack="0"/>
<pin id="887" dir="0" index="3" bw="32" slack="0"/>
<pin id="888" dir="0" index="4" bw="32" slack="0"/>
<pin id="889" dir="0" index="5" bw="3" slack="0"/>
<pin id="890" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln74_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln74/9 "/>
</bind>
</comp>

<comp id="901" class="1004" name="tmp_4_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="0" index="2" bw="32" slack="0"/>
<pin id="905" dir="0" index="3" bw="32" slack="0"/>
<pin id="906" dir="0" index="4" bw="32" slack="0"/>
<pin id="907" dir="0" index="5" bw="3" slack="0"/>
<pin id="908" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="915" class="1004" name="bitcast_ln77_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="32" slack="0"/>
<pin id="917" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/9 "/>
</bind>
</comp>

<comp id="919" class="1004" name="p_Result_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="64" slack="0"/>
<pin id="921" dir="0" index="1" bw="32" slack="0"/>
<pin id="922" dir="0" index="2" bw="32" slack="0"/>
<pin id="923" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/9 "/>
</bind>
</comp>

<comp id="928" class="1005" name="add_ln36_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="8" slack="0"/>
<pin id="930" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln36 "/>
</bind>
</comp>

<comp id="939" class="1005" name="i_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="9" slack="0"/>
<pin id="941" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="947" class="1005" name="j_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="0"/>
<pin id="949" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="958" class="1005" name="i_4_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="7" slack="0"/>
<pin id="960" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="963" class="1005" name="trunc_ln60_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="2" slack="1"/>
<pin id="965" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln60 "/>
</bind>
</comp>

<comp id="967" class="1005" name="zext_ln57_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="14" slack="1"/>
<pin id="969" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="975" class="1005" name="j_2_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="9" slack="0"/>
<pin id="977" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="980" class="1005" name="icmp_ln71_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln71 "/>
</bind>
</comp>

<comp id="984" class="1005" name="i_3_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="9" slack="0"/>
<pin id="986" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="989" class="1005" name="lshr_ln1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="3" slack="1"/>
<pin id="991" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="994" class="1005" name="mulOut_M_imag_0_add_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="6" slack="1"/>
<pin id="996" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_0_add "/>
</bind>
</comp>

<comp id="999" class="1005" name="mulOut_M_imag_1_add_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="6" slack="1"/>
<pin id="1001" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_1_add "/>
</bind>
</comp>

<comp id="1004" class="1005" name="mulOut_M_imag_2_add_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="6" slack="1"/>
<pin id="1006" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_2_add "/>
</bind>
</comp>

<comp id="1009" class="1005" name="mulOut_M_imag_3_add_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="1"/>
<pin id="1011" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_imag_3_add "/>
</bind>
</comp>

<comp id="1014" class="1005" name="mulOut_M_real_0_add_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="6" slack="1"/>
<pin id="1016" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_0_add "/>
</bind>
</comp>

<comp id="1019" class="1005" name="mulOut_M_real_1_add_reg_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="6" slack="1"/>
<pin id="1021" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_1_add "/>
</bind>
</comp>

<comp id="1024" class="1005" name="mulOut_M_real_2_add_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="6" slack="1"/>
<pin id="1026" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_2_add "/>
</bind>
</comp>

<comp id="1029" class="1005" name="mulOut_M_real_3_add_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="6" slack="1"/>
<pin id="1031" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mulOut_M_real_3_add "/>
</bind>
</comp>

<comp id="1034" class="1005" name="valOut_last_V_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="1"/>
<pin id="1036" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="valOut_last_V "/>
</bind>
</comp>

<comp id="1039" class="1005" name="p_Result_2_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="64" slack="1"/>
<pin id="1041" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="187"><net_src comp="118" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="203"><net_src comp="172" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="208"><net_src comp="90" pin="0"/><net_sink comp="192" pin=6"/></net>

<net id="209"><net_src comp="90" pin="0"/><net_sink comp="192" pin=7"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="134" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="134" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="134" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="134" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="134" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="134" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="134" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="22" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="134" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="224" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="252" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="217" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="245" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="210" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="238" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="231" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="259" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="40" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="134" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="42" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="134" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="44" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="134" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="134" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="32" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="134" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="134" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="134" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="134" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="328" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="381"><net_src comp="356" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="387"><net_src comp="321" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="393"><net_src comp="349" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="399"><net_src comp="314" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="405"><net_src comp="342" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="411"><net_src comp="335" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="417"><net_src comp="363" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="134" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="58" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="134" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="443"><net_src comp="431" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="60" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="134" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="444" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="462"><net_src comp="62" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="134" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="457" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="134" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="134" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="495"><net_src comp="483" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="501"><net_src comp="52" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="502"><net_src comp="134" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="496" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="54" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="515"><net_src comp="134" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="521"><net_src comp="509" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="86" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="96" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="544"><net_src comp="537" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="548"><net_src comp="108" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="555"><net_src comp="545" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="108" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="566"><net_src comp="556" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="96" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="581"><net_src comp="96" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="588"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="616"><net_src comp="152" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="617"><net_src comp="16" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="618"><net_src comp="18" pin="0"/><net_sink comp="589" pin=2"/></net>

<net id="619"><net_src comp="20" pin="0"/><net_sink comp="589" pin=3"/></net>

<net id="620"><net_src comp="22" pin="0"/><net_sink comp="589" pin=4"/></net>

<net id="621"><net_src comp="24" pin="0"/><net_sink comp="589" pin=5"/></net>

<net id="622"><net_src comp="26" pin="0"/><net_sink comp="589" pin=6"/></net>

<net id="623"><net_src comp="28" pin="0"/><net_sink comp="589" pin=7"/></net>

<net id="624"><net_src comp="30" pin="0"/><net_sink comp="589" pin=8"/></net>

<net id="625"><net_src comp="32" pin="0"/><net_sink comp="589" pin=9"/></net>

<net id="626"><net_src comp="34" pin="0"/><net_sink comp="589" pin=10"/></net>

<net id="627"><net_src comp="36" pin="0"/><net_sink comp="589" pin=11"/></net>

<net id="628"><net_src comp="38" pin="0"/><net_sink comp="589" pin=12"/></net>

<net id="629"><net_src comp="40" pin="0"/><net_sink comp="589" pin=13"/></net>

<net id="630"><net_src comp="42" pin="0"/><net_sink comp="589" pin=14"/></net>

<net id="631"><net_src comp="44" pin="0"/><net_sink comp="589" pin=15"/></net>

<net id="632"><net_src comp="46" pin="0"/><net_sink comp="589" pin=16"/></net>

<net id="633"><net_src comp="48" pin="0"/><net_sink comp="589" pin=17"/></net>

<net id="634"><net_src comp="50" pin="0"/><net_sink comp="589" pin=18"/></net>

<net id="635"><net_src comp="52" pin="0"/><net_sink comp="589" pin=19"/></net>

<net id="636"><net_src comp="54" pin="0"/><net_sink comp="589" pin=20"/></net>

<net id="637"><net_src comp="56" pin="0"/><net_sink comp="589" pin=21"/></net>

<net id="638"><net_src comp="58" pin="0"/><net_sink comp="589" pin=22"/></net>

<net id="639"><net_src comp="60" pin="0"/><net_sink comp="589" pin=23"/></net>

<net id="640"><net_src comp="62" pin="0"/><net_sink comp="589" pin=24"/></net>

<net id="644"><net_src comp="180" pin="5"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="120" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="652"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="653"><net_src comp="122" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="654"><net_src comp="124" pin="0"/><net_sink comp="645" pin=3"/></net>

<net id="659"><net_src comp="526" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="88" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="665"><net_src comp="526" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="90" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="537" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="98" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="537" pin="4"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="100" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="549" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="110" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="549" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="114" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="697"><net_src comp="126" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="549" pin="4"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="128" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="130" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="704"><net_src comp="549" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="710"><net_src comp="132" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="533" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="701" pin="1"/><net_sink comp="705" pin=2"/></net>

<net id="716"><net_src comp="705" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="719"><net_src comp="713" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="720"><net_src comp="713" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="721"><net_src comp="713" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="722"><net_src comp="713" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="723"><net_src comp="713" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="724"><net_src comp="713" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="728"><net_src comp="645" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="736"><net_src comp="641" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="744"><net_src comp="737" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="749"><net_src comp="560" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="110" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="560" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="114" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="560" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="767"><net_src comp="146" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="560" pin="4"/><net_sink comp="761" pin=1"/></net>

<net id="769"><net_src comp="148" pin="0"/><net_sink comp="761" pin=2"/></net>

<net id="770"><net_src comp="130" pin="0"/><net_sink comp="761" pin=3"/></net>

<net id="776"><net_src comp="150" pin="0"/><net_sink comp="771" pin=0"/></net>

<net id="777"><net_src comp="761" pin="4"/><net_sink comp="771" pin=1"/></net>

<net id="778"><net_src comp="86" pin="0"/><net_sink comp="771" pin=2"/></net>

<net id="782"><net_src comp="771" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="571" pin="4"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="98" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="571" pin="4"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="100" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="798"><net_src comp="571" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="795" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="799" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="810"><net_src comp="804" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="811"><net_src comp="804" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="812"><net_src comp="804" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="813"><net_src comp="804" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="814"><net_src comp="804" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="815"><net_src comp="804" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="819"><net_src comp="645" pin="4"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="827"><net_src comp="641" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="831"><net_src comp="824" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="834"><net_src comp="828" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="835"><net_src comp="828" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="840"><net_src comp="582" pin="4"/><net_sink comp="836" pin=0"/></net>

<net id="841"><net_src comp="98" pin="0"/><net_sink comp="836" pin=1"/></net>

<net id="846"><net_src comp="582" pin="4"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="100" pin="0"/><net_sink comp="842" pin=1"/></net>

<net id="854"><net_src comp="162" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="855"><net_src comp="582" pin="4"/><net_sink comp="848" pin=1"/></net>

<net id="856"><net_src comp="130" pin="0"/><net_sink comp="848" pin=2"/></net>

<net id="857"><net_src comp="164" pin="0"/><net_sink comp="848" pin=3"/></net>

<net id="861"><net_src comp="582" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="865"><net_src comp="858" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="869"><net_src comp="862" pin="1"/><net_sink comp="457" pin=2"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="872"><net_src comp="862" pin="1"/><net_sink comp="496" pin=2"/></net>

<net id="873"><net_src comp="862" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="878"><net_src comp="582" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="166" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="891"><net_src comp="168" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="892"><net_src comp="425" pin="3"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="438" pin="3"/><net_sink comp="883" pin=2"/></net>

<net id="894"><net_src comp="451" pin="3"/><net_sink comp="883" pin=3"/></net>

<net id="895"><net_src comp="464" pin="3"/><net_sink comp="883" pin=4"/></net>

<net id="896"><net_src comp="880" pin="1"/><net_sink comp="883" pin=5"/></net>

<net id="900"><net_src comp="883" pin="6"/><net_sink comp="897" pin=0"/></net>

<net id="909"><net_src comp="168" pin="0"/><net_sink comp="901" pin=0"/></net>

<net id="910"><net_src comp="477" pin="3"/><net_sink comp="901" pin=1"/></net>

<net id="911"><net_src comp="490" pin="3"/><net_sink comp="901" pin=2"/></net>

<net id="912"><net_src comp="503" pin="3"/><net_sink comp="901" pin=3"/></net>

<net id="913"><net_src comp="516" pin="3"/><net_sink comp="901" pin=4"/></net>

<net id="914"><net_src comp="880" pin="1"/><net_sink comp="901" pin=5"/></net>

<net id="918"><net_src comp="901" pin="6"/><net_sink comp="915" pin=0"/></net>

<net id="924"><net_src comp="170" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="897" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="915" pin="1"/><net_sink comp="919" pin=2"/></net>

<net id="927"><net_src comp="919" pin="3"/><net_sink comp="192" pin=5"/></net>

<net id="931"><net_src comp="655" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="942"><net_src comp="673" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="950"><net_src comp="685" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="549" pin=2"/></net>

<net id="961"><net_src comp="751" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="966"><net_src comp="757" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="779" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="978"><net_src comp="789" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="571" pin=2"/></net>

<net id="983"><net_src comp="836" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="842" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="582" pin=2"/></net>

<net id="992"><net_src comp="848" pin="4"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="997"><net_src comp="418" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1002"><net_src comp="431" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="1007"><net_src comp="444" pin="3"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1012"><net_src comp="457" pin="3"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="1017"><net_src comp="470" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1018"><net_src comp="1014" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="1022"><net_src comp="483" pin="3"/><net_sink comp="1019" pin=0"/></net>

<net id="1023"><net_src comp="1019" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1027"><net_src comp="496" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="1032"><net_src comp="509" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="1037"><net_src comp="874" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="192" pin=8"/></net>

<net id="1042"><net_src comp="919" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="192" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {10 }
	Port: out_stream_V_keep_V | {10 }
	Port: out_stream_V_strb_V | {10 }
	Port: out_stream_V_last_V | {10 }
	Port: rxmat_M_real_0 | {4 }
	Port: rxmat_M_real_1 | {4 }
	Port: rxmat_M_real_2 | {4 }
	Port: rxmat_M_real_3 | {4 }
	Port: rxmat_M_imag_0 | {4 }
	Port: rxmat_M_imag_1 | {4 }
	Port: rxmat_M_imag_2 | {4 }
	Port: rxmat_M_imag_3 | {4 }
	Port: xmat_M_real_0 | {6 }
	Port: xmat_M_real_1 | {6 }
	Port: xmat_M_real_2 | {6 }
	Port: xmat_M_real_3 | {6 }
	Port: xmat_M_imag_0 | {6 }
	Port: xmat_M_imag_1 | {6 }
	Port: xmat_M_imag_2 | {6 }
	Port: xmat_M_imag_3 | {6 }
	Port: mulOut_M_real_0 | {5 7 }
	Port: mulOut_M_real_1 | {5 7 }
	Port: mulOut_M_real_2 | {5 7 }
	Port: mulOut_M_real_3 | {5 7 }
	Port: mulOut_M_imag_0 | {5 7 }
	Port: mulOut_M_imag_1 | {5 7 }
	Port: mulOut_M_imag_2 | {5 7 }
	Port: mulOut_M_imag_3 | {5 7 }
 - Input state : 
	Port: matmul : in_stream_V_data_V | {4 6 }
	Port: matmul : in_stream_V_keep_V | {4 6 }
	Port: matmul : in_stream_V_strb_V | {4 6 }
	Port: matmul : in_stream_V_last_V | {4 6 }
	Port: matmul : rxmat_M_real_0 | {5 7 }
	Port: matmul : rxmat_M_real_1 | {5 7 }
	Port: matmul : rxmat_M_real_2 | {5 7 }
	Port: matmul : rxmat_M_real_3 | {5 7 }
	Port: matmul : rxmat_M_imag_0 | {5 7 }
	Port: matmul : rxmat_M_imag_1 | {5 7 }
	Port: matmul : rxmat_M_imag_2 | {5 7 }
	Port: matmul : rxmat_M_imag_3 | {5 7 }
	Port: matmul : xmat_M_real_0 | {5 7 }
	Port: matmul : xmat_M_real_1 | {5 7 }
	Port: matmul : xmat_M_real_2 | {5 7 }
	Port: matmul : xmat_M_real_3 | {5 7 }
	Port: matmul : xmat_M_imag_0 | {5 7 }
	Port: matmul : xmat_M_imag_1 | {5 7 }
	Port: matmul : xmat_M_imag_2 | {5 7 }
	Port: matmul : xmat_M_imag_3 | {5 7 }
	Port: matmul : mulOut_M_real_0 | {8 9 }
	Port: matmul : mulOut_M_real_1 | {8 9 }
	Port: matmul : mulOut_M_real_2 | {8 9 }
	Port: matmul : mulOut_M_real_3 | {8 9 }
	Port: matmul : mulOut_M_imag_0 | {8 9 }
	Port: matmul : mulOut_M_imag_1 | {8 9 }
	Port: matmul : mulOut_M_imag_2 | {8 9 }
	Port: matmul : mulOut_M_imag_3 | {8 9 }
  - Chain level:
	State 1
	State 2
		add_ln36 : 1
		icmp_ln36 : 1
		br_ln36 : 2
	State 3
		icmp_ln45 : 1
		i : 1
		br_ln45 : 2
	State 4
		icmp_ln46 : 1
		j : 1
		br_ln46 : 2
		p_Result_s : 1
		trunc_ln49_1 : 1
		trunc_ln49 : 1
		tmp_7 : 2
		zext_ln49 : 3
		rxmat_M_imag_0_addr : 4
		rxmat_M_imag_1_addr : 4
		rxmat_M_imag_2_addr : 4
		rxmat_M_imag_3_addr : 4
		rxmat_M_real_0_addr : 4
		rxmat_M_real_1_addr : 4
		rxmat_M_real_2_addr : 4
		rxmat_M_real_3_addr : 4
		bitcast_ln49 : 2
		trunc_ln681 : 1
		bitcast_ln52 : 2
		switch_ln49 : 2
		store_ln49 : 5
		store_ln52 : 5
		store_ln49 : 5
		store_ln52 : 5
		store_ln49 : 5
		store_ln52 : 5
		store_ln49 : 5
		store_ln52 : 5
	State 5
		icmp_ln56 : 1
		i_4 : 1
		br_ln56 : 2
		trunc_ln60 : 1
		lshr_ln : 1
		tmp_6 : 2
		zext_ln57 : 3
	State 6
		icmp_ln57 : 1
		j_2 : 1
		br_ln57 : 2
		p_Result_4 : 1
		zext_ln60 : 1
		add_ln60 : 2
		zext_ln60_1 : 3
		xmat_M_imag_0_addr : 4
		xmat_M_imag_1_addr : 4
		xmat_M_imag_2_addr : 4
		xmat_M_imag_3_addr : 4
		xmat_M_real_0_addr : 4
		xmat_M_real_1_addr : 4
		xmat_M_real_2_addr : 4
		xmat_M_real_3_addr : 4
		bitcast_ln60 : 2
		trunc_ln681_1 : 1
		bitcast_ln63 : 2
		store_ln60 : 5
		store_ln63 : 5
		store_ln60 : 5
		store_ln63 : 5
		store_ln60 : 5
		store_ln63 : 5
		store_ln60 : 5
		store_ln63 : 5
	State 7
	State 8
		icmp_ln71 : 1
		i_3 : 1
		br_ln71 : 2
		lshr_ln1 : 1
		trunc_ln1079 : 1
		zext_ln1079 : 2
		mulOut_M_imag_0_add : 3
		mulOut_M_imag_0_loa : 4
		mulOut_M_imag_1_add : 3
		mulOut_M_imag_1_loa : 4
		mulOut_M_imag_2_add : 3
		mulOut_M_imag_2_loa : 4
		mulOut_M_imag_3_add : 3
		mulOut_M_imag_3_loa : 4
		mulOut_M_real_0_add : 3
		mulOut_M_real_0_loa : 4
		mulOut_M_real_1_add : 3
		mulOut_M_real_1_loa : 4
		mulOut_M_real_2_add : 3
		mulOut_M_real_2_loa : 4
		mulOut_M_real_3_add : 3
		mulOut_M_real_3_loa : 4
		valOut_last_V : 1
	State 9
		tmp_3 : 1
		bitcast_ln74 : 2
		tmp_4 : 1
		bitcast_ln77 : 2
		p_Result_2 : 3
		write_ln84 : 4
	State 10
		empty_17 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|---------|
|   call   | grp_DiagMatMul_fu_589 |   160   | 151.325 |  34025  |  16839  |
|----------|-----------------------|---------|---------|---------|---------|
|          |    add_ln36_fu_655    |    0    |    0    |    0    |    15   |
|          |        i_fu_673       |    0    |    0    |    0    |    16   |
|          |        j_fu_685       |    0    |    0    |    0    |    15   |
|    add   |       i_4_fu_751      |    0    |    0    |    0    |    15   |
|          |       j_2_fu_789      |    0    |    0    |    0    |    16   |
|          |    add_ln60_fu_799    |    0    |    0    |    0    |    20   |
|          |       i_3_fu_842      |    0    |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|---------|
|          |    icmp_ln36_fu_661   |    0    |    0    |    0    |    11   |
|          |    icmp_ln45_fu_667   |    0    |    0    |    0    |    13   |
|          |    icmp_ln46_fu_679   |    0    |    0    |    0    |    11   |
|   icmp   |    icmp_ln56_fu_745   |    0    |    0    |    0    |    11   |
|          |    icmp_ln57_fu_783   |    0    |    0    |    0    |    13   |
|          |    icmp_ln71_fu_836   |    0    |    0    |    0    |    13   |
|          |  valOut_last_V_fu_874 |    0    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|---------|
|    mux   |      tmp_3_fu_883     |    0    |    0    |    0    |    17   |
|          |      tmp_4_fu_901     |    0    |    0    |    0    |    17   |
|----------|-----------------------|---------|---------|---------|---------|
|   read   |    grp_read_fu_180    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   write  |    grp_write_fu_192   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|extractvalue|       grp_fu_641      |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |       grp_fu_645      |    0    |    0    |    0    |    0    |
|partselect|  trunc_ln49_1_fu_691  |    0    |    0    |    0    |    0    |
|          |     lshr_ln_fu_761    |    0    |    0    |    0    |    0    |
|          |    lshr_ln1_fu_848    |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |   trunc_ln49_fu_701   |    0    |    0    |    0    |    0    |
|          |   trunc_ln681_fu_733  |    0    |    0    |    0    |    0    |
|   trunc  |   trunc_ln60_fu_757   |    0    |    0    |    0    |    0    |
|          |  trunc_ln681_1_fu_824 |    0    |    0    |    0    |    0    |
|          |  trunc_ln1079_fu_858  |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |      tmp_7_fu_705     |    0    |    0    |    0    |    0    |
|bitconcatenate|      tmp_6_fu_771     |    0    |    0    |    0    |    0    |
|          |   p_Result_2_fu_919   |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|          |    zext_ln49_fu_713   |    0    |    0    |    0    |    0    |
|          |    zext_ln57_fu_779   |    0    |    0    |    0    |    0    |
|   zext   |    zext_ln60_fu_795   |    0    |    0    |    0    |    0    |
|          |   zext_ln60_1_fu_804  |    0    |    0    |    0    |    0    |
|          |   zext_ln1079_fu_862  |    0    |    0    |    0    |    0    |
|          |  zext_ln1079_1_fu_880 |    0    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|---------|
|   Total  |                       |   160   | 151.325 |  34025  |  17071  |
|----------|-----------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|mulOut_M_imag_0|    1   |    0   |    0   |    0   |
|mulOut_M_imag_1|    1   |    0   |    0   |    0   |
|mulOut_M_imag_2|    1   |    0   |    0   |    0   |
|mulOut_M_imag_3|    1   |    0   |    0   |    0   |
|mulOut_M_real_0|    1   |    0   |    0   |    0   |
|mulOut_M_real_1|    1   |    0   |    0   |    0   |
|mulOut_M_real_2|    1   |    0   |    0   |    0   |
|mulOut_M_real_3|    1   |    0   |    0   |    0   |
| rxmat_M_imag_0|    8   |    0   |    0   |    0   |
| rxmat_M_imag_1|    8   |    0   |    0   |    0   |
| rxmat_M_imag_2|    8   |    0   |    0   |    0   |
| rxmat_M_imag_3|    8   |    0   |    0   |    0   |
| rxmat_M_real_0|    8   |    0   |    0   |    0   |
| rxmat_M_real_1|    8   |    0   |    0   |    0   |
| rxmat_M_real_2|    8   |    0   |    0   |    0   |
| rxmat_M_real_3|    8   |    0   |    0   |    0   |
| xmat_M_imag_0 |    8   |    0   |    0   |    0   |
| xmat_M_imag_1 |    8   |    0   |    0   |    0   |
| xmat_M_imag_2 |    8   |    0   |    0   |    0   |
| xmat_M_imag_3 |    8   |    0   |    0   |    0   |
| xmat_M_real_0 |    8   |    0   |    0   |    0   |
| xmat_M_real_1 |    8   |    0   |    0   |    0   |
| xmat_M_real_2 |    8   |    0   |    0   |    0   |
| xmat_M_real_3 |    8   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |   136  |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln36_reg_928      |    8   |
|         i_0_reg_533        |    9   |
|         i_1_reg_556        |    7   |
|         i_2_reg_578        |    9   |
|         i_3_reg_984        |    9   |
|         i_4_reg_958        |    7   |
|          i_reg_939         |    9   |
|      icmp_ln71_reg_980     |    1   |
|         j_0_reg_545        |    7   |
|         j_1_reg_567        |    9   |
|         j_2_reg_975        |    9   |
|          j_reg_947         |    7   |
|      lshr_ln1_reg_989      |    3   |
| mulOut_M_imag_0_add_reg_994|    6   |
| mulOut_M_imag_1_add_reg_999|    6   |
|mulOut_M_imag_2_add_reg_1004|    6   |
|mulOut_M_imag_3_add_reg_1009|    6   |
|mulOut_M_real_0_add_reg_1014|    6   |
|mulOut_M_real_1_add_reg_1019|    6   |
|mulOut_M_real_2_add_reg_1024|    6   |
|mulOut_M_real_3_add_reg_1029|    6   |
|     p_Result_2_reg_1039    |   64   |
|      phi_ln36_reg_522      |    8   |
|     trunc_ln60_reg_963     |    2   |
|   valOut_last_V_reg_1034   |    1   |
|      zext_ln57_reg_967     |   14   |
+----------------------------+--------+
|            Total           |   231  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_192 |  p5  |   2  |  64  |   128  ||    9    |
| grp_access_fu_425 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_438 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_451 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_464 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_477 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_490 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_503 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_516 |  p0  |   2  |   6  |   12   ||    9    |
|    i_0_reg_533    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   242  ||   6.56  ||    90   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   160  |   151  |  34025 |  17071 |    -   |
|   Memory  |   136  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   90   |    -   |
|  Register |    -   |    -   |    -   |   231  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   136  |   160  |   157  |  34256 |  17161 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
