<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\niner\Desktop\servo\impl\gwsynthesis\servo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\niner\Desktop\servo\src\servo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Nov 20 08:26:58 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>179</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>162</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>173.029(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>14.221</td>
<td>set_p_12_s0/Q</td>
<td>set_p_7_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.747</td>
</tr>
<tr>
<td>2</td>
<td>14.507</td>
<td>set_p_12_s0/Q</td>
<td>set_p_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.461</td>
</tr>
<tr>
<td>3</td>
<td>14.507</td>
<td>set_p_12_s0/Q</td>
<td>set_p_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.461</td>
</tr>
<tr>
<td>4</td>
<td>14.507</td>
<td>set_p_12_s0/Q</td>
<td>set_p_14_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.461</td>
</tr>
<tr>
<td>5</td>
<td>14.507</td>
<td>set_p_12_s0/Q</td>
<td>set_p_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.461</td>
</tr>
<tr>
<td>6</td>
<td>14.507</td>
<td>set_p_12_s0/Q</td>
<td>set_p_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.461</td>
</tr>
<tr>
<td>7</td>
<td>14.518</td>
<td>set_p_12_s0/Q</td>
<td>set_p_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.450</td>
</tr>
<tr>
<td>8</td>
<td>14.518</td>
<td>set_p_12_s0/Q</td>
<td>set_p_19_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.450</td>
</tr>
<tr>
<td>9</td>
<td>14.765</td>
<td>set_p_12_s0/Q</td>
<td>set_p_6_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.203</td>
</tr>
<tr>
<td>10</td>
<td>14.769</td>
<td>set_p_12_s0/Q</td>
<td>set_p_4_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.199</td>
</tr>
<tr>
<td>11</td>
<td>14.769</td>
<td>set_p_12_s0/Q</td>
<td>set_p_0_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.199</td>
</tr>
<tr>
<td>12</td>
<td>14.832</td>
<td>loop_21_s0/Q</td>
<td>loop_25_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.136</td>
</tr>
<tr>
<td>13</td>
<td>14.832</td>
<td>loop_21_s0/Q</td>
<td>loop_26_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.136</td>
</tr>
<tr>
<td>14</td>
<td>15.038</td>
<td>set_p_12_s0/Q</td>
<td>set_p_16_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.930</td>
</tr>
<tr>
<td>15</td>
<td>15.038</td>
<td>set_p_12_s0/Q</td>
<td>set_p_8_s1/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.930</td>
</tr>
<tr>
<td>16</td>
<td>15.038</td>
<td>set_p_12_s0/Q</td>
<td>set_p_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.930</td>
</tr>
<tr>
<td>17</td>
<td>15.038</td>
<td>set_p_12_s0/Q</td>
<td>set_p_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.930</td>
</tr>
<tr>
<td>18</td>
<td>15.038</td>
<td>set_p_12_s0/Q</td>
<td>set_p_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.930</td>
</tr>
<tr>
<td>19</td>
<td>15.041</td>
<td>set_p_12_s0/Q</td>
<td>set_p_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.927</td>
</tr>
<tr>
<td>20</td>
<td>15.041</td>
<td>set_p_12_s0/Q</td>
<td>set_p_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.927</td>
</tr>
<tr>
<td>21</td>
<td>15.041</td>
<td>set_p_12_s0/Q</td>
<td>set_p_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.927</td>
</tr>
<tr>
<td>22</td>
<td>15.041</td>
<td>set_p_12_s0/Q</td>
<td>set_p_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.927</td>
</tr>
<tr>
<td>23</td>
<td>15.069</td>
<td>loop_21_s0/Q</td>
<td>loop_0_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.899</td>
</tr>
<tr>
<td>24</td>
<td>15.155</td>
<td>loop_21_s0/Q</td>
<td>loop_1_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.813</td>
</tr>
<tr>
<td>25</td>
<td>15.155</td>
<td>loop_21_s0/Q</td>
<td>loop_2_s0/RESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.813</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>loop_0_s0/Q</td>
<td>loop_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.525</td>
<td>set_p_0_s0/Q</td>
<td>set_p_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>3</td>
<td>0.525</td>
<td>counter_0_s0/Q</td>
<td>counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>4</td>
<td>0.541</td>
<td>loop_3_s0/Q</td>
<td>loop_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>5</td>
<td>0.541</td>
<td>loop_7_s0/Q</td>
<td>loop_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>6</td>
<td>0.541</td>
<td>loop_9_s0/Q</td>
<td>loop_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>7</td>
<td>0.541</td>
<td>loop_13_s0/Q</td>
<td>loop_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>8</td>
<td>0.541</td>
<td>loop_15_s0/Q</td>
<td>loop_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>9</td>
<td>0.541</td>
<td>loop_19_s0/Q</td>
<td>loop_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>10</td>
<td>0.541</td>
<td>loop_21_s0/Q</td>
<td>loop_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>11</td>
<td>0.541</td>
<td>loop_25_s0/Q</td>
<td>loop_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>12</td>
<td>0.541</td>
<td>counter_3_s0/Q</td>
<td>counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>13</td>
<td>0.542</td>
<td>set_p_2_s0/Q</td>
<td>set_p_2_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>14</td>
<td>0.542</td>
<td>set_p_12_s0/Q</td>
<td>set_p_12_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>15</td>
<td>0.542</td>
<td>set_p_14_s0/Q</td>
<td>set_p_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>16</td>
<td>0.542</td>
<td>set_p_18_s0/Q</td>
<td>set_p_18_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>17</td>
<td>0.542</td>
<td>counter_7_s0/Q</td>
<td>counter_7_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>18</td>
<td>0.542</td>
<td>counter_9_s0/Q</td>
<td>counter_9_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>19</td>
<td>0.542</td>
<td>counter_13_s0/Q</td>
<td>counter_13_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>20</td>
<td>0.542</td>
<td>counter_15_s0/Q</td>
<td>counter_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>21</td>
<td>0.542</td>
<td>counter_19_s0/Q</td>
<td>counter_19_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.542</td>
</tr>
<tr>
<td>22</td>
<td>0.633</td>
<td>set_p_1_s0/Q</td>
<td>set_p_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.633</td>
</tr>
<tr>
<td>23</td>
<td>0.696</td>
<td>set_p_4_s1/Q</td>
<td>x_4_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.696</td>
</tr>
<tr>
<td>24</td>
<td>0.699</td>
<td>set_p_5_s0/Q</td>
<td>x_5_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.699</td>
</tr>
<tr>
<td>25</td>
<td>0.699</td>
<td>set_p_17_s0/Q</td>
<td>x_17_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.699</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>loop_16_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>x_19_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>set_p_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>loop_17_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>set_p_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.588</td>
<td>8.514</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>set_p_2_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.844</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.844</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">set_p_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>set_p_7_s1/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>set_p_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 42.019%; route: 2.993, 52.072%; tC2Q: 0.340, 5.909%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.558</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 44.220%; route: 2.707, 49.561%; tC2Q: 0.340, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.558</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">set_p_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>set_p_13_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>set_p_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 44.220%; route: 2.707, 49.561%; tC2Q: 0.340, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.558</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">set_p_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>set_p_14_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>set_p_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 44.220%; route: 2.707, 49.561%; tC2Q: 0.340, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.558</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td style=" font-weight:bold;">set_p_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>set_p_15_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[1][B]</td>
<td>set_p_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 44.220%; route: 2.707, 49.561%; tC2Q: 0.340, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.507</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.558</td>
<td>1.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" font-weight:bold;">set_p_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>set_p_17_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>set_p_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 44.220%; route: 2.707, 49.561%; tC2Q: 0.340, 6.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.547</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">set_p_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>set_p_18_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>set_p_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 44.308%; route: 2.696, 49.460%; tC2Q: 0.340, 6.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.547</td>
<td>1.120</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td style=" font-weight:bold;">set_p_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>set_p_19_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C21[0][B]</td>
<td>set_p_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 44.308%; route: 2.696, 49.460%; tC2Q: 0.340, 6.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.299</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">set_p_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>set_p_6_s1/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>set_p_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 46.418%; route: 2.448, 47.053%; tC2Q: 0.340, 6.528%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.296</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">set_p_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>set_p_4_s1/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>set_p_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 46.449%; route: 2.445, 47.019%; tC2Q: 0.340, 6.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.296</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.296</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">set_p_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>set_p_0_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>set_p_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 46.449%; route: 2.445, 47.019%; tC2Q: 0.340, 6.532%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>loop_21_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">loop_21_s0/Q</td>
</tr>
<tr>
<td>3.688</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>n387_s16/I1</td>
</tr>
<tr>
<td>4.502</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">n387_s16/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>n387_s4/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">n387_s4/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n132_s1/I1</td>
</tr>
<tr>
<td>7.101</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n132_s1/F</td>
</tr>
<tr>
<td>8.233</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">loop_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>loop_25_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>loop_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.092, 40.728%; route: 2.705, 52.659%; tC2Q: 0.340, 6.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>loop_21_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">loop_21_s0/Q</td>
</tr>
<tr>
<td>3.688</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>n387_s16/I1</td>
</tr>
<tr>
<td>4.502</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">n387_s16/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>n387_s4/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">n387_s4/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n132_s1/I1</td>
</tr>
<tr>
<td>7.101</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n132_s1/F</td>
</tr>
<tr>
<td>8.233</td>
<td>1.132</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" font-weight:bold;">loop_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>loop_26_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>loop_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.092, 40.728%; route: 2.705, 52.659%; tC2Q: 0.340, 6.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">set_p_16_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>set_p_16_s1/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>set_p_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 48.983%; route: 2.176, 44.128%; tC2Q: 0.340, 6.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">set_p_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>set_p_8_s1/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>set_p_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 48.983%; route: 2.176, 44.128%; tC2Q: 0.340, 6.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">set_p_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>set_p_9_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>set_p_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 48.983%; route: 2.176, 44.128%; tC2Q: 0.340, 6.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">set_p_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>set_p_10_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>set_p_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 48.983%; route: 2.176, 44.128%; tC2Q: 0.340, 6.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.027</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">set_p_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>set_p_11_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>set_p_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 48.983%; route: 2.176, 44.128%; tC2Q: 0.340, 6.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.023</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">set_p_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>set_p_1_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>set_p_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 49.017%; route: 2.172, 44.090%; tC2Q: 0.340, 6.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.023</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">set_p_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>set_p_2_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>set_p_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 49.017%; route: 2.172, 44.090%; tC2Q: 0.340, 6.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.023</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" font-weight:bold;">set_p_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>set_p_3_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[1][B]</td>
<td>set_p_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 49.017%; route: 2.172, 44.090%; tC2Q: 0.340, 6.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>4.041</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>n387_s9/I1</td>
</tr>
<tr>
<td>4.855</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">n387_s9/F</td>
</tr>
<tr>
<td>5.218</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td>n387_s2/I0</td>
</tr>
<tr>
<td>6.033</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[3][B]</td>
<td style=" background: #97FFFF;">n387_s2/F</td>
</tr>
<tr>
<td>6.641</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>n387_s0/I1</td>
</tr>
<tr>
<td>7.427</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>20</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">n387_s0/F</td>
</tr>
<tr>
<td>8.023</td>
<td>0.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">set_p_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>set_p_5_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>set_p_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 49.017%; route: 2.172, 44.090%; tC2Q: 0.340, 6.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>loop_21_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">loop_21_s0/Q</td>
</tr>
<tr>
<td>3.688</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>n387_s16/I1</td>
</tr>
<tr>
<td>4.502</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">n387_s16/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>n387_s4/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">n387_s4/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n132_s1/I1</td>
</tr>
<tr>
<td>7.101</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n132_s1/F</td>
</tr>
<tr>
<td>7.996</td>
<td>0.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">loop_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>loop_0_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>loop_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.092, 42.698%; route: 2.468, 50.370%; tC2Q: 0.340, 6.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>loop_21_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">loop_21_s0/Q</td>
</tr>
<tr>
<td>3.688</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>n387_s16/I1</td>
</tr>
<tr>
<td>4.502</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">n387_s16/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>n387_s4/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">n387_s4/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n132_s1/I1</td>
</tr>
<tr>
<td>7.101</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n132_s1/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">loop_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>loop_1_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>loop_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.092, 43.459%; route: 2.382, 49.485%; tC2Q: 0.340, 7.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.910</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>loop_21_s0/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">loop_21_s0/Q</td>
</tr>
<tr>
<td>3.688</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td>n387_s16/I1</td>
</tr>
<tr>
<td>4.502</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][B]</td>
<td style=" background: #97FFFF;">n387_s16/F</td>
</tr>
<tr>
<td>5.098</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[3][B]</td>
<td>n387_s4/I2</td>
</tr>
<tr>
<td>5.912</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C13[3][B]</td>
<td style=" background: #97FFFF;">n387_s4/F</td>
</tr>
<tr>
<td>6.638</td>
<td>0.726</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>n132_s1/I1</td>
</tr>
<tr>
<td>7.101</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>27</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">n132_s1/F</td>
</tr>
<tr>
<td>7.910</td>
<td>0.809</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">loop_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>loop_2_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>loop_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.092, 43.459%; route: 2.382, 49.485%; tC2Q: 0.340, 7.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>loop_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">loop_0_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>n77_s2/I0</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" background: #97FFFF;">n77_s2/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td style=" font-weight:bold;">loop_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>loop_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[0][A]</td>
<td>loop_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>set_p_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">set_p_0_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>n100_s2/I0</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">n100_s2/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">set_p_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>set_p_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>set_p_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.633</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>n27_s2/I0</td>
</tr>
<tr>
<td>2.633</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" background: #97FFFF;">n27_s2/F</td>
</tr>
<tr>
<td>2.633</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[1][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>loop_3_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">loop_3_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C13[1][A]</td>
<td>n74_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" background: #97FFFF;">n74_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">loop_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>loop_3_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>loop_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>loop_7_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">loop_7_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][A]</td>
<td>n70_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n70_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">loop_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>loop_7_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>loop_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>loop_9_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">loop_9_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C14[1][A]</td>
<td>n68_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" background: #97FFFF;">n68_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td style=" font-weight:bold;">loop_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>loop_9_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][A]</td>
<td>loop_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>loop_13_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">loop_13_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[0][A]</td>
<td>n64_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n64_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">loop_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>loop_13_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>loop_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>loop_15_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">loop_15_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C15[1][A]</td>
<td>n62_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" background: #97FFFF;">n62_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">loop_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>loop_15_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>loop_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>loop_19_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">loop_19_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td>n58_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">n58_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">loop_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>loop_19_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>loop_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>loop_21_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">loop_21_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C16[1][A]</td>
<td>n56_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">n56_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">loop_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>loop_21_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>loop_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>loop_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>loop_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>loop_25_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">loop_25_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C17[0][A]</td>
<td>n52_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">n52_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">loop_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>loop_25_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>loop_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">counter_3_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C23[1][A]</td>
<td>n24_s/I1</td>
</tr>
<tr>
<td>2.649</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" background: #97FFFF;">n24_s/SUM</td>
</tr>
<tr>
<td>2.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>set_p_2_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">set_p_2_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>n98_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">n98_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">set_p_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>set_p_2_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>set_p_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[0][A]</td>
<td>n88_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">n88_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">set_p_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>set_p_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>set_p_14_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">set_p_14_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C20[1][A]</td>
<td>n86_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" background: #97FFFF;">n86_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td style=" font-weight:bold;">set_p_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>set_p_14_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[1][A]</td>
<td>set_p_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>set_p_18_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">set_p_18_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C21[0][A]</td>
<td>n82_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" background: #97FFFF;">n82_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td style=" font-weight:bold;">set_p_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>set_p_18_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[0][A]</td>
<td>set_p_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">counter_7_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C24[0][A]</td>
<td>n20_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">n20_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">counter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">counter_9_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C24[1][A]</td>
<td>n18_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" background: #97FFFF;">n18_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td style=" font-weight:bold;">counter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[1][A]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">counter_13_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C25[0][A]</td>
<td>n14_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" background: #97FFFF;">n14_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">counter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">counter_15_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C25[1][A]</td>
<td>n12_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" background: #97FFFF;">n12_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">counter_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">counter_19_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C26[0][A]</td>
<td>n8_s/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n8_s/SUM</td>
</tr>
<tr>
<td>2.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">counter_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C26[0][A]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.908%; route: 0.003, 0.485%; tC2Q: 0.247, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.741</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_p_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>set_p_1_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">set_p_1_s0/Q</td>
</tr>
<tr>
<td>2.358</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C18[0][B]</td>
<td>n99_s/I0</td>
</tr>
<tr>
<td>2.741</td>
<td>0.383</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" background: #97FFFF;">n99_s/SUM</td>
</tr>
<tr>
<td>2.741</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">set_p_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>set_p_1_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>set_p_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.383, 60.548%; route: 0.003, 0.415%; tC2Q: 0.247, 39.038%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.804</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>set_p_4_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R8C18[1][A]</td>
<td style=" font-weight:bold;">set_p_4_s1/Q</td>
</tr>
<tr>
<td>2.804</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">x_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>x_4_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>x_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.449, 64.532%; tC2Q: 0.247, 35.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>set_p_5_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C18[2][B]</td>
<td style=" font-weight:bold;">set_p_5_s0/Q</td>
</tr>
<tr>
<td>2.807</td>
<td>0.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" font-weight:bold;">x_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>x_5_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>x_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.452, 64.653%; tC2Q: 0.247, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_p_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>x_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>set_p_17_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C20[2][B]</td>
<td style=" font-weight:bold;">set_p_17_s0/Q</td>
</tr>
<tr>
<td>2.807</td>
<td>0.452</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td style=" font-weight:bold;">x_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>88</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>x_17_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C21[1][B]</td>
<td>x_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.452, 64.653%; tC2Q: 0.247, 35.347%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>counter_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>counter_17_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>loop_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>loop_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>loop_16_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>x_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>x_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>x_19_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>set_p_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>set_p_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>set_p_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>loop_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>loop_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>loop_17_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>set_p_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>set_p_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>set_p_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.588</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.514</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>set_p_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.594</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>set_p_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>set_p_2_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>88</td>
<td>clk_d</td>
<td>14.221</td>
<td>1.280</td>
</tr>
<tr>
<td>27</td>
<td>n132_4</td>
<td>14.832</td>
<td>1.326</td>
</tr>
<tr>
<td>21</td>
<td>n29_4</td>
<td>15.796</td>
<td>0.611</td>
</tr>
<tr>
<td>20</td>
<td>n387_4</td>
<td>14.221</td>
<td>1.690</td>
</tr>
<tr>
<td>4</td>
<td>set_p[0]</td>
<td>15.106</td>
<td>1.313</td>
</tr>
<tr>
<td>4</td>
<td>set_p[12]</td>
<td>14.221</td>
<td>0.832</td>
</tr>
<tr>
<td>3</td>
<td>loop[11]</td>
<td>15.222</td>
<td>0.263</td>
</tr>
<tr>
<td>3</td>
<td>set_p[1]</td>
<td>15.368</td>
<td>1.065</td>
</tr>
<tr>
<td>3</td>
<td>set_p[4]</td>
<td>15.545</td>
<td>0.774</td>
</tr>
<tr>
<td>3</td>
<td>set_p[6]</td>
<td>14.935</td>
<td>0.718</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C24</td>
<td>81.94%</td>
</tr>
<tr>
<td>R9C15</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C21</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C23</td>
<td>80.56%</td>
</tr>
<tr>
<td>R11C25</td>
<td>80.56%</td>
</tr>
<tr>
<td>R9C16</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C19</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C13</td>
<td>77.78%</td>
</tr>
<tr>
<td>R9C14</td>
<td>75.00%</td>
</tr>
<tr>
<td>R9C20</td>
<td>69.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
