============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Nov  3 15:58:47 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(296)
HDL-1007 : undeclared symbol 'end_flag', assumed default net type 'wire' in RTL/image_process.v(298)
HDL-7007 CRITICAL-WARNING: 'end_flag' is already implicitly declared on line 298 in RTL/image_process.v(301)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(317)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
HDL-1007 : analyze verilog file RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in RTL/image_process.v(209)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in RTL/image_process.v(212)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in RTL/image_process.v(213)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 209 in RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 211 in RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 212 in RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 213 in RTL/image_process.v(246)
HDL-1007 : undeclared symbol 'image_Aera', assumed default net type 'wire' in RTL/image_process.v(296)
HDL-1007 : undeclared symbol 'end_flag', assumed default net type 'wire' in RTL/image_process.v(298)
HDL-7007 CRITICAL-WARNING: 'end_flag' is already implicitly declared on line 298 in RTL/image_process.v(301)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in RTL/image_process.v(310)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in RTL/image_process.v(311)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in RTL/image_process.v(317)
HDL-8007 ERROR: cannot find port 'clkw' on this module in al_ip/ramfifo.v(43)
HDL-8007 ERROR: cannot find port 'clkr' on this module in al_ip/ramfifo.v(46)
SymInit: Symbol-SearchPath: '.;C:\Users\Administrator\Desktop\16_ov2640_sdram;C:\Anlogic\TD5.6.59063\bin;C:\Windows;C:\Windows\system32;SRV*C:\websymbols*https://msdl.microsoft.com/download/symbols;', symOptions: 530, UserName: 'Administrator'

OS-Version: 6.2.9200 () 0x100-0x1

