
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000662                       # Number of seconds simulated (Second)
simTicks                                    662192000                       # Number of ticks simulated (Tick)
finalTick                                   662192000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      3.16                       # Real time elapsed on the host (Second)
hostTickRate                                209454012                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     717440                       # Number of bytes of host memory used (Byte)
simInsts                                       901195                       # Number of instructions simulated (Count)
simOps                                        1294792                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   285040                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     409531                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           662193                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               0.734794                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               1.360925                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         1347108                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       78                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        1332904                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                    642                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                52388                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             83704                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  42                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              642630                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.074139                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.111228                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                     60866      9.47%      9.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    112170     17.45%     26.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    267992     41.70%     68.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    121658     18.93%     87.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                     79944     12.44%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 4                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                642630                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                      0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                     0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0                       # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         2334      0.18%      0.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        776089     58.23%     58.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          825      0.06%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          1636      0.12%     58.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          660      0.05%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd          458      0.03%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu         1261      0.09%     58.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            2      0.00%     58.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt         1126      0.08%     58.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc         1057      0.08%     58.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     58.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift          392      0.03%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       300000     22.51%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            2      0.00%     81.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       100000      7.50%     88.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     88.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       100000      7.50%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     96.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead        29697      2.23%     98.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite        14464      1.09%     99.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead         1544      0.12%     99.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite         1357      0.10%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        1332904                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.012863                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                   0                       # FU busy when requested (Count)
system.cpu.fuBusyRate                               0                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                  2292443                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  887808                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          818999                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1016637                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   511812                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           507829                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      822298                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       508272                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      3840                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                             464                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           19563                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads          32474                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores         17007                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         1250                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores         1272                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          378      0.29%      0.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return          1316      1.00%      1.29% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect         1459      1.11%      2.41% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          160      0.12%      2.53% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       125806     95.99%     98.51% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond         1414      1.08%     99.59% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.59% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond          534      0.41%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         131067                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          337      3.27%      3.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          401      3.89%      7.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect          654      6.34%     13.50% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           45      0.44%     13.94% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond         7910     76.74%     90.68% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond          648      6.29%     96.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     96.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          313      3.04%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         10308                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch           61      1.93%      1.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return            0      0.00%      1.93% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          343     10.84%     12.77% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          102      3.22%     15.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond         2200     69.53%     85.52% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          307      9.70%     95.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     95.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          151      4.77%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total         3164                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           41      0.03%      0.03% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return          915      0.76%      0.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect          805      0.67%      1.46% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          115      0.10%      1.55% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       117895     97.63%     99.18% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond          766      0.63%     99.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond          221      0.18%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       120758                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           41      1.49%      1.49% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            0      0.00%      1.49% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          199      7.25%      8.75% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          100      3.65%     12.40% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond         2104     76.70%     89.10% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          159      5.80%     94.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.90% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          140      5.10%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total         2743                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        18286     13.95%     13.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       111339     84.95%     98.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS         1316      1.00%     99.90% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect          126      0.10%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       131067                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         2474     84.04%     84.04% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return          450     15.29%     99.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect            0      0.00%     99.32% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           20      0.68%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total         2944                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            126184                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       110678                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect              3164                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss            894                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         2692                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted           472                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               131067                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 2378                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  117558                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.896931                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            1434                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                126                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              568                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          378      0.29%      0.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return         1316      1.00%      1.29% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect         1459      1.11%      2.41% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          160      0.12%      2.53% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       125806     95.99%     98.51% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond         1414      1.08%     99.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.59% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond          534      0.41%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       131067                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          136      1.01%      1.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return         1316      9.74%     10.75% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect          465      3.44%     14.19% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          160      1.18%     15.37% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        10482     77.59%     92.97% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          416      3.08%     96.05% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     96.05% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond          534      3.95%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total         13509                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          343     14.42%     14.42% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     14.42% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         1728     72.67%     87.09% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          307     12.91%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         2378                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          343     14.42%     14.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     14.42% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         1728     72.67%     87.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          307     12.91%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         2378                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups          694                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits          126                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          568                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords          253                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords          947                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes                 2020                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                   2015                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               1100                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                    915                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct                 915                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts           50367                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              36                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts              2639                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       628576                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.059881                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.544478                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0           61260      9.75%      9.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          315320     50.16%     59.91% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2            9428      1.50%     61.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            9656      1.54%     62.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          232912     37.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       628576                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          24                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                   920                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1379      0.11%      0.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       748388     57.80%     57.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          716      0.06%     57.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         1506      0.12%     58.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          407      0.03%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd          400      0.03%     58.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.14% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          892      0.07%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            2      0.00%     58.21% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          922      0.07%     58.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          976      0.08%     58.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     58.36% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          209      0.02%     58.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.37% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       300000     23.17%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            2      0.00%     81.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       100000      7.72%     89.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     89.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       100000      7.72%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     96.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead        24616      1.90%     98.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite        12186      0.94%     99.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead         1041      0.08%     99.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite         1150      0.09%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      1294792                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        232912                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts               901195                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                1294792                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP         901195                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP          1294792                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  0.734794                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  1.360925                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs              38993                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             506362                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts            788947                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts            25657                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts           13336                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         1379      0.11%      0.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu       748388     57.80%     57.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult          716      0.06%     57.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         1506      0.12%     58.08% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd          407      0.03%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.11% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd          400      0.03%     58.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.14% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          892      0.07%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            2      0.00%     58.21% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt          922      0.07%     58.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc          976      0.08%     58.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          209      0.02%     58.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd       300000     23.17%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            2      0.00%     81.54% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv       100000      7.72%     89.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     89.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult       100000      7.72%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     96.99% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead        24616      1.90%     98.89% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite        12186      0.94%     99.83% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1041      0.08%     99.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         1150      0.09%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      1294792                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       120758                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       119466                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         1251                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       117895                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl         2822                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall          920                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn          915                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data          40173                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total             40173                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data         40173                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total            40173                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         2144                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            2144                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         2144                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           2144                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data     82027000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total     82027000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data     82027000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total     82027000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data        42317                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total         42317                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data        42317                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total        42317                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.050665                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.050665                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.050665                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.050665                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 38258.861940                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 38258.861940                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 38258.861940                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 38258.861940                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          542                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      23.565217                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks          788                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total               788                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          980                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           980                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          980                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          980                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         1164                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         1164                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         1164                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher         1639                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         2803                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data     39393000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total     39393000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data     39393000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher     62583852                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    101976852                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.027507                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.027507                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.027507                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.066238                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 33842.783505                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 33842.783505                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 33842.783505                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 38184.168395                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 36381.324295                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   2294                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher         1639                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total         1639                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher     62583852                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total     62583852                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 38184.168395                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 38184.168395                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total            9                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       114000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       114000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           12                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.250000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data        38000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total        38000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       306000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       306000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.250000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       102000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       102000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           12                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           12                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data        27116                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total           27116                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1875                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1875                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data     72482000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total     72482000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data        28991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total        28991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.064675                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.064675                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 38657.066667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 38657.066667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          904                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          904                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data          971                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total          971                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     32075000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     32075000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.033493                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.033493                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 33032.955716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 33032.955716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data        13057                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total          13057                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          269                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          269                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      9545000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      9545000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data        13326                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total        13326                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.020186                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.020186                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 35483.271375                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 35483.271375                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           76                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           76                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          193                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          193                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      7318000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      7318000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.014483                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.014483                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 37917.098446                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 37917.098446                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses         1164                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued            2741                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused             777                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful             601                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.219263                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.340510                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache         1071                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           30                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate              1102                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified         4183                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit          791                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand           65                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage           111                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           492.351948                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                43000                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               2806                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              15.324305                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              168000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   204.897232                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   287.454716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.400190                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.561435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.961625                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          283                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          229                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::0           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::1           49                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          195                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           36                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          159                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.552734                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.447266                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              87488                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             87488                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    82687                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                209218                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    218011                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                129877                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                   2837                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               111062                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   694                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                1368147                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2251                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts             1329064                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           123074                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts           30452                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts          15448                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            2.007064                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads         633255                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites        481038                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads        1511258                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites        505992                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads        894021                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites       568341                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs             45900                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads       292836                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             112781                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        601949                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    7012                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          1399                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     18343                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   825                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             642630                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.170281                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.803496                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   234862     36.55%     36.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    30652      4.77%     41.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                    31784      4.95%     46.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    80860     12.58%     58.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   264472     41.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                4                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               642630                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts                953381                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.439733                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             131067                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.197929                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles        35594                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst          17120                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             17120                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         17120                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            17120                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1223                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1223                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1223                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1223                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     53181999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     53181999                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     53181999                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     53181999                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        18343                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         18343                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        18343                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        18343                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.066674                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.066674                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.066674                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.066674                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 43484.872445                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 43484.872445                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 43484.872445                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 43484.872445                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          283                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      20.214286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          502                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           502                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          502                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          502                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          721                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          721                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          721                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.icache.prefetcher         1435                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2156                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     32357999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     32357999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     32357999                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.icache.prefetcher     72644687                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    105002686                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.039307                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.039307                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.039307                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.117538                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 44879.332871                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 44879.332871                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 44879.332871                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.icache.prefetcher 50623.475261                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 48702.544527                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1643                       # number of replacements (Count)
system.cpu.icache.HardPFReq.mshrMisses::cpu.icache.prefetcher         1435                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMisses::total         1435                       # number of HardPFReq MSHR misses (Count)
system.cpu.icache.HardPFReq.mshrMissLatency::cpu.icache.prefetcher     72644687                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissLatency::total     72644687                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.icache.HardPFReq.mshrMissRate::cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.icache.HardPFReq.avgMshrMissLatency::cpu.icache.prefetcher 50623.475261                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.HardPFReq.avgMshrMissLatency::total 50623.475261                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.hits::cpu.inst        17120                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           17120                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1223                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1223                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     53181999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     53181999                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        18343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        18343                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.066674                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.066674                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 43484.872445                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 43484.872445                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          502                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          502                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          721                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          721                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     32357999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     32357999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.039307                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.039307                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 44879.332871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 44879.332871                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          721                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued            2009                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUnused             367                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.icache.prefetcher.pfUseful             611                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy        0.304131                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage        0.458709                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache          434                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR          139                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              1                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate               574                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified         2405                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit          149                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand           72                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage            41                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           498.821082                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                19275                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2155                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               8.944316                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   180.337780                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::cpu.icache.prefetcher   318.483302                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.352222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::cpu.icache.prefetcher     0.622038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.974260                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1022          332                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.occupanciesTaskId::1024          180                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1022::0          148                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1022::1           83                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1022::2          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::0           81                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           58                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1022     0.648438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.351562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              38841                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             38841                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                      2837                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                      11217                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                       53                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                1347186                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   99                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                    32474                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                   17007                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    27                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                         0                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                       53                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             50                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect            554                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         2491                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                 3045                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  1328050                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 1326828                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   1035991                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   1692918                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.003688                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.611956                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        1273                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    6817                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  50                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                   3671                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    2                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     17                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples              25657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.461122                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            11.917853                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                  24387     95.05%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                  480      1.87%     96.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                   21      0.08%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                   31      0.12%     97.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   29      0.11%     97.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  125      0.49%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  264      1.03%     98.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  187      0.73%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                   48      0.19%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   53      0.21%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                  7      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                  5      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                  4      0.02%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  6      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                  4      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                  2      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                  2      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                  1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                25657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                   30453                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                   15451                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       283                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        57                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   18523                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       330                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                   2837                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   161304                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   78804                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            745                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    243273                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                155667                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                1360840                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 52439                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.SQFullEvents                   1681                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             2459526                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                     4696686                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   941790                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1514741                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps               2345967                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   113550                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      66                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  53                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    510767                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                          1738795                       # The number of ROB reads (Count)
system.cpu.rob.writes                         2704434                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                   901195                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    1294792                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    34                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 4765                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty            801                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               3296                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq                2013                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                 196                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp                196                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            4766                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         5954                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port         7906                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    13860                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       137920                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port       230016                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    367936                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              2173                       # Total snoops (Count)
system.l2bus.snoopTraffic                         832                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples                7268                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.004953                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.070209                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      7232     99.50%     99.50% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                        36      0.50%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                  7268                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             13017430                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             6478986                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy             8428989                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests            9161                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         4066                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops                22                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops           22                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst               314                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data               702                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher          649                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.icache.prefetcher          273                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 1938                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst              314                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data              702                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher          649                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.icache.prefetcher          273                       # number of overall hits (Count)
system.l2cache.overallHits::total                1938                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             407                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data             465                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher          990                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.icache.prefetcher         1162                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               3024                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            407                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data            465                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher          990                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.icache.prefetcher         1162                       # number of overall misses (Count)
system.l2cache.overallMisses::total              3024                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     27401955                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data     31143953                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher     57444268                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.icache.prefetcher     69705880                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     185696056                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     27401955                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data     31143953                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher     57444268                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.icache.prefetcher     69705880                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    185696056                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           721                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          1167                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher         1639                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.icache.prefetcher         1435                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             4962                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          721                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         1167                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher         1639                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.icache.prefetcher         1435                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            4962                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.564494                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.398458                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.604027                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.icache.prefetcher     0.809756                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.609432                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.564494                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.398458                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.604027                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.icache.prefetcher     0.809756                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.609432                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 67326.670762                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 66976.243011                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 58024.513131                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.icache.prefetcher 59987.848537                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 61407.425926                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 67326.670762                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 66976.243011                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 58024.513131                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.icache.prefetcher 59987.848537                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 61407.425926                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs          10300                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs            619                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs         16.639742                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks              13                       # number of writebacks (Count)
system.l2cache.writebacks::total                   13                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.inst            11                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.data             3                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher          334                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.icache.prefetcher          287                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total              635                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.inst           11                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data            3                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher          334                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.icache.prefetcher          287                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total             635                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          396                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data          462                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher          656                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.icache.prefetcher          875                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           2389                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          396                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data          462                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher          656                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.icache.prefetcher          875                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher         2012                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          4401                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     26331955                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data     30163953                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher     40338549                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.icache.prefetcher     54536175                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    151370632                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     26331955                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data     30163953                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher     40338549                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.icache.prefetcher     54536175                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher    107857492                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    259228124                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.549237                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.395887                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.400244                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.icache.prefetcher     0.609756                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.481459                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.549237                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.395887                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.400244                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.icache.prefetcher     0.609756                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.886941                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 66494.835859                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 65289.941558                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 61491.690549                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.icache.prefetcher 62327.057143                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 63361.503558                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 66494.835859                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 65289.941558                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 61491.690549                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.icache.prefetcher 62327.057143                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 53607.103380                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 58902.095887                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                       160                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks            8                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total            8                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher         2012                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total         2012                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher    107857492                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total    107857492                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 53607.103380                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 53607.103380                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           102                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              102                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data           94                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total             94                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data      6084983                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total      6084983                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data          196                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total          196                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.479592                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.479592                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 64733.861702                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 64733.861702                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrHits::cpu.data            1                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrHits::total            1                       # number of ReadExReq MSHR hits (Count)
system.l2cache.ReadExReq.mshrMisses::cpu.data           93                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total           93                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data      5876983                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total      5876983                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.474490                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.474490                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 63193.365591                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 63193.365591                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst          314                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data          600                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher          649                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.icache.prefetcher          273                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total         1836                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          407                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data          371                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher          990                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.icache.prefetcher         1162                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2930                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     27401955                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data     25058970                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher     57444268                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.icache.prefetcher     69705880                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    179611073                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          721                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data          971                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher         1639                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.icache.prefetcher         1435                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         4766                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.564494                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.382080                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.604027                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.icache.prefetcher     0.809756                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.614771                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 67326.670762                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 67544.393531                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 58024.513131                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.icache.prefetcher 59987.848537                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 61300.707509                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.inst           11                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher          334                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.icache.prefetcher          287                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total          634                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          396                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data          369                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher          656                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.icache.prefetcher          875                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2296                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     26331955                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data     24286970                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher     40338549                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.icache.prefetcher     54536175                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    145493649                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.549237                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.380021                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.400244                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.icache.prefetcher     0.609756                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.481746                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 66494.835859                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 65818.346883                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 61491.690549                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.icache.prefetcher 62327.057143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 63368.314024                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks          788                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total          788                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks          788                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total          788                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses         2389                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued               2862                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused                 20                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful                654                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.228512                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.214919                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache            847                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR               3                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                  850                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified           5934                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit            1017                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand         1078                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             2                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage              114                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3309.870371                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   10252                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  4400                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.330000                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.009829                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst   256.109692                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data   388.783389                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher   559.323183                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.icache.prefetcher   584.726993                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  1520.917284                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.031263                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.047459                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.068277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.icache.prefetcher     0.071378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.185659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.404037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         3408                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024          832                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::0             255                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::1             343                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::2            2810                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0              61                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              88                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             683                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.416016                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.101562                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 22170                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                22170                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        13.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       396.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       462.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples       655.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.icache.prefetcher::samples       875.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples      2012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000000576998                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 8875                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         4401                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                          13                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4401                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                        13                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       1                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                        1.04                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   4401                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                    13                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                     2019                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                     1878                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      443                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       60                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.bytesReadWrQ                       64                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   281664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                   832                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               425350955.61408168                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               1256433.17950081                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      662169001                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      150015.63                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        25344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        29568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher        41920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.icache.prefetcher        56000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher       128768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 38272887.621716961265                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 44651702.225336454809                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 63304902.505617700517                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.icache.prefetcher 84567617.851016014814                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 194457196.704279124737                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          396                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data          462                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher          656                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.icache.prefetcher          875                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher         2012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks           13                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     12995246                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     14621531                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher     17540223                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.icache.prefetcher     23891992                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher     45065902                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     32816.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31648.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     26738.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.icache.prefetcher     27305.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     22398.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks         0.00                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        25344                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data        29568                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher        41984                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.icache.prefetcher        56000                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher       128768                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          281664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        25344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        25344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks          832                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total          832                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           396                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data           462                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher          656                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.icache.prefetcher          875                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher         2012                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             4401                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks           13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total              13                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst        38272888                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        44651702                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher     63401551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.icache.prefetcher     84567618                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher    194457197                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          425350956                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst     38272888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total       38272888                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      1256433                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           1256433                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      1256433                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst       38272888                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       44651702                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher     63401551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.icache.prefetcher     84567618                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher    194457197                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         426607389                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                  4400                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                    0                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0           310                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1           225                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           242                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           208                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5           306                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6           389                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7           299                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8           388                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9           180                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10          200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11          223                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12          238                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13          322                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14          288                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15          309                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 31614894                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat               22000000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat           114114894                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7185.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            25935.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                 3852                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   0                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             87.55                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate              nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          547                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   514.340037                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   376.140989                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   348.107886                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127           55     10.05%     10.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           85     15.54%     25.59% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383          118     21.57%     47.17% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           46      8.41%     55.58% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639           40      7.31%     62.89% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767           33      6.03%     68.92% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895           24      4.39%     73.31% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023           29      5.30%     78.61% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151          117     21.39%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          547                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead             281600                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten               0                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               425.254307                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                        0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     3.32                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 3.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          2084880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy          1108140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy        16079280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 52244400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     81013530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    186060000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      338590230                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    511.317307                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    482970000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF     22100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    157122000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy          1827840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           967725                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy        15336720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 52244400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     80991300                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy    186078720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      337446705                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    509.590428                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    483091000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF     22100000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    157001000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                4306                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty            13                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               133                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                 93                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp                93                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           4308                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port         8946                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total         8946                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    8946                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       282368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       282368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   282368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4401                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4401    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4401                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    662192000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy             6570849                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           23045262                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           4547                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests          146                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
