// Seed: 2880540793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  assign module_1.id_4 = 0;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input tri id_2,
    input supply0 id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6
    , id_14,
    output supply0 id_7,
    input wand id_8,
    output tri1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input supply0 id_12
);
  logic id_15;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14,
      id_14,
      id_15
  );
  assign id_14 = -1;
endmodule
