/home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg2b.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg2b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg2b
-- Compiling architecture description of reg2b

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd {0 {vcom -work work -2008 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_datapath
-- Compiling architecture behaviour of tb_datapath
-- Loading entity datapath
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(102): near ")": syntax error
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(105): Statement cannot be labeled.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(108): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(108): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(110): (vcom-1136) Unknown identifier "w_COUNTER_COUNT_FAULTS_in".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(110): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(112): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(112): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(114): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(114): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(116): (vcom-1136) Unknown identifier "w_COUNTER_COUNT_FAULTS_in".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(116): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(118): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(118): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(120): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(120): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(122): (vcom-1136) Unknown identifier "w_COUNTER_COUNT_FAULTS_in".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(122): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(124): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(124): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(126): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(126): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(128): (vcom-1136) Unknown identifier "w_COUNTER_COUNT_FAULTS_in".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(128): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(130): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(130): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(132): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(132): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(134): (vcom-1136) Unknown identifier "w_COUNTER_COUNT_FAULTS_in".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(134): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(136): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(136): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(138): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(138): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(140): (vcom-1136) Unknown identifier "w_COUNTER_COUNT_FAULTS_in".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(140): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(142): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(142): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(144): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(144): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(146): (vcom-1136) Unknown identifier "w_COUNTER_COUNT_FAULTS_in".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(146): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(148): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(148): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(150): Illegal target for signal assignment.
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(150): (vcom-1136) Unknown identifier "w_ENA_COUNTER_COUNT_FAULTS_out".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(152): (vcom-1136) Unknown identifier "w_COUNTER_COUNT_FAULTS_in".
** Error: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(152): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
** Note: /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_datapath.vhd(159): VHDL Compiler exiting

} {10.0 58.0} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg4b.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg4b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg4b
-- Compiling architecture description of reg4b

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/detector/detector.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/detector/detector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity detector
-- Compiling architecture Behavioral of detector

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_RV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_RV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_RV
-- Compiling architecture behaviour of tb_RV
-- Loading entity microcontroller

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg32b.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg32b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg32b
-- Compiling architecture description of reg32b

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_mux_RV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_mux_RV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_mux_RV
-- Compiling architecture behaviour of tb_mux_RV
-- Loading entity mux_2_1
-- Loading entity mux_3_1
-- Loading entity mux_5_1
-- Loading entity mux_32_1

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_fault_injector.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_fault_injector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_fault_injector
-- Compiling architecture behaviour of tb_fault_injector
-- Loading entity fault_injector

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_ALU_RV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_ALU_RV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_ALU_RV
-- Compiling architecture behaviour of tb_ALU_RV
-- Loading entity ALU

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV_DL/mux_IM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV_DL/mux_IM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_IM
-- Compiling architecture description of mux_IM

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/detector/top_detector.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/detector/top_detector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity top_detector
-- Compiling architecture Behavioral of top_detector
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity counter
-- Loading entity reg_1b
-- Loading entity detector

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_detector.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_detector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_detector
-- Compiling architecture behaviour of tb_detector
-- Loading entity detector

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/program_counter.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/program_counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity program_counter
-- Compiling architecture behavioral of program_counter

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/progmem_interface.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/progmem_interface.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity progmem_interface
-- Compiling architecture behavioural of progmem_interface
-- Loading entity progmem

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_top_detector.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_top_detector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_top_detector
-- Compiling architecture beh of tb_top_detector
-- Loading entity top_detector

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg1b.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg1b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg1b
-- Compiling architecture description of reg1b

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/MEM_WB_DIV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/MEM_WB_DIV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity MEM_WB_DIV
-- Compiling architecture behavioral of MEM_WB_DIV

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/jump_target_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/jump_target_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity jump_target_unit
-- Compiling architecture behavioral of jump_target_unit

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/datamem.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/datamem.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity datamem
-- Compiling architecture behavioural of datamem

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_reg_RV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_reg_RV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_reg_RV
-- Compiling architecture behaviour of tb_reg_RV
-- Loading entity reg1b
-- Loading entity reg2b
-- Loading entity reg3b
-- Loading entity reg4b
-- Loading entity reg5b
-- Loading entity reg32b_falling_edge
-- Loading entity reg32b

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/forwarding_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/forwarding_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity forwarding_unit
-- Compiling architecture structural of forwarding_unit

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/ALU.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/ALU.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity ALU
-- Compiling architecture Behavioral of ALU

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/detector/reg_1b.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/detector/reg_1b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg_1b
-- Compiling architecture description of reg_1b

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/detector/counter.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/detector/counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity counter
-- Compiling architecture description of counter

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg3b.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg3b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg3b
-- Compiling architecture description of reg3b

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/mux_2_1.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/mux_2_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_2_1
-- Compiling architecture behavioral of mux_2_1

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/ID_EX_DIV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/ID_EX_DIV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ID_EX_DIV
-- Compiling architecture behavioral of ID_EX_DIV

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_mux_IM.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_mux_IM.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_mux_IM
-- Compiling architecture behaviour of tb_mux_IM
-- Loading entity mux_IM

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_adder_RV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_adder_RV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_adder_RV
-- Compiling architecture behaviour of tb_adder_RV
-- Loading entity adder

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/register_file.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/register_file.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity register_file
-- Compiling architecture Behavioral of register_file

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/mux_3_1.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/mux_3_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_3_1
-- Compiling architecture behavioral of mux_3_1

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/controller.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/controller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity controller
-- Compiling architecture Behavioral of controller

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_counter.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_counter.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_detector
-- Compiling architecture behaviour of tb_detector
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity counter

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg32b_falling_edge.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg32b_falling_edge.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg32b_falling_edge
-- Compiling architecture description of reg32b_falling_edge

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg5b.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/reg5b.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg5b
-- Compiling architecture description of reg5b

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/IF_ID_DIV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/IF_ID_DIV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity IF_ID_DIV
-- Compiling architecture behavioral of IF_ID_DIV

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/EX_MEM_DIV.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/EX_MEM_DIV.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity EX_MEM_DIV
-- Compiling architecture behavioral of EX_MEM_DIV

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/mux_32_1.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/mux_32_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_32_1
-- Compiling architecture behavioral of mux_32_1

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/mux_5_1.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/mux_5_1.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity mux_5_1
-- Compiling architecture behavioral of mux_5_1

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/microcontroller.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/microcontroller.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity microcontroller
-- Compiling architecture structural of microcontroller
-- Loading package NUMERIC_STD
-- Loading entity controller
-- Loading entity datapath

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/progmem.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/progmem.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity progmem
-- Compiling architecture behavioural of progmem

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/flushing_unit.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/flushing_unit.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity flushing_unit
-- Compiling architecture behavioural of flushing_unit

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/datapath.vhd {1 {vcom -work work -2008 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/datapath.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity datapath
-- Compiling architecture structural of datapath
-- Loading entity program_counter
-- Loading entity progmem_interface
-- Loading entity IF_ID_DIV
-- Loading entity mux_3_1
-- Loading entity register_file
-- Loading entity ID_EX_DIV
-- Loading entity forwarding_unit
-- Loading entity mux_5_1
-- Loading entity mux_2_1
-- Loading entity ALU
-- Loading entity jump_target_unit
-- Loading entity EX_MEM_DIV
-- Loading entity flushing_unit
-- Loading entity datamem_interface
-- Loading entity MEM_WB_DIV

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV_DL/fault_injector.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV_DL/fault_injector.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity fault_injector
-- Compiling architecture description of fault_injector

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/adder.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/adder.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity adder
-- Compiling architecture behavioral of adder

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_register_file.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/sim/tb/tb_register_file.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_register_file_RV
-- Compiling architecture behaviour of tb_register_file_RV
-- Loading entity register_file

} {} {}} /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/datamem_interface.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/leds/Desktop/VHDL/RV_DL/RISC_V_DUAL_LOCKSTEP/src/RV/datamem_interface.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity datamem_interface
-- Compiling architecture behavioural of datamem_interface
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading entity datamem

} {} {}}
