<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<<<<<<< HEAD
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/home/ivan/Escom/Arquitectura/microprocessor/source/micro/micro_stage1.vhd&quot; into library work</arg>
=======
<msg type="info" file="ProjectMgmt" num="1061" ><arg fmt="%s" index="1">Parsing VHDL file &quot;/media/sf_XilinxShared/microprocessor/source/alu/arith_u.vhd&quot; into library work</arg>
>>>>>>> 044831b47d41ca9eaae5a3a6e49e2b15b4d6d22c
</msg>

</messages>

