#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241dddbdeb0 .scope module, "test" "test" 2 3;
 .timescale -9 -9;
v00000241dde1e150_0 .var "btn1", 0 0;
v00000241dde1e790_0 .var "btn2", 0 0;
v00000241dde1f190_0 .var "clk", 0 0;
v00000241dde1e1f0_0 .var/i "i", 31 0;
v00000241dde20310_0 .net "led", 5 0, v00000241dde217b0_0;  1 drivers
v00000241dde1e510_0 .var "reset", 0 0;
S_00000241ddbe6280 .scope module, "TOP" "top" 2 13, 3 3 0, S_00000241dddbdeb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "led";
    .port_info 2 /INOUT 1 "io_sda";
    .port_info 3 /OUTPUT 1 "io_scl";
    .port_info 4 /OUTPUT 1 "LCD_CLK";
    .port_info 5 /OUTPUT 1 "LCD_HYNC";
    .port_info 6 /OUTPUT 1 "LCD_SYNC";
    .port_info 7 /OUTPUT 1 "LCD_DEN";
    .port_info 8 /OUTPUT 5 "LCD_R";
    .port_info 9 /OUTPUT 6 "LCD_G";
    .port_info 10 /OUTPUT 5 "LCD_B";
    .port_info 11 /INPUT 1 "btn1";
    .port_info 12 /INPUT 1 "btn2";
P_00000241ddbabdc0 .param/l "STATE_DEBOUNCE" 1 3 192, +C4<00000000000000000000000000000010>;
P_00000241ddbabdf8 .param/l "STATE_INIT" 1 3 190, +C4<00000000000000000000000000000000>;
P_00000241ddbabe30 .param/l "STATE_START" 1 3 193, +C4<00000000000000000000000000000011>;
P_00000241ddbabe68 .param/l "STATE_WAITING_BUTTON" 1 3 191, +C4<00000000000000000000000000000001>;
L_00000241ddda8dd0 .functor BUFZ 1, v00000241dde1f190_0, C4<0>, C4<0>, C4<0>;
L_00000241dde21b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000241ddda8f90 .functor XNOR 1, v00000241dde204f0_0, L_00000241dde21b68, C4<0>, C4<0>;
o00000241dddc4368 .functor BUFZ 1, C4<z>; HiZ drive
L_00000241ddda8d60 .functor BUFZ 1, o00000241dddc4368, C4<0>, C4<0>, C4<0>;
v00000241dde21210_0 .net "CLK_PIX", 0 0, o00000241dddc4368;  0 drivers
o00000241dddc4398 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000241dde20590_0 .net "LCD_B", 4 0, o00000241dddc4398;  0 drivers
v00000241dde20810_0 .net "LCD_CLK", 0 0, L_00000241ddda8d60;  1 drivers
o00000241dddc43f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000241dde20630_0 .net "LCD_DEN", 0 0, o00000241dddc43f8;  0 drivers
o00000241dddc4428 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v00000241dde20f90_0 .net "LCD_G", 5 0, o00000241dddc4428;  0 drivers
o00000241dddc4458 .functor BUFZ 1, C4<z>; HiZ drive
v00000241dde20770_0 .net "LCD_HYNC", 0 0, o00000241dddc4458;  0 drivers
o00000241dddc4488 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000241dde20ef0_0 .net "LCD_R", 4 0, o00000241dddc4488;  0 drivers
o00000241dddc44b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000241dde20b30_0 .net "LCD_SYNC", 0 0, o00000241dddc44b8;  0 drivers
v00000241dde21990_0 .net "PC", 31 0, L_00000241ddda8120;  1 drivers
v00000241dde21a30_0 .net/2u *"_ivl_2", 0 0, L_00000241dde21b68;  1 drivers
v00000241dde203b0_0 .net *"_ivl_4", 0 0, L_00000241ddda8f90;  1 drivers
v00000241dde206d0_0 .net "btn1", 0 0, v00000241dde1e150_0;  1 drivers
v00000241dde212b0_0 .net "btn2", 0 0, v00000241dde1e790_0;  1 drivers
v00000241dde20db0_0 .net "btn_out", 0 0, v00000241ddda2f90_0;  1 drivers
v00000241dde20450_0 .net "btn_ren", 0 0, v00000241ddda2e50_0;  1 drivers
v00000241dde215d0_0 .net "byte_select", 3 0, L_00000241ddda7d30;  1 drivers
v00000241dde20e50_0 .net "clk", 0 0, v00000241dde1f190_0;  1 drivers
v00000241dde204f0_0 .var "clk_btn", 0 0;
v00000241dde208b0_0 .net "clkout", 0 0, L_00000241ddda8dd0;  1 drivers
v00000241dde20950_0 .var "counter", 23 0;
v00000241dde20bd0_0 .net "counter1M", 31 0, v00000241ddda1a50_0;  1 drivers
v00000241dde210d0_0 .net "cpu_clk", 0 0, L_00000241dde1e6f0;  1 drivers
v00000241dde21350_0 .var "cpuclk", 0 0;
v00000241dde209f0_0 .net "data_addr", 31 0, L_00000241dde1e010;  1 drivers
v00000241dde21030_0 .net "data_read", 31 0, v00000241ddda2630_0;  1 drivers
v00000241dde213f0_0 .net "data_to_write", 31 0, L_00000241ddda87b0;  1 drivers
o00000241dddc4638 .functor BUFZ 1, C4<z>; HiZ drive
v00000241dde21490_0 .net "debug", 0 0, o00000241dddc4638;  0 drivers
v00000241dde21530_0 .var "holdWEN", 4 0;
v00000241dde21670_0 .net "instr", 31 0, v00000241dde1aa30_0;  1 drivers
o00000241dddc4698 .functor BUFZ 1, C4<z>; HiZ drive
v00000241dde21710_0 .net "io_scl", 0 0, o00000241dddc4698;  0 drivers
o00000241dddc46c8 .functor BUFZ 1, C4<z>; HiZ drive
v00000241dde20c70_0 .net "io_sda", 0 0, o00000241dddc46c8;  0 drivers
v00000241dde217b0_0 .var "led", 5 0;
v00000241dde20a90_0 .net "memReady", 0 0, v00000241dde1aad0_0;  1 drivers
v00000241dde20d10_0 .net "mem_ren", 0 0, v00000241ddda3350_0;  1 drivers
v00000241dde1fa50_0 .net "mem_wen", 0 0, v00000241ddda23b0_0;  1 drivers
v00000241dde1feb0_0 .net "memory_out", 31 0, v00000241dde1a5d0_0;  1 drivers
v00000241dde20270_0 .net "overflow", 0 0, L_00000241dde7a0e0;  1 drivers
v00000241dde1faf0_0 .net "ren", 0 0, L_00000241ddda8ba0;  1 drivers
v00000241dde1ebf0_0 .var "reset", 0 0;
v00000241dde1e290_0 .net "screen_ren", 0 0, v00000241ddda2450_0;  1 drivers
v00000241dde1e8d0_0 .net "screen_wen", 0 0, v00000241ddda1cd0_0;  1 drivers
v00000241dde1e330_0 .var "state", 2 0;
v00000241dde1de30_0 .var "txCounter", 22 0;
v00000241dde1f0f0_0 .net "wen", 0 0, L_00000241ddda83c0;  1 drivers
E_00000241ddd68930 .event posedge, v00000241dde208b0_0;
L_00000241dde1e6f0 .functor MUXZ 1, L_00000241ddda8dd0, v00000241dde21350_0, L_00000241ddda8f90, C4<>;
L_00000241dde918f0 .part L_00000241ddda8120, 2, 18;
L_00000241dde92390 .part L_00000241dde1e010, 2, 18;
S_00000241ddbe6410 .scope module, "bm" "buttonModule" 3 93, 4 1 0, S_00000241ddbe6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "btn1";
    .port_info 2 /INPUT 1 "btn2";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /OUTPUT 1 "data_out";
P_00000241ddbe61c0 .param/l "STATE_DEBOUNCE" 1 4 10, C4<01>;
P_00000241ddbe61f8 .param/l "STATE_IDLE" 1 4 9, C4<00>;
v00000241ddda2b30_0 .net "address", 31 0, L_00000241dde1e010;  alias, 1 drivers
v00000241ddda1c30_0 .net "btn1", 0 0, v00000241dde1e150_0;  alias, 1 drivers
v00000241ddda2590_0 .var "btn1reg", 0 0;
v00000241ddda32b0_0 .net "btn2", 0 0, v00000241dde1e790_0;  alias, 1 drivers
v00000241ddda2c70_0 .var "btn2reg", 0 0;
v00000241ddda2d10_0 .net "clk", 0 0, L_00000241dde1e6f0;  alias, 1 drivers
v00000241ddda2f90_0 .var "data_out", 0 0;
v00000241ddda2310_0 .net "ren", 0 0, v00000241ddda2e50_0;  alias, 1 drivers
v00000241ddda2db0_0 .var "state", 1 0;
v00000241ddda1b90_0 .var "txCounter", 21 0;
E_00000241ddd68df0 .event posedge, v00000241ddda2d10_0;
S_00000241ddcbb0c0 .scope module, "bu" "bus" 3 64, 5 3 0, S_00000241ddbe6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 32 "data_addr";
    .port_info 3 /INPUT 1 "ren";
    .port_info 4 /INPUT 1 "wen";
    .port_info 5 /INPUT 1 "btn_out";
    .port_info 6 /INPUT 32 "memory_out";
    .port_info 7 /OUTPUT 1 "mem_ren";
    .port_info 8 /OUTPUT 1 "mem_wen";
    .port_info 9 /OUTPUT 1 "screen_ren";
    .port_info 10 /OUTPUT 1 "screen_wen";
    .port_info 11 /OUTPUT 1 "btn_ren";
    .port_info 12 /OUTPUT 32 "data_out";
v00000241ddda3530_0 .net "PC", 31 0, L_00000241ddda8120;  alias, 1 drivers
v00000241ddda2950_0 .net "btn_out", 0 0, v00000241ddda2f90_0;  alias, 1 drivers
v00000241ddda2e50_0 .var "btn_ren", 0 0;
v00000241ddda2ef0_0 .net "clk", 0 0, L_00000241dde1e6f0;  alias, 1 drivers
v00000241ddda24f0_0 .net "data_addr", 31 0, L_00000241dde1e010;  alias, 1 drivers
v00000241ddda2630_0 .var "data_out", 31 0;
v00000241ddda3350_0 .var "mem_ren", 0 0;
v00000241ddda23b0_0 .var "mem_wen", 0 0;
v00000241ddda1910_0 .net "memory_out", 31 0, v00000241dde1a5d0_0;  alias, 1 drivers
v00000241ddda3030_0 .net "ren", 0 0, L_00000241ddda8ba0;  alias, 1 drivers
v00000241ddda2450_0 .var "screen_ren", 0 0;
v00000241ddda1cd0_0 .var "screen_wen", 0 0;
v00000241ddda1e10_0 .net "wen", 0 0, L_00000241ddda83c0;  alias, 1 drivers
E_00000241ddd68d70/0 .event anyedge, v00000241ddda2b30_0, v00000241ddda1e10_0, v00000241ddda1910_0, v00000241ddda3030_0;
E_00000241ddd68d70/1 .event anyedge, v00000241ddda2f90_0;
E_00000241ddd68d70 .event/or E_00000241ddd68d70/0, E_00000241ddd68d70/1;
S_00000241ddcbb250 .scope module, "counter1mhz" "cpuTimer" 3 146, 6 1 0, S_00000241ddbe6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "counter";
P_00000241ddd69530 .param/l "DIVISION" 0 6 6, +C4<00000000000000000000000000011011>;
v00000241ddda35d0_0 .net "clk", 0 0, L_00000241dde1e6f0;  alias, 1 drivers
v00000241ddda1a50_0 .var "counter", 31 0;
v00000241ddda2770_0 .net "reset", 0 0, v00000241dde1ebf0_0;  1 drivers
v00000241ddda26d0_0 .var "subCounter", 10 0;
E_00000241ddd69570/0 .event negedge, v00000241ddda2770_0;
E_00000241ddd69570/1 .event posedge, v00000241ddda2d10_0;
E_00000241ddd69570 .event/or E_00000241ddd69570/0, E_00000241ddd69570/1;
S_00000241ddcaa0d0 .scope module, "cpu_1" "cpu" 3 45, 7 9 0, S_00000241ddbe6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /OUTPUT 32 "PC_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "data_addr";
    .port_info 6 /OUTPUT 1 "ren";
    .port_info 7 /OUTPUT 1 "wen";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 32 "data_in";
    .port_info 10 /OUTPUT 4 "byte_select";
    .port_info 11 /INPUT 1 "memReady";
L_00000241ddda8120 .functor BUFZ 32, v00000241dde161d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241ddda9700 .functor BUFZ 32, v00000241dde1aa30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241dde21bb0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000241ddda80b0 .functor XNOR 1, L_00000241ddda8ba0, L_00000241dde21bb0, C4<0>, C4<0>;
L_00000241ddda8ba0 .functor BUFZ 1, v00000241dde15af0_0, C4<0>, C4<0>, C4<0>;
L_00000241ddda83c0 .functor BUFZ 1, v00000241dde131b0_0, C4<0>, C4<0>, C4<0>;
L_00000241ddda87b0 .functor BUFZ 32, v00000241dde14c90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241ddda8510 .functor BUFZ 32, v00000241ddda2630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241ddda7d30 .functor BUFZ 4, v00000241dde152d0_0, C4<0000>, C4<0000>, C4<0000>;
L_00000241dde21c40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241ddda98c0 .functor XNOR 1, L_00000241dde7c520, L_00000241dde21c40, C4<0>, C4<0>;
L_00000241dde21c88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241ddda7ef0 .functor XNOR 1, v00000241dde0c2e0_0, L_00000241dde21c88, C4<0>, C4<0>;
L_00000241dde22078 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000241ddda8660 .functor XNOR 1, v00000241dde155f0_0, L_00000241dde22078, C4<0>, C4<0>;
L_00000241dde220c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000241ddda90e0 .functor XNOR 1, v00000241dde15550_0, L_00000241dde220c0, C4<0>, C4<0>;
L_00000241dde22108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000241ddda9070 .functor XNOR 1, v00000241dde15a50_0, L_00000241dde22108, C4<0>, C4<0>;
L_00000241ddda8b30 .functor OR 1, L_00000241ddda90e0, L_00000241ddda9070, C4<0>, C4<0>;
L_00000241dde22198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241ddda7e80 .functor XNOR 1, v00000241dde13390_0, L_00000241dde22198, C4<0>, C4<0>;
L_00000241dde221e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000241ddda8580 .functor XNOR 1, v00000241dde15a50_0, L_00000241dde221e0, C4<0>, C4<0>;
L_00000241dde22d20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241ddda89e0 .functor XNOR 1, v00000241dde16950_0, L_00000241dde22d20, C4<0>, C4<0>;
L_00000241dde22ed0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241ddda8c80 .functor XNOR 1, v00000241dde15410_0, L_00000241dde22ed0, C4<0>, C4<0>;
v00000241dde137f0_0 .net "ALUInA", 31 0, L_00000241dde7b4e0;  1 drivers
v00000241dde12df0_0 .net "ALUInB", 31 0, L_00000241dde7a7c0;  1 drivers
v00000241dde14650_0 .net "ALUOp", 3 0, v00000241ddda3210_0;  1 drivers
v00000241dde12e90_0 .net "ALUOut", 31 0, L_00000241dde7cac0;  1 drivers
v00000241dde14150_0 .net "ALUSrc", 0 0, v00000241dde0ab20_0;  1 drivers
v00000241dde14330_0 .net "ALUcntrl", 2 0, v00000241dde0b840_0;  1 drivers
v00000241dde13930_0 .net "Branch", 0 0, v00000241dde0bd40_0;  1 drivers
v00000241dde143d0_0 .net "BranchALUOut", 31 0, L_00000241dde7b260;  1 drivers
v00000241dde14ab0_0 .net "BranchInA", 31 0, L_00000241dde7bda0;  1 drivers
v00000241dde14bf0_0 .net "DMemOut", 31 0, L_00000241ddda8510;  1 drivers
v00000241dde132f0_0 .var "EXMEM_ALUOut", 31 0;
v00000241dde14510_0 .var "EXMEM_Branch", 0 0;
v00000241dde139d0_0 .var "EXMEM_BranchALUOut", 31 0;
v00000241dde14830_0 .var "EXMEM_JumpJALR", 0 0;
v00000241dde13570_0 .var "EXMEM_MemRead", 0 0;
v00000241dde136b0_0 .var "EXMEM_MemToReg", 0 0;
v00000241dde131b0_0 .var "EXMEM_MemWrite", 0 0;
v00000241dde145b0_0 .var "EXMEM_MemWriteData", 31 0;
v00000241dde148d0_0 .var "EXMEM_RegWrite", 0 0;
v00000241dde14f10_0 .var "EXMEM_RegWriteAddr", 4 0;
v00000241dde14b50_0 .var "EXMEM_Zero", 0 0;
v00000241dde14fb0_0 .var "EXMEM_funct3", 2 0;
v00000241dde13390_0 .var "IDEX_ALUSrc", 0 0;
v00000241dde13610_0 .var "IDEX_ALUcntrl", 2 0;
v00000241dde159b0_0 .var "IDEX_Branch", 0 0;
v00000241dde15550_0 .var "IDEX_Jump", 0 0;
v00000241dde15a50_0 .var "IDEX_JumpJALR", 0 0;
v00000241dde15af0_0 .var "IDEX_MemRead", 0 0;
v00000241dde16630_0 .var "IDEX_MemToReg", 0 0;
v00000241dde15870_0 .var "IDEX_MemWrite", 0 0;
v00000241dde15eb0_0 .var "IDEX_PC", 31 0;
v00000241dde16950_0 .var "IDEX_RegDst", 0 0;
v00000241dde163b0_0 .var "IDEX_RegWrite", 0 0;
v00000241dde166d0_0 .var "IDEX_funct3", 2 0;
v00000241dde15b90_0 .var "IDEX_funct7", 6 0;
v00000241dde155f0_0 .var "IDEX_inA_is_PC", 0 0;
v00000241dde164f0_0 .var "IDEX_instr_rd", 4 0;
v00000241dde15370_0 .var "IDEX_instr_rs1", 4 0;
v00000241dde16450_0 .var "IDEX_instr_rs2", 4 0;
v00000241dde15910_0 .var "IDEX_rdA", 31 0;
v00000241dde16590_0 .var "IDEX_rdB", 31 0;
v00000241dde154b0_0 .var "IDEX_signExtend", 31 0;
v00000241dde168b0_0 .var "IFID_PC", 31 0;
v00000241dde15c30_0 .var "IFID_instr", 31 0;
v00000241dde15690_0 .var "IFID_instrColdStart", 0 0;
v00000241dde15f50_0 .net "Jump", 0 0, v00000241dde0c2e0_0;  1 drivers
v00000241dde169f0_0 .net "JumpAddress", 31 0, L_00000241dde1dbb0;  1 drivers
v00000241dde16270_0 .net "JumpJALR", 0 0, v00000241dde0c600_0;  1 drivers
v00000241dde15cd0_0 .var "MEMWB_ALUOut", 31 0;
v00000241dde15d70_0 .var "MEMWB_DMemOut", 31 0;
v00000241dde15410_0 .var "MEMWB_MemToReg", 0 0;
v00000241dde15e10_0 .var "MEMWB_RegWrite", 0 0;
v00000241dde15730_0 .var "MEMWB_RegWriteAddr", 4 0;
v00000241dde16770_0 .var "MEMWB_funct3", 2 0;
v00000241dde16810_0 .net "MemOut", 31 0, v00000241dde14470_0;  1 drivers
v00000241dde157d0_0 .net "MemRead", 0 0, v00000241dde0c6a0_0;  1 drivers
v00000241dde15ff0_0 .net "MemToReg", 0 0, v00000241dde0bca0_0;  1 drivers
v00000241dde16090_0 .net "MemWrite", 0 0, v00000241dde0c380_0;  1 drivers
v00000241dde16130_0 .net "MemWriteData", 31 0, v00000241dde14c90_0;  1 drivers
v00000241dde161d0_0 .var "PC", 31 0;
v00000241dde16310_0 .net "PCSrc", 0 0, L_00000241dde7c520;  1 drivers
v00000241dde1bd90_0 .var "PC_OLD", 31 0;
v00000241dde1b6b0_0 .net "PC_new", 31 0, L_00000241dde1e3d0;  1 drivers
v00000241dde1c010_0 .net "PC_out", 31 0, L_00000241ddda8120;  alias, 1 drivers
v00000241dde1c510_0 .net "PCplus4", 31 0, L_00000241dde1f370;  1 drivers
v00000241dde1c8d0_0 .net "RegDst", 0 0, v00000241dde0c560_0;  1 drivers
v00000241dde1b570_0 .net "RegWrite", 0 0, v00000241dde0bfc0_0;  1 drivers
v00000241dde1c970_0 .net "RegWriteAddr", 4 0, L_00000241dde7c3e0;  1 drivers
v00000241dde1c650_0 .net "Zero", 0 0, L_00000241dde7d740;  1 drivers
v00000241dde1bf70_0 .net/2u *"_ivl_102", 0 0, L_00000241dde221e0;  1 drivers
v00000241dde1b750_0 .net *"_ivl_104", 0 0, L_00000241ddda8580;  1 drivers
v00000241dde1c1f0_0 .net/2u *"_ivl_110", 0 0, L_00000241dde22d20;  1 drivers
v00000241dde1b610_0 .net *"_ivl_112", 0 0, L_00000241ddda89e0;  1 drivers
L_00000241dde22d68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000241dde1be30_0 .net/2u *"_ivl_120", 0 0, L_00000241dde22d68;  1 drivers
v00000241dde1bed0_0 .net/2u *"_ivl_126", 0 0, L_00000241dde22ed0;  1 drivers
v00000241dde1c0b0_0 .net *"_ivl_128", 0 0, L_00000241ddda8c80;  1 drivers
L_00000241dde21bf8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000241dde1bcf0_0 .net/2u *"_ivl_20", 31 0, L_00000241dde21bf8;  1 drivers
v00000241dde1c150_0 .net/2u *"_ivl_24", 0 0, L_00000241dde21c40;  1 drivers
v00000241dde1c290_0 .net *"_ivl_26", 0 0, L_00000241ddda98c0;  1 drivers
v00000241dde1ca10_0 .net/2u *"_ivl_28", 0 0, L_00000241dde21c88;  1 drivers
v00000241dde1c330_0 .net *"_ivl_30", 0 0, L_00000241ddda7ef0;  1 drivers
v00000241dde1c3d0_0 .net *"_ivl_32", 31 0, L_00000241dde1f410;  1 drivers
v00000241dde1b9d0_0 .net/2u *"_ivl_4", 0 0, L_00000241dde21bb0;  1 drivers
L_00000241dde21f58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241dde1b7f0_0 .net/2u *"_ivl_52", 1 0, L_00000241dde21f58;  1 drivers
v00000241dde1b890_0 .net *"_ivl_54", 0 0, L_00000241dde79c80;  1 drivers
L_00000241dde21fa0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000241dde1c470_0 .net/2u *"_ivl_56", 1 0, L_00000241dde21fa0;  1 drivers
v00000241dde1c5b0_0 .net *"_ivl_58", 0 0, L_00000241dde7a2c0;  1 drivers
v00000241dde1b930_0 .net *"_ivl_6", 0 0, L_00000241ddda80b0;  1 drivers
v00000241dde1bb10_0 .net *"_ivl_60", 31 0, L_00000241dde7b800;  1 drivers
L_00000241dde21fe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241dde1b390_0 .net/2u *"_ivl_64", 1 0, L_00000241dde21fe8;  1 drivers
v00000241dde1ba70_0 .net *"_ivl_66", 0 0, L_00000241dde7a360;  1 drivers
L_00000241dde22030 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000241dde1b430_0 .net/2u *"_ivl_68", 1 0, L_00000241dde22030;  1 drivers
v00000241dde1b4d0_0 .net *"_ivl_70", 0 0, L_00000241dde7c2a0;  1 drivers
v00000241dde1c790_0 .net *"_ivl_72", 31 0, L_00000241dde7ac20;  1 drivers
v00000241dde1c6f0_0 .net/2u *"_ivl_76", 0 0, L_00000241dde22078;  1 drivers
v00000241dde1c830_0 .net *"_ivl_78", 0 0, L_00000241ddda8660;  1 drivers
v00000241dde1bbb0_0 .net/2u *"_ivl_82", 0 0, L_00000241dde220c0;  1 drivers
v00000241dde1bc50_0 .net *"_ivl_84", 0 0, L_00000241ddda90e0;  1 drivers
v00000241dde196d0_0 .net/2u *"_ivl_86", 0 0, L_00000241dde22108;  1 drivers
v00000241dde1b070_0 .net *"_ivl_88", 0 0, L_00000241ddda9070;  1 drivers
v00000241dde193b0_0 .net *"_ivl_91", 0 0, L_00000241ddda8b30;  1 drivers
L_00000241dde22150 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000241dde19770_0 .net/2u *"_ivl_92", 31 0, L_00000241dde22150;  1 drivers
v00000241dde19f90_0 .net/2u *"_ivl_94", 0 0, L_00000241dde22198;  1 drivers
v00000241dde199f0_0 .net *"_ivl_96", 0 0, L_00000241ddda7e80;  1 drivers
v00000241dde18f50_0 .net *"_ivl_98", 31 0, L_00000241dde7bd00;  1 drivers
v00000241dde1b2f0_0 .net "branch_taken", 0 0, v00000241ddda1ff0_0;  1 drivers
v00000241dde18ff0_0 .net "bubble_exmem", 0 0, v00000241dde0af80_0;  1 drivers
v00000241dde1a670_0 .net "bubble_idex", 0 0, v00000241dde0c240_0;  1 drivers
v00000241dde191d0_0 .net "bubble_ifid", 0 0, v00000241dde0ba20_0;  1 drivers
v00000241dde18e10_0 .net "bypassA", 1 0, v00000241ddd58460_0;  1 drivers
v00000241dde1a030_0 .net "bypassB", 1 0, v00000241dde0b020_0;  1 drivers
v00000241dde1a0d0_0 .net "bypassOutA", 31 0, L_00000241dde7aae0;  1 drivers
v00000241dde198b0_0 .net "bypassOutB", 31 0, L_00000241dde7a040;  1 drivers
v00000241dde19450_0 .net "byte_select", 3 0, L_00000241ddda7d30;  alias, 1 drivers
v00000241dde18eb0_0 .net "byte_select_vector", 3 0, v00000241dde152d0_0;  1 drivers
v00000241dde1ac10_0 .net "clock", 0 0, L_00000241dde1e6f0;  alias, 1 drivers
v00000241dde1a490_0 .net "data_addr", 31 0, L_00000241dde1e010;  alias, 1 drivers
v00000241dde1a170_0 .net "data_in", 31 0, v00000241ddda2630_0;  alias, 1 drivers
v00000241dde19950_0 .net "data_out", 31 0, L_00000241ddda87b0;  alias, 1 drivers
v00000241dde1a850_0 .var "delayed_instr", 31 0;
v00000241dde1afd0_0 .net "funct3", 2 0, L_00000241dde1ff50;  1 drivers
v00000241dde18c30_0 .net "funct7", 6 0, L_00000241dde1fff0;  1 drivers
v00000241dde19bd0_0 .net "imm_b", 31 0, L_00000241dde1e830;  1 drivers
v00000241dde19c70_0 .net "imm_i", 31 0, L_00000241dde1ded0;  1 drivers
v00000241dde19a90_0 .net "imm_j", 31 0, L_00000241dde1f2d0;  1 drivers
v00000241dde1adf0_0 .net "imm_s", 31 0, L_00000241dde20130;  1 drivers
v00000241dde1ad50_0 .net "imm_u", 31 0, L_00000241dde1f5f0;  1 drivers
v00000241dde1ab70_0 .net "inA_is_PC", 0 0, v00000241dde0b520_0;  1 drivers
v00000241dde1a710_0 .net "instr", 31 0, L_00000241ddda9700;  1 drivers
v00000241dde19090_0 .net "instr_in", 31 0, v00000241dde1aa30_0;  alias, 1 drivers
v00000241dde1a7b0_0 .net "instr_rd", 4 0, L_00000241dde1f870;  1 drivers
v00000241dde1a8f0_0 .net "instr_rs1", 4 0, L_00000241dde1dc50;  1 drivers
v00000241dde19db0_0 .net "instr_rs2", 4 0, L_00000241dde1ec90;  1 drivers
v00000241dde19130_0 .var "keepDelayInstr", 0 0;
v00000241dde19d10_0 .net "memReady", 0 0, v00000241dde1aad0_0;  alias, 1 drivers
v00000241dde1acb0_0 .net "opcode", 6 0, L_00000241dde1ef10;  1 drivers
v00000241dde19ef0_0 .net "overflow", 0 0, L_00000241dde7a0e0;  alias, 1 drivers
v00000241dde1a990_0 .net "rdA", 31 0, L_00000241dde1fcd0;  1 drivers
v00000241dde1b110_0 .net "rdB", 31 0, L_00000241dde1fd70;  1 drivers
v00000241dde18b90_0 .net "ren", 0 0, L_00000241ddda8ba0;  alias, 1 drivers
v00000241dde1a210_0 .net "reset", 0 0, v00000241dde1ebf0_0;  alias, 1 drivers
v00000241dde19810_0 .net "signExtend", 31 0, v00000241ddda29f0_0;  1 drivers
v00000241dde18d70_0 .net "wRegData", 31 0, L_00000241dde91670;  1 drivers
v00000241dde18cd0_0 .net "wen", 0 0, L_00000241ddda83c0;  alias, 1 drivers
v00000241dde19b30_0 .net "write_exmem", 0 0, v00000241dde0abc0_0;  1 drivers
v00000241dde19e50_0 .net "write_idex", 0 0, v00000241dde0bde0_0;  1 drivers
v00000241dde19270_0 .net "write_ifid", 0 0, v00000241dde0c1a0_0;  1 drivers
v00000241dde1a2b0_0 .net "write_memwb", 0 0, v00000241dde0c420_0;  1 drivers
v00000241dde19310_0 .net "write_pc", 0 0, v00000241dde0c9c0_0;  1 drivers
L_00000241dde1e010 .functor MUXZ 32, v00000241dde132f0_0, L_00000241dde7cac0, L_00000241ddda80b0, C4<>;
L_00000241dde1f370 .arith/sum 32, v00000241dde161d0_0, L_00000241dde21bf8;
L_00000241dde1f410 .functor MUXZ 32, L_00000241dde1dbb0, L_00000241dde1f370, L_00000241ddda7ef0, C4<>;
L_00000241dde1e3d0 .functor MUXZ 32, v00000241dde139d0_0, L_00000241dde1f410, L_00000241ddda98c0, C4<>;
L_00000241dde1dbb0 .arith/sum 32, v00000241dde168b0_0, v00000241ddda29f0_0;
L_00000241dde1ef10 .part v00000241dde15c30_0, 0, 7;
L_00000241dde1ff50 .part v00000241dde15c30_0, 12, 3;
L_00000241dde1fff0 .part v00000241dde15c30_0, 25, 7;
L_00000241dde1dc50 .part v00000241dde15c30_0, 15, 5;
L_00000241dde1ec90 .part v00000241dde15c30_0, 20, 5;
L_00000241dde1f870 .part v00000241dde15c30_0, 7, 5;
L_00000241dde1ed30 .part v00000241dde15c30_0, 7, 25;
L_00000241dde79c80 .cmp/eq 2, v00000241ddd58460_0, L_00000241dde21f58;
L_00000241dde7a2c0 .cmp/eq 2, v00000241ddd58460_0, L_00000241dde21fa0;
L_00000241dde7b800 .functor MUXZ 32, v00000241dde132f0_0, L_00000241dde91670, L_00000241dde7a2c0, C4<>;
L_00000241dde7aae0 .functor MUXZ 32, L_00000241dde7b800, v00000241dde15910_0, L_00000241dde79c80, C4<>;
L_00000241dde7a360 .cmp/eq 2, v00000241dde0b020_0, L_00000241dde21fe8;
L_00000241dde7c2a0 .cmp/eq 2, v00000241dde0b020_0, L_00000241dde22030;
L_00000241dde7ac20 .functor MUXZ 32, v00000241dde132f0_0, L_00000241dde91670, L_00000241dde7c2a0, C4<>;
L_00000241dde7a040 .functor MUXZ 32, L_00000241dde7ac20, v00000241dde16590_0, L_00000241dde7a360, C4<>;
L_00000241dde7b4e0 .functor MUXZ 32, L_00000241dde7aae0, v00000241dde15eb0_0, L_00000241ddda8660, C4<>;
L_00000241dde7bd00 .functor MUXZ 32, v00000241dde154b0_0, L_00000241dde7a040, L_00000241ddda7e80, C4<>;
L_00000241dde7a7c0 .functor MUXZ 32, L_00000241dde7bd00, L_00000241dde22150, L_00000241ddda8b30, C4<>;
L_00000241dde7bda0 .functor MUXZ 32, v00000241dde15eb0_0, L_00000241dde7aae0, L_00000241ddda8580, C4<>;
L_00000241dde7b260 .arith/sum 32, L_00000241dde7bda0, v00000241dde154b0_0;
L_00000241dde7c3e0 .functor MUXZ 5, v00000241dde164f0_0, v00000241dde16450_0, L_00000241ddda89e0, C4<>;
L_00000241dde7c980 .part v00000241dde132f0_0, 0, 2;
L_00000241dde7d600 .part v00000241dde132f0_0, 31, 1;
L_00000241dde7c520 .functor MUXZ 1, v00000241ddda1ff0_0, L_00000241dde22d68, v00000241dde14830_0, C4<>;
L_00000241dde7c840 .part v00000241dde15cd0_0, 0, 2;
L_00000241dde91670 .functor MUXZ 32, v00000241dde14470_0, v00000241dde15cd0_0, L_00000241ddda8c80, C4<>;
S_00000241ddcaa260 .scope module, "SignExtendSelector" "SignExtendSelector" 7 211, 8 4 0, S_00000241ddcaa0d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "imm_i";
    .port_info 2 /INPUT 32 "imm_s";
    .port_info 3 /INPUT 32 "imm_b";
    .port_info 4 /INPUT 32 "imm_u";
    .port_info 5 /INPUT 32 "imm_j";
    .port_info 6 /INPUT 7 "opcode";
v00000241ddda1af0_0 .net "imm_b", 31 0, L_00000241dde1e830;  alias, 1 drivers
v00000241ddda1d70_0 .net "imm_i", 31 0, L_00000241dde1ded0;  alias, 1 drivers
v00000241ddda33f0_0 .net "imm_j", 31 0, L_00000241dde1f2d0;  alias, 1 drivers
v00000241ddda30d0_0 .net "imm_s", 31 0, L_00000241dde20130;  alias, 1 drivers
v00000241ddda28b0_0 .net "imm_u", 31 0, L_00000241dde1f5f0;  alias, 1 drivers
v00000241ddda3170_0 .net "opcode", 6 0, L_00000241dde1ef10;  alias, 1 drivers
v00000241ddda29f0_0 .var "out", 31 0;
E_00000241ddd6a070/0 .event anyedge, v00000241ddda3170_0, v00000241ddda1d70_0, v00000241ddda30d0_0, v00000241ddda1af0_0;
E_00000241ddd6a070/1 .event anyedge, v00000241ddda33f0_0, v00000241ddda28b0_0;
E_00000241ddd6a070 .event/or E_00000241ddd6a070/0, E_00000241ddd6a070/1;
S_00000241ddca9440 .scope module, "control_alu" "control_alu" 7 412, 9 5 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUOp";
    .port_info 1 /INPUT 3 "ALUcntrl";
    .port_info 2 /INPUT 3 "funct3";
    .port_info 3 /INPUT 7 "funct7";
v00000241ddda3210_0 .var "ALUOp", 3 0;
v00000241ddda1eb0_0 .net "ALUcntrl", 2 0, v00000241dde13610_0;  1 drivers
v00000241ddda3490_0 .net "funct3", 2 0, v00000241dde166d0_0;  1 drivers
v00000241ddda3670_0 .net "funct7", 6 0, v00000241dde15b90_0;  1 drivers
E_00000241ddd69370 .event anyedge, v00000241ddda3670_0, v00000241ddda3490_0, v00000241ddda1eb0_0;
S_00000241ddca95d0 .scope module, "control_branch" "control_branch" 7 475, 10 4 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "branch_taken";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /INPUT 1 "zero";
    .port_info 4 /INPUT 1 "sign";
v00000241ddda1f50_0 .net "Branch", 0 0, v00000241dde14510_0;  1 drivers
v00000241ddda1ff0_0 .var "branch_taken", 0 0;
v00000241ddda2090_0 .net "funct3", 2 0, v00000241dde14fb0_0;  1 drivers
v00000241ddda2270_0 .net "sign", 0 0, L_00000241dde7d600;  1 drivers
v00000241ddd57a60_0 .net "zero", 0 0, v00000241dde14b50_0;  1 drivers
E_00000241ddd6a470 .event anyedge, v00000241ddda1f50_0, v00000241ddda2090_0, v00000241ddd57a60_0, v00000241ddda2270_0;
S_00000241ddc9efa0 .scope module, "control_bypass_ex" "control_bypass_ex" 7 420, 11 5 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "bypassA";
    .port_info 1 /OUTPUT 2 "bypassB";
    .port_info 2 /INPUT 5 "idex_rs1";
    .port_info 3 /INPUT 5 "idex_rs2";
    .port_info 4 /INPUT 5 "exmem_rd";
    .port_info 5 /INPUT 5 "memwb_rd";
    .port_info 6 /INPUT 1 "exmem_regwrite";
    .port_info 7 /INPUT 1 "memwb_regwrite";
v00000241ddd58460_0 .var "bypassA", 1 0;
v00000241dde0b020_0 .var "bypassB", 1 0;
v00000241dde0b480_0 .net "exmem_rd", 4 0, v00000241dde14f10_0;  1 drivers
v00000241dde0bac0_0 .net "exmem_regwrite", 0 0, v00000241dde148d0_0;  1 drivers
v00000241dde0ada0_0 .net "idex_rs1", 4 0, v00000241dde15370_0;  1 drivers
v00000241dde0b160_0 .net "idex_rs2", 4 0, v00000241dde16450_0;  1 drivers
v00000241dde0ae40_0 .net "memwb_rd", 4 0, v00000241dde15730_0;  1 drivers
v00000241dde0c4c0_0 .net "memwb_regwrite", 0 0, v00000241dde15e10_0;  1 drivers
E_00000241ddd6a830/0 .event anyedge, v00000241dde0bac0_0, v00000241dde0b480_0, v00000241dde0b160_0, v00000241dde0c4c0_0;
E_00000241ddd6a830/1 .event anyedge, v00000241dde0ae40_0;
E_00000241ddd6a830 .event/or E_00000241ddd6a830/0, E_00000241ddd6a830/1;
E_00000241ddd6aeb0/0 .event anyedge, v00000241dde0bac0_0, v00000241dde0b480_0, v00000241dde0ada0_0, v00000241dde0c4c0_0;
E_00000241ddd6aeb0/1 .event anyedge, v00000241dde0ae40_0;
E_00000241ddd6aeb0 .event/or E_00000241ddd6aeb0/0, E_00000241ddd6aeb0/1;
S_00000241ddc9f130 .scope module, "control_main" "control_main" 7 297, 12 5 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "RegDst";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "JumpJALR";
    .port_info 9 /OUTPUT 1 "inA_is_PC";
    .port_info 10 /OUTPUT 3 "ALUcntrl";
    .port_info 11 /INPUT 7 "opcode";
v00000241dde0ab20_0 .var "ALUSrc", 0 0;
v00000241dde0b840_0 .var "ALUcntrl", 2 0;
v00000241dde0bd40_0 .var "Branch", 0 0;
v00000241dde0c2e0_0 .var "Jump", 0 0;
v00000241dde0c600_0 .var "JumpJALR", 0 0;
v00000241dde0c6a0_0 .var "MemRead", 0 0;
v00000241dde0bca0_0 .var "MemToReg", 0 0;
v00000241dde0c380_0 .var "MemWrite", 0 0;
v00000241dde0c560_0 .var "RegDst", 0 0;
v00000241dde0bfc0_0 .var "RegWrite", 0 0;
v00000241dde0b520_0 .var "inA_is_PC", 0 0;
v00000241dde0aee0_0 .net "opcode", 6 0, L_00000241dde1ef10;  alias, 1 drivers
E_00000241ddd6b070 .event anyedge, v00000241ddda3170_0;
S_00000241ddc906b0 .scope module, "control_stall_id" "control_stall_id" 7 313, 13 6 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "bubble_ifid";
    .port_info 1 /OUTPUT 1 "bubble_idex";
    .port_info 2 /OUTPUT 1 "bubble_exmem";
    .port_info 3 /OUTPUT 1 "write_ifid";
    .port_info 4 /OUTPUT 1 "write_idex";
    .port_info 5 /OUTPUT 1 "write_exmem";
    .port_info 6 /OUTPUT 1 "write_memwb";
    .port_info 7 /OUTPUT 1 "write_pc";
    .port_info 8 /INPUT 5 "ifid_rs";
    .port_info 9 /INPUT 5 "ifid_rt";
    .port_info 10 /INPUT 5 "idex_rd";
    .port_info 11 /INPUT 1 "memRead";
    .port_info 12 /INPUT 1 "idex_memWrite";
    .port_info 13 /INPUT 1 "idex_memread";
    .port_info 14 /INPUT 1 "memReady";
    .port_info 15 /INPUT 1 "Jump";
    .port_info 16 /INPUT 1 "PCSrc";
v00000241dde0c7e0_0 .net "Jump", 0 0, v00000241dde0c2e0_0;  alias, 1 drivers
v00000241dde0b660_0 .net "PCSrc", 0 0, L_00000241dde7c520;  alias, 1 drivers
v00000241dde0af80_0 .var "bubble_exmem", 0 0;
v00000241dde0c240_0 .var "bubble_idex", 0 0;
v00000241dde0ba20_0 .var "bubble_ifid", 0 0;
v00000241dde0b8e0_0 .net "idex_memWrite", 0 0, v00000241dde15870_0;  1 drivers
v00000241dde0b0c0_0 .net "idex_memread", 0 0, v00000241dde15af0_0;  1 drivers
v00000241dde0b5c0_0 .net "idex_rd", 4 0, v00000241dde164f0_0;  1 drivers
v00000241dde0c880_0 .net "ifid_rs", 4 0, L_00000241dde1dc50;  alias, 1 drivers
v00000241dde0c920_0 .net "ifid_rt", 4 0, L_00000241dde1ec90;  alias, 1 drivers
v00000241dde0bc00_0 .net "memRead", 0 0, v00000241dde0c6a0_0;  alias, 1 drivers
v00000241dde0c740_0 .net "memReady", 0 0, v00000241dde1aad0_0;  alias, 1 drivers
v00000241dde0bb60_0 .var "memStalled", 0 0;
v00000241dde0abc0_0 .var "write_exmem", 0 0;
v00000241dde0bde0_0 .var "write_idex", 0 0;
v00000241dde0c1a0_0 .var "write_ifid", 0 0;
v00000241dde0c420_0 .var "write_memwb", 0 0;
v00000241dde0c9c0_0 .var "write_pc", 0 0;
E_00000241ddd6abf0/0 .event anyedge, v00000241dde0c740_0, v00000241dde0bb60_0, v00000241dde0c6a0_0, v00000241dde0b8e0_0;
E_00000241ddd6abf0/1 .event anyedge, v00000241dde0b0c0_0, v00000241dde0b5c0_0, v00000241dde0c880_0, v00000241dde0c920_0;
E_00000241ddd6abf0/2 .event anyedge, v00000241dde0c2e0_0, v00000241dde0b660_0;
E_00000241ddd6abf0 .event/or E_00000241ddd6abf0/0, E_00000241ddd6abf0/1, E_00000241ddd6abf0/2;
S_00000241ddc90840 .scope module, "cpu_alu" "ALUCPU" 7 352, 14 4 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "overflow";
    .port_info 3 /INPUT 32 "inA";
    .port_info 4 /INPUT 32 "inB";
    .port_info 5 /INPUT 4 "op";
P_00000241ddd6a7b0 .param/l "N" 0 14 4, +C4<00000000000000000000000000100000>;
L_00000241ddda9310 .functor XOR 32, L_00000241dde7b4e0, L_00000241dde7a7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241ddda8970 .functor OR 32, L_00000241dde7b4e0, L_00000241dde7a7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241ddda95b0 .functor AND 32, L_00000241dde7b4e0, L_00000241dde7a7c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000241dde22228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0b200_0 .net/2u *"_ivl_0", 0 0, L_00000241dde22228;  1 drivers
L_00000241dde22780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0ac60_0 .net/2u *"_ivl_101", 0 0, L_00000241dde22780;  1 drivers
v00000241dde0ad00_0 .net *"_ivl_104", 4 0, L_00000241dde7b1c0;  1 drivers
v00000241dde0c100_0 .net *"_ivl_105", 31 0, L_00000241dde7a9a0;  1 drivers
v00000241dde0b2a0_0 .net *"_ivl_107", 31 0, L_00000241dde7b300;  1 drivers
v00000241dde0b3e0_0 .net *"_ivl_109", 32 0, L_00000241dde7acc0;  1 drivers
L_00000241dde227c8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v00000241dde0b700_0 .net/2u *"_ivl_111", 3 0, L_00000241dde227c8;  1 drivers
v00000241dde0b340_0 .net *"_ivl_113", 0 0, L_00000241dde7aea0;  1 drivers
L_00000241dde22810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0b7a0_0 .net/2u *"_ivl_115", 0 0, L_00000241dde22810;  1 drivers
v00000241dde0b980_0 .net *"_ivl_117", 0 0, L_00000241dde7b760;  1 drivers
L_00000241dde22858 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000241dde0be80_0 .net/2u *"_ivl_119", 31 0, L_00000241dde22858;  1 drivers
L_00000241dde228a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241dde0bf20_0 .net/2u *"_ivl_121", 31 0, L_00000241dde228a0;  1 drivers
v00000241dde0c060_0 .net *"_ivl_123", 31 0, L_00000241dde79fa0;  1 drivers
v00000241dde0ce50_0 .net *"_ivl_125", 32 0, L_00000241dde7ab80;  1 drivers
L_00000241dde228e8 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v00000241dde0d490_0 .net/2u *"_ivl_127", 3 0, L_00000241dde228e8;  1 drivers
v00000241dde0e430_0 .net *"_ivl_129", 0 0, L_00000241dde7c160;  1 drivers
L_00000241dde22930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0d2b0_0 .net/2u *"_ivl_131", 0 0, L_00000241dde22930;  1 drivers
v00000241dde0cbd0_0 .net *"_ivl_133", 0 0, L_00000241dde79f00;  1 drivers
L_00000241dde22978 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000241dde0d170_0 .net/2u *"_ivl_135", 31 0, L_00000241dde22978;  1 drivers
L_00000241dde229c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241dde0e4d0_0 .net/2u *"_ivl_137", 31 0, L_00000241dde229c0;  1 drivers
v00000241dde0e570_0 .net *"_ivl_139", 31 0, L_00000241dde7a400;  1 drivers
v00000241dde0d0d0_0 .net *"_ivl_141", 32 0, L_00000241dde7a4a0;  1 drivers
L_00000241dde22a08 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v00000241dde0cef0_0 .net/2u *"_ivl_143", 3 0, L_00000241dde22a08;  1 drivers
v00000241dde0cf90_0 .net *"_ivl_145", 0 0, L_00000241dde7b3a0;  1 drivers
L_00000241dde22a50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0d030_0 .net/2u *"_ivl_147", 0 0, L_00000241dde22a50;  1 drivers
L_00000241dde222b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v00000241dde0e610_0 .net/2u *"_ivl_15", 3 0, L_00000241dde222b8;  1 drivers
v00000241dde0e930_0 .net *"_ivl_150", 31 0, L_00000241dde7ba80;  1 drivers
v00000241dde0de90_0 .net *"_ivl_151", 32 0, L_00000241dde7ae00;  1 drivers
L_00000241dde22a98 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v00000241dde0d210_0 .net/2u *"_ivl_153", 3 0, L_00000241dde22a98;  1 drivers
v00000241dde0d350_0 .net *"_ivl_155", 0 0, L_00000241dde7a540;  1 drivers
L_00000241dde22ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0e750_0 .net/2u *"_ivl_157", 0 0, L_00000241dde22ae0;  1 drivers
v00000241dde0e9d0_0 .net *"_ivl_160", 19 0, L_00000241dde7bb20;  1 drivers
L_00000241dde22b28 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000241dde0d530_0 .net/2u *"_ivl_161", 11 0, L_00000241dde22b28;  1 drivers
v00000241dde0e6b0_0 .net *"_ivl_163", 32 0, L_00000241dde7bbc0;  1 drivers
L_00000241dde22b70 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v00000241dde0df30_0 .net/2u *"_ivl_165", 3 0, L_00000241dde22b70;  1 drivers
v00000241dde0da30_0 .net *"_ivl_167", 0 0, L_00000241dde7a5e0;  1 drivers
v00000241dde0e070_0 .net *"_ivl_169", 32 0, L_00000241dde7a680;  1 drivers
v00000241dde0e110_0 .net *"_ivl_17", 0 0, L_00000241dde79dc0;  1 drivers
L_00000241dde22bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0e7f0_0 .net *"_ivl_172", 0 0, L_00000241dde22bb8;  1 drivers
v00000241dde0dcb0_0 .net *"_ivl_174", 19 0, L_00000241dde7bc60;  1 drivers
L_00000241dde22c00 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000241dde0e890_0 .net/2u *"_ivl_175", 11 0, L_00000241dde22c00;  1 drivers
v00000241dde0d710_0 .net *"_ivl_177", 31 0, L_00000241dde7aa40;  1 drivers
v00000241dde0d3f0_0 .net *"_ivl_179", 32 0, L_00000241dde7d420;  1 drivers
L_00000241dde22c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0e250_0 .net *"_ivl_182", 0 0, L_00000241dde22c48;  1 drivers
v00000241dde0cb30_0 .net *"_ivl_183", 32 0, L_00000241dde7d4c0;  1 drivers
L_00000241dde22c90 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241dde0dc10_0 .net/2u *"_ivl_185", 32 0, L_00000241dde22c90;  1 drivers
v00000241dde0cc70_0 .net *"_ivl_187", 32 0, L_00000241dde7d240;  1 drivers
v00000241dde0dd50_0 .net *"_ivl_189", 32 0, L_00000241dde7cb60;  1 drivers
v00000241dde0d5d0_0 .net *"_ivl_19", 32 0, L_00000241dde7b080;  1 drivers
v00000241dde0d670_0 .net *"_ivl_191", 32 0, L_00000241dde7d880;  1 drivers
v00000241dde0ddf0_0 .net *"_ivl_193", 32 0, L_00000241dde7d2e0;  1 drivers
v00000241dde0d7b0_0 .net *"_ivl_195", 32 0, L_00000241dde7cde0;  1 drivers
v00000241dde0cd10_0 .net *"_ivl_197", 32 0, L_00000241dde7c8e0;  1 drivers
v00000241dde0dad0_0 .net *"_ivl_199", 32 0, L_00000241dde7ca20;  1 drivers
v00000241dde0dfd0_0 .net *"_ivl_2", 32 0, L_00000241dde7b620;  1 drivers
v00000241dde0e1b0_0 .net *"_ivl_201", 32 0, L_00000241dde7d6a0;  1 drivers
v00000241dde0d850_0 .net *"_ivl_203", 32 0, L_00000241dde7d060;  1 drivers
v00000241dde0d8f0_0 .net *"_ivl_205", 32 0, L_00000241dde7d560;  1 drivers
v00000241dde0d990_0 .net *"_ivl_207", 32 0, L_00000241dde7cfc0;  1 drivers
v00000241dde0db70_0 .net *"_ivl_209", 32 0, L_00000241dde7d100;  1 drivers
v00000241dde0cdb0_0 .net *"_ivl_211", 32 0, L_00000241dde7cd40;  1 drivers
L_00000241dde22cd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241dde0e2f0_0 .net/2u *"_ivl_213", 31 0, L_00000241dde22cd8;  1 drivers
v00000241dde0e390_0 .net *"_ivl_218", 0 0, L_00000241dde7ce80;  1 drivers
L_00000241dde22300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde108a0_0 .net *"_ivl_22", 0 0, L_00000241dde22300;  1 drivers
v00000241dde10800_0 .net *"_ivl_23", 32 0, L_00000241dde7b8a0;  1 drivers
L_00000241dde22348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0ee60_0 .net *"_ivl_26", 0 0, L_00000241dde22348;  1 drivers
v00000241dde0ec80_0 .net *"_ivl_27", 32 0, L_00000241dde7be40;  1 drivers
L_00000241dde22390 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v00000241dde0edc0_0 .net/2u *"_ivl_29", 3 0, L_00000241dde22390;  1 drivers
v00000241dde0f9a0_0 .net *"_ivl_31", 0 0, L_00000241dde7bee0;  1 drivers
v00000241dde103a0_0 .net *"_ivl_33", 32 0, L_00000241dde7a220;  1 drivers
L_00000241dde223d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0f400_0 .net *"_ivl_36", 0 0, L_00000241dde223d8;  1 drivers
v00000241dde10440_0 .net *"_ivl_37", 32 0, L_00000241dde79be0;  1 drivers
L_00000241dde22270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0f4a0_0 .net/2u *"_ivl_4", 0 0, L_00000241dde22270;  1 drivers
L_00000241dde22420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde10940_0 .net *"_ivl_40", 0 0, L_00000241dde22420;  1 drivers
v00000241dde0fcc0_0 .net *"_ivl_41", 32 0, L_00000241dde79d20;  1 drivers
L_00000241dde22468 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v00000241dde0ef00_0 .net/2u *"_ivl_43", 3 0, L_00000241dde22468;  1 drivers
v00000241dde10260_0 .net *"_ivl_45", 0 0, L_00000241dde7b440;  1 drivers
L_00000241dde224b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0f540_0 .net/2u *"_ivl_47", 0 0, L_00000241dde224b0;  1 drivers
v00000241dde10760_0 .net *"_ivl_49", 31 0, L_00000241ddda9310;  1 drivers
v00000241dde0efa0_0 .net *"_ivl_51", 32 0, L_00000241dde7a180;  1 drivers
L_00000241dde224f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v00000241dde0fae0_0 .net/2u *"_ivl_53", 3 0, L_00000241dde224f8;  1 drivers
v00000241dde0f900_0 .net *"_ivl_55", 0 0, L_00000241dde7b940;  1 drivers
L_00000241dde22540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0f5e0_0 .net/2u *"_ivl_57", 0 0, L_00000241dde22540;  1 drivers
v00000241dde0f180_0 .net *"_ivl_59", 31 0, L_00000241ddda8970;  1 drivers
v00000241dde0f040_0 .net *"_ivl_6", 32 0, L_00000241dde7a720;  1 drivers
v00000241dde0f2c0_0 .net *"_ivl_61", 32 0, L_00000241dde7a900;  1 drivers
L_00000241dde22588 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v00000241dde104e0_0 .net/2u *"_ivl_63", 3 0, L_00000241dde22588;  1 drivers
v00000241dde109e0_0 .net *"_ivl_65", 0 0, L_00000241dde7c020;  1 drivers
L_00000241dde225d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0fa40_0 .net/2u *"_ivl_67", 0 0, L_00000241dde225d0;  1 drivers
v00000241dde0fea0_0 .net *"_ivl_69", 31 0, L_00000241ddda95b0;  1 drivers
v00000241dde0eb40_0 .net *"_ivl_71", 32 0, L_00000241dde7af40;  1 drivers
L_00000241dde22618 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v00000241dde0ebe0_0 .net/2u *"_ivl_73", 3 0, L_00000241dde22618;  1 drivers
v00000241dde106c0_0 .net *"_ivl_75", 0 0, L_00000241dde7bf80;  1 drivers
L_00000241dde22660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0fb80_0 .net/2u *"_ivl_77", 0 0, L_00000241dde22660;  1 drivers
v00000241dde0fe00_0 .net *"_ivl_8", 32 0, L_00000241dde7c200;  1 drivers
v00000241dde0f860_0 .net *"_ivl_80", 4 0, L_00000241dde7ad60;  1 drivers
v00000241dde0f7c0_0 .net *"_ivl_81", 31 0, L_00000241dde7c0c0;  1 drivers
v00000241dde0f0e0_0 .net *"_ivl_83", 32 0, L_00000241dde7afe0;  1 drivers
L_00000241dde226a8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v00000241dde0f360_0 .net/2u *"_ivl_85", 3 0, L_00000241dde226a8;  1 drivers
v00000241dde0fd60_0 .net *"_ivl_87", 0 0, L_00000241dde7b9e0;  1 drivers
L_00000241dde226f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde0ff40_0 .net/2u *"_ivl_89", 0 0, L_00000241dde226f0;  1 drivers
v00000241dde0fc20_0 .net *"_ivl_92", 4 0, L_00000241dde7b120;  1 drivers
v00000241dde101c0_0 .net *"_ivl_93", 31 0, L_00000241dde7a860;  1 drivers
v00000241dde10120_0 .net *"_ivl_95", 32 0, L_00000241dde79e60;  1 drivers
L_00000241dde22738 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v00000241dde10300_0 .net/2u *"_ivl_97", 3 0, L_00000241dde22738;  1 drivers
v00000241dde0ffe0_0 .net *"_ivl_99", 0 0, L_00000241dde7b6c0;  1 drivers
v00000241dde0f220_0 .net/s "inA", 31 0, L_00000241dde7b4e0;  alias, 1 drivers
v00000241dde0f680_0 .net/s "inB", 31 0, L_00000241dde7a7c0;  alias, 1 drivers
v00000241dde10580_0 .net "op", 3 0, v00000241ddda3210_0;  alias, 1 drivers
v00000241dde0ed20_0 .net "out", 31 0, L_00000241dde7cac0;  alias, 1 drivers
v00000241dde0f720_0 .net "out_val", 31 0, L_00000241dde7c340;  1 drivers
v00000241dde10080_0 .net "overflow", 0 0, L_00000241dde7a0e0;  alias, 1 drivers
v00000241dde10620_0 .net "unsigned_sub", 32 0, L_00000241dde7b580;  1 drivers
v00000241dde12950_0 .net "zero", 0 0, L_00000241dde7d740;  alias, 1 drivers
L_00000241dde7b620 .concat [ 32 1 0 0], L_00000241dde7b4e0, L_00000241dde22228;
L_00000241dde7a720 .concat [ 32 1 0 0], L_00000241dde7a7c0, L_00000241dde22270;
L_00000241dde7c200 .arith/sub 33, L_00000241dde7b620, L_00000241dde7a720;
L_00000241dde7b580 .concat [ 33 0 0 0], L_00000241dde7c200;
L_00000241dde7a0e0 .part L_00000241dde7cd40, 32, 1;
L_00000241dde7c340 .part L_00000241dde7cd40, 0, 32;
L_00000241dde79dc0 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde222b8;
L_00000241dde7b080 .concat [ 32 1 0 0], L_00000241dde7b4e0, L_00000241dde22300;
L_00000241dde7b8a0 .concat [ 32 1 0 0], L_00000241dde7a7c0, L_00000241dde22348;
L_00000241dde7be40 .arith/sum 33, L_00000241dde7b080, L_00000241dde7b8a0;
L_00000241dde7bee0 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde22390;
L_00000241dde7a220 .concat [ 32 1 0 0], L_00000241dde7b4e0, L_00000241dde223d8;
L_00000241dde79be0 .concat [ 32 1 0 0], L_00000241dde7a7c0, L_00000241dde22420;
L_00000241dde79d20 .arith/sub 33, L_00000241dde7a220, L_00000241dde79be0;
L_00000241dde7b440 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde22468;
L_00000241dde7a180 .concat [ 32 1 0 0], L_00000241ddda9310, L_00000241dde224b0;
L_00000241dde7b940 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde224f8;
L_00000241dde7a900 .concat [ 32 1 0 0], L_00000241ddda8970, L_00000241dde22540;
L_00000241dde7c020 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde22588;
L_00000241dde7af40 .concat [ 32 1 0 0], L_00000241ddda95b0, L_00000241dde225d0;
L_00000241dde7bf80 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde22618;
L_00000241dde7ad60 .part L_00000241dde7a7c0, 0, 5;
L_00000241dde7c0c0 .shift/l 32, L_00000241dde7b4e0, L_00000241dde7ad60;
L_00000241dde7afe0 .concat [ 32 1 0 0], L_00000241dde7c0c0, L_00000241dde22660;
L_00000241dde7b9e0 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde226a8;
L_00000241dde7b120 .part L_00000241dde7a7c0, 0, 5;
L_00000241dde7a860 .shift/r 32, L_00000241dde7b4e0, L_00000241dde7b120;
L_00000241dde79e60 .concat [ 32 1 0 0], L_00000241dde7a860, L_00000241dde226f0;
L_00000241dde7b6c0 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde22738;
L_00000241dde7b1c0 .part L_00000241dde7a7c0, 0, 5;
L_00000241dde7a9a0 .shift/rs 32, L_00000241dde7b4e0, L_00000241dde7b1c0;
L_00000241dde7b300 .concat [ 32 0 0 0], L_00000241dde7a9a0;
L_00000241dde7acc0 .concat [ 32 1 0 0], L_00000241dde7b300, L_00000241dde22780;
L_00000241dde7aea0 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde227c8;
L_00000241dde7b760 .cmp/gt.s 32, L_00000241dde7a7c0, L_00000241dde7b4e0;
L_00000241dde79fa0 .functor MUXZ 32, L_00000241dde228a0, L_00000241dde22858, L_00000241dde7b760, C4<>;
L_00000241dde7ab80 .concat [ 32 1 0 0], L_00000241dde79fa0, L_00000241dde22810;
L_00000241dde7c160 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde228e8;
L_00000241dde79f00 .cmp/gt 32, L_00000241dde7a7c0, L_00000241dde7b4e0;
L_00000241dde7a400 .functor MUXZ 32, L_00000241dde229c0, L_00000241dde22978, L_00000241dde79f00, C4<>;
L_00000241dde7a4a0 .concat [ 32 1 0 0], L_00000241dde7a400, L_00000241dde22930;
L_00000241dde7b3a0 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde22a08;
L_00000241dde7ba80 .part L_00000241dde7b580, 1, 32;
L_00000241dde7ae00 .concat [ 32 1 0 0], L_00000241dde7ba80, L_00000241dde22a50;
L_00000241dde7a540 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde22a98;
L_00000241dde7bb20 .part L_00000241dde7a7c0, 12, 20;
L_00000241dde7bbc0 .concat [ 12 20 1 0], L_00000241dde22b28, L_00000241dde7bb20, L_00000241dde22ae0;
L_00000241dde7a5e0 .cmp/eq 4, v00000241ddda3210_0, L_00000241dde22b70;
L_00000241dde7a680 .concat [ 32 1 0 0], L_00000241dde7b4e0, L_00000241dde22bb8;
L_00000241dde7bc60 .part L_00000241dde7a7c0, 12, 20;
L_00000241dde7aa40 .concat [ 12 20 0 0], L_00000241dde22c00, L_00000241dde7bc60;
L_00000241dde7d420 .concat [ 32 1 0 0], L_00000241dde7aa40, L_00000241dde22c48;
L_00000241dde7d4c0 .arith/sum 33, L_00000241dde7a680, L_00000241dde7d420;
L_00000241dde7d240 .functor MUXZ 33, L_00000241dde22c90, L_00000241dde7d4c0, L_00000241dde7a5e0, C4<>;
L_00000241dde7cb60 .functor MUXZ 33, L_00000241dde7d240, L_00000241dde7bbc0, L_00000241dde7a540, C4<>;
L_00000241dde7d880 .functor MUXZ 33, L_00000241dde7cb60, L_00000241dde7ae00, L_00000241dde7b3a0, C4<>;
L_00000241dde7d2e0 .functor MUXZ 33, L_00000241dde7d880, L_00000241dde7a4a0, L_00000241dde7c160, C4<>;
L_00000241dde7cde0 .functor MUXZ 33, L_00000241dde7d2e0, L_00000241dde7ab80, L_00000241dde7aea0, C4<>;
L_00000241dde7c8e0 .functor MUXZ 33, L_00000241dde7cde0, L_00000241dde7acc0, L_00000241dde7b6c0, C4<>;
L_00000241dde7ca20 .functor MUXZ 33, L_00000241dde7c8e0, L_00000241dde79e60, L_00000241dde7b9e0, C4<>;
L_00000241dde7d6a0 .functor MUXZ 33, L_00000241dde7ca20, L_00000241dde7afe0, L_00000241dde7bf80, C4<>;
L_00000241dde7d060 .functor MUXZ 33, L_00000241dde7d6a0, L_00000241dde7af40, L_00000241dde7c020, C4<>;
L_00000241dde7d560 .functor MUXZ 33, L_00000241dde7d060, L_00000241dde7a900, L_00000241dde7b940, C4<>;
L_00000241dde7cfc0 .functor MUXZ 33, L_00000241dde7d560, L_00000241dde7a180, L_00000241dde7b440, C4<>;
L_00000241dde7d100 .functor MUXZ 33, L_00000241dde7cfc0, L_00000241dde79d20, L_00000241dde7bee0, C4<>;
L_00000241dde7cd40 .functor MUXZ 33, L_00000241dde7d100, L_00000241dde7be40, L_00000241dde79dc0, C4<>;
L_00000241dde7d740 .cmp/eq 32, L_00000241dde7cac0, L_00000241dde22cd8;
L_00000241dde7ce80 .part L_00000241dde7c340, 31, 1;
L_00000241dde7cac0 .concat [ 32 0 0 0], L_00000241dde7c340;
S_00000241ddc74910 .scope module, "cpu_regs" "RegFile" 7 198, 15 7 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_00000241dde21da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000241ddda86d0 .functor XNOR 1, v00000241dde15e10_0, L_00000241dde21da8, C4<0>, C4<0>;
L_00000241ddda7e10 .functor AND 1, L_00000241ddda86d0, L_00000241dde1ee70, C4<1>, C4<1>;
L_00000241ddda7fd0 .functor AND 1, L_00000241ddda7e10, L_00000241dde1f550, C4<1>, C4<1>;
L_00000241dde21e80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000241ddda93f0 .functor XNOR 1, v00000241dde15e10_0, L_00000241dde21e80, C4<0>, C4<0>;
L_00000241ddda9770 .functor AND 1, L_00000241ddda93f0, L_00000241dde1f7d0, C4<1>, C4<1>;
L_00000241ddda8e40 .functor AND 1, L_00000241ddda9770, L_00000241dde1f9b0, C4<1>, C4<1>;
v00000241dde10bf0_0 .net/2u *"_ivl_0", 0 0, L_00000241dde21da8;  1 drivers
v00000241dde117d0_0 .net *"_ivl_10", 0 0, L_00000241dde1f550;  1 drivers
v00000241dde11870_0 .net *"_ivl_13", 0 0, L_00000241ddda7fd0;  1 drivers
v00000241dde11730_0 .net *"_ivl_14", 31 0, L_00000241dde1f690;  1 drivers
v00000241dde12590_0 .net *"_ivl_16", 6 0, L_00000241dde1f730;  1 drivers
L_00000241dde21e38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241dde12630_0 .net *"_ivl_19", 1 0, L_00000241dde21e38;  1 drivers
v00000241dde126d0_0 .net *"_ivl_2", 0 0, L_00000241ddda86d0;  1 drivers
v00000241dde114b0_0 .net/2u *"_ivl_22", 0 0, L_00000241dde21e80;  1 drivers
v00000241dde11050_0 .net *"_ivl_24", 0 0, L_00000241ddda93f0;  1 drivers
v00000241dde11550_0 .net *"_ivl_26", 0 0, L_00000241dde1f7d0;  1 drivers
v00000241dde12450_0 .net *"_ivl_29", 0 0, L_00000241ddda9770;  1 drivers
L_00000241dde21ec8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000241dde112d0_0 .net/2u *"_ivl_30", 4 0, L_00000241dde21ec8;  1 drivers
v00000241dde110f0_0 .net *"_ivl_32", 0 0, L_00000241dde1f9b0;  1 drivers
v00000241dde128b0_0 .net *"_ivl_35", 0 0, L_00000241ddda8e40;  1 drivers
v00000241dde12130_0 .net *"_ivl_36", 31 0, L_00000241dde1fb90;  1 drivers
v00000241dde11190_0 .net *"_ivl_38", 6 0, L_00000241dde1fc30;  1 drivers
v00000241dde11230_0 .net *"_ivl_4", 0 0, L_00000241dde1ee70;  1 drivers
L_00000241dde21f10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241dde11e10_0 .net *"_ivl_41", 1 0, L_00000241dde21f10;  1 drivers
v00000241dde12770_0 .net *"_ivl_7", 0 0, L_00000241ddda7e10;  1 drivers
L_00000241dde21df0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000241dde10fb0_0 .net/2u *"_ivl_8", 4 0, L_00000241dde21df0;  1 drivers
v00000241dde12310_0 .net "clock", 0 0, L_00000241dde1e6f0;  alias, 1 drivers
v00000241dde10d30 .array "data", 0 31, 31 0;
v00000241dde11a50_0 .var/i "i", 31 0;
v00000241dde119b0_0 .net "raA", 4 0, L_00000241dde1dc50;  alias, 1 drivers
v00000241dde11910_0 .net "raB", 4 0, L_00000241dde1ec90;  alias, 1 drivers
v00000241dde121d0_0 .net "rdA", 31 0, L_00000241dde1fcd0;  alias, 1 drivers
v00000241dde11370_0 .net "rdB", 31 0, L_00000241dde1fd70;  alias, 1 drivers
v00000241dde10dd0_0 .net "reset", 0 0, v00000241dde1ebf0_0;  alias, 1 drivers
v00000241dde12810_0 .net "wa", 4 0, v00000241dde15730_0;  alias, 1 drivers
v00000241dde11b90_0 .net "wd", 31 0, L_00000241dde91670;  alias, 1 drivers
v00000241dde11c30_0 .net "wen", 0 0, v00000241dde15e10_0;  alias, 1 drivers
L_00000241dde1ee70 .cmp/eq 5, v00000241dde15730_0, L_00000241dde1dc50;
L_00000241dde1f550 .cmp/ne 5, v00000241dde15730_0, L_00000241dde21df0;
L_00000241dde1f690 .array/port v00000241dde10d30, L_00000241dde1f730;
L_00000241dde1f730 .concat [ 5 2 0 0], L_00000241dde1dc50, L_00000241dde21e38;
L_00000241dde1fcd0 .functor MUXZ 32, L_00000241dde1f690, L_00000241dde91670, L_00000241ddda7fd0, C4<>;
L_00000241dde1f7d0 .cmp/eq 5, v00000241dde15730_0, L_00000241dde1ec90;
L_00000241dde1f9b0 .cmp/ne 5, v00000241dde15730_0, L_00000241dde21ec8;
L_00000241dde1fb90 .array/port v00000241dde10d30, L_00000241dde1fc30;
L_00000241dde1fc30 .concat [ 5 2 0 0], L_00000241dde1ec90, L_00000241dde21f10;
L_00000241dde1fd70 .functor MUXZ 32, L_00000241dde1fb90, L_00000241dde91670, L_00000241ddda8e40, C4<>;
S_00000241ddc74aa0 .scope module, "mem_read_selector" "mem_read_selector" 7 486, 16 4 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "DMemOut";
    .port_info 2 /INPUT 2 "byte_index";
    .port_info 3 /OUTPUT 32 "out";
L_00000241dde22e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241ddda97e0 .functor XNOR 1, L_00000241dde7c5c0, L_00000241dde22e88, C4<0>, C4<0>;
v00000241dde11cd0_0 .net "DMemOut", 31 0, v00000241dde15d70_0;  1 drivers
L_00000241dde22db0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241dde124f0_0 .net/2u *"_ivl_0", 1 0, L_00000241dde22db0;  1 drivers
v00000241dde12270_0 .net *"_ivl_11", 7 0, L_00000241dde7cc00;  1 drivers
L_00000241dde22e40 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000241dde129f0_0 .net/2u *"_ivl_12", 1 0, L_00000241dde22e40;  1 drivers
v00000241dde10b50_0 .net *"_ivl_14", 0 0, L_00000241dde7d7e0;  1 drivers
v00000241dde10c90_0 .net *"_ivl_17", 7 0, L_00000241dde7d920;  1 drivers
v00000241dde10e70_0 .net *"_ivl_19", 7 0, L_00000241dde7d9c0;  1 drivers
v00000241dde11af0_0 .net *"_ivl_2", 0 0, L_00000241dde7cca0;  1 drivers
v00000241dde11d70_0 .net *"_ivl_20", 7 0, L_00000241dde7da60;  1 drivers
v00000241dde11eb0_0 .net *"_ivl_22", 7 0, L_00000241dde7c480;  1 drivers
v00000241dde11f50_0 .net *"_ivl_27", 0 0, L_00000241dde7c5c0;  1 drivers
v00000241dde12090_0 .net/2u *"_ivl_28", 0 0, L_00000241dde22e88;  1 drivers
v00000241dde11690_0 .net *"_ivl_30", 0 0, L_00000241ddda97e0;  1 drivers
v00000241dde123b0_0 .net *"_ivl_33", 15 0, L_00000241dde7c660;  1 drivers
v00000241dde11ff0_0 .net *"_ivl_35", 15 0, L_00000241dde7c700;  1 drivers
v00000241dde115f0_0 .net *"_ivl_5", 7 0, L_00000241dde7d1a0;  1 drivers
L_00000241dde22df8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000241dde10f10_0 .net/2u *"_ivl_6", 1 0, L_00000241dde22df8;  1 drivers
v00000241dde14290_0 .net *"_ivl_8", 0 0, L_00000241dde7d380;  1 drivers
v00000241dde134d0_0 .net "byte_index", 1 0, L_00000241dde7c840;  1 drivers
v00000241dde13250_0 .net "byte_sel", 7 0, L_00000241dde7cf20;  1 drivers
v00000241dde14e70_0 .net "half", 15 0, L_00000241dde7c7a0;  1 drivers
v00000241dde15230_0 .net "mem_select", 2 0, v00000241dde16770_0;  1 drivers
v00000241dde14470_0 .var "out", 31 0;
E_00000241ddd6a4f0 .event anyedge, v00000241dde15230_0, v00000241dde13250_0, v00000241dde14e70_0, v00000241dde11cd0_0;
L_00000241dde7cca0 .cmp/eq 2, L_00000241dde7c840, L_00000241dde22db0;
L_00000241dde7d1a0 .part v00000241dde15d70_0, 0, 8;
L_00000241dde7d380 .cmp/eq 2, L_00000241dde7c840, L_00000241dde22df8;
L_00000241dde7cc00 .part v00000241dde15d70_0, 8, 8;
L_00000241dde7d7e0 .cmp/eq 2, L_00000241dde7c840, L_00000241dde22e40;
L_00000241dde7d920 .part v00000241dde15d70_0, 16, 8;
L_00000241dde7d9c0 .part v00000241dde15d70_0, 24, 8;
L_00000241dde7da60 .functor MUXZ 8, L_00000241dde7d9c0, L_00000241dde7d920, L_00000241dde7d7e0, C4<>;
L_00000241dde7c480 .functor MUXZ 8, L_00000241dde7da60, L_00000241dde7cc00, L_00000241dde7d380, C4<>;
L_00000241dde7cf20 .functor MUXZ 8, L_00000241dde7c480, L_00000241dde7d1a0, L_00000241dde7cca0, C4<>;
L_00000241dde7c5c0 .part L_00000241dde7c840, 1, 1;
L_00000241dde7c660 .part v00000241dde15d70_0, 0, 16;
L_00000241dde7c700 .part v00000241dde15d70_0, 16, 16;
L_00000241dde7c7a0 .functor MUXZ 16, L_00000241dde7c700, L_00000241dde7c660, L_00000241ddda97e0, C4<>;
S_00000241ddc3f500 .scope module, "mem_write_selector" "mem_write_selector" 7 433, 17 4 0, S_00000241ddcaa0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "mem_select";
    .port_info 1 /INPUT 32 "ALUin";
    .port_info 2 /INPUT 2 "offset";
    .port_info 3 /OUTPUT 4 "byte_select_vector";
    .port_info 4 /OUTPUT 32 "out";
v00000241dde14dd0_0 .net "ALUin", 31 0, v00000241dde145b0_0;  1 drivers
v00000241dde152d0_0 .var "byte_select_vector", 3 0;
v00000241dde146f0_0 .net "mem_select", 2 0, v00000241dde14fb0_0;  alias, 1 drivers
v00000241dde13c50_0 .net "offset", 1 0, L_00000241dde7c980;  1 drivers
v00000241dde14c90_0 .var "out", 31 0;
E_00000241ddd6a2f0 .event anyedge, v00000241ddda2090_0, v00000241dde13c50_0, v00000241dde14dd0_0;
E_00000241ddd6a8b0 .event anyedge, v00000241ddda2090_0, v00000241dde13c50_0;
S_00000241ddc3f690 .scope module, "signExtendUnit" "signExtend" 7 188, 18 4 0, S_00000241ddcaa0d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /OUTPUT 32 "imm_i";
    .port_info 2 /OUTPUT 32 "imm_s";
    .port_info 3 /OUTPUT 32 "imm_b";
    .port_info 4 /OUTPUT 32 "imm_u";
    .port_info 5 /OUTPUT 32 "imm_j";
v00000241dde14970_0 .net *"_ivl_1", 0 0, L_00000241dde1fe10;  1 drivers
v00000241dde12b70_0 .net *"_ivl_11", 0 0, L_00000241dde1efb0;  1 drivers
v00000241dde13750_0 .net *"_ivl_12", 19 0, L_00000241dde201d0;  1 drivers
v00000241dde140b0_0 .net *"_ivl_15", 6 0, L_00000241dde1f4b0;  1 drivers
v00000241dde13110_0 .net *"_ivl_17", 4 0, L_00000241dde1dcf0;  1 drivers
v00000241dde14a10_0 .net *"_ivl_2", 0 0, L_00000241dde20090;  1 drivers
v00000241dde13e30_0 .net *"_ivl_21", 0 0, L_00000241dde1df70;  1 drivers
v00000241dde13d90_0 .net *"_ivl_22", 19 0, L_00000241dde1f910;  1 drivers
v00000241dde141f0_0 .net *"_ivl_25", 0 0, L_00000241dde1e5b0;  1 drivers
v00000241dde14790_0 .net *"_ivl_27", 5 0, L_00000241dde1e0b0;  1 drivers
v00000241dde13ed0_0 .net *"_ivl_29", 3 0, L_00000241dde1e650;  1 drivers
L_00000241dde21cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde150f0_0 .net/2u *"_ivl_30", 0 0, L_00000241dde21cd0;  1 drivers
v00000241dde13f70_0 .net *"_ivl_35", 19 0, L_00000241dde1e970;  1 drivers
L_00000241dde21d18 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000241dde13cf0_0 .net/2u *"_ivl_36", 11 0, L_00000241dde21d18;  1 drivers
v00000241dde13b10_0 .net *"_ivl_4", 19 0, L_00000241dde1f230;  1 drivers
v00000241dde13a70_0 .net *"_ivl_41", 0 0, L_00000241dde1edd0;  1 drivers
v00000241dde14d30_0 .net *"_ivl_42", 11 0, L_00000241dde1ea10;  1 drivers
v00000241dde12f30_0 .net *"_ivl_45", 7 0, L_00000241dde1f050;  1 drivers
v00000241dde13890_0 .net *"_ivl_47", 0 0, L_00000241dde1eab0;  1 drivers
v00000241dde15050_0 .net *"_ivl_49", 5 0, L_00000241dde1dd90;  1 drivers
v00000241dde12fd0_0 .net *"_ivl_51", 3 0, L_00000241dde1eb50;  1 drivers
L_00000241dde21d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241dde12d50_0 .net/2u *"_ivl_52", 0 0, L_00000241dde21d60;  1 drivers
v00000241dde13070_0 .net *"_ivl_7", 11 0, L_00000241dde1e470;  1 drivers
v00000241dde14010_0 .net "imm_b", 31 0, L_00000241dde1e830;  alias, 1 drivers
v00000241dde13430_0 .net "imm_i", 31 0, L_00000241dde1ded0;  alias, 1 drivers
v00000241dde13bb0_0 .net "imm_j", 31 0, L_00000241dde1f2d0;  alias, 1 drivers
v00000241dde12c10_0 .net "imm_s", 31 0, L_00000241dde20130;  alias, 1 drivers
v00000241dde15190_0 .net "imm_u", 31 0, L_00000241dde1f5f0;  alias, 1 drivers
v00000241dde12cb0_0 .net "instr", 24 0, L_00000241dde1ed30;  1 drivers
L_00000241dde1fe10 .part L_00000241dde1ed30, 24, 1;
L_00000241dde20090 .concat [ 1 0 0 0], L_00000241dde1fe10;
LS_00000241dde1f230_0_0 .concat [ 1 1 1 1], L_00000241dde20090, L_00000241dde20090, L_00000241dde20090, L_00000241dde20090;
LS_00000241dde1f230_0_4 .concat [ 1 1 1 1], L_00000241dde20090, L_00000241dde20090, L_00000241dde20090, L_00000241dde20090;
LS_00000241dde1f230_0_8 .concat [ 1 1 1 1], L_00000241dde20090, L_00000241dde20090, L_00000241dde20090, L_00000241dde20090;
LS_00000241dde1f230_0_12 .concat [ 1 1 1 1], L_00000241dde20090, L_00000241dde20090, L_00000241dde20090, L_00000241dde20090;
LS_00000241dde1f230_0_16 .concat [ 1 1 1 1], L_00000241dde20090, L_00000241dde20090, L_00000241dde20090, L_00000241dde20090;
LS_00000241dde1f230_1_0 .concat [ 4 4 4 4], LS_00000241dde1f230_0_0, LS_00000241dde1f230_0_4, LS_00000241dde1f230_0_8, LS_00000241dde1f230_0_12;
LS_00000241dde1f230_1_4 .concat [ 4 0 0 0], LS_00000241dde1f230_0_16;
L_00000241dde1f230 .concat [ 16 4 0 0], LS_00000241dde1f230_1_0, LS_00000241dde1f230_1_4;
L_00000241dde1e470 .part L_00000241dde1ed30, 13, 12;
L_00000241dde1ded0 .concat [ 12 20 0 0], L_00000241dde1e470, L_00000241dde1f230;
L_00000241dde1efb0 .part L_00000241dde1ed30, 24, 1;
LS_00000241dde201d0_0_0 .concat [ 1 1 1 1], L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0;
LS_00000241dde201d0_0_4 .concat [ 1 1 1 1], L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0;
LS_00000241dde201d0_0_8 .concat [ 1 1 1 1], L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0;
LS_00000241dde201d0_0_12 .concat [ 1 1 1 1], L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0;
LS_00000241dde201d0_0_16 .concat [ 1 1 1 1], L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0, L_00000241dde1efb0;
LS_00000241dde201d0_1_0 .concat [ 4 4 4 4], LS_00000241dde201d0_0_0, LS_00000241dde201d0_0_4, LS_00000241dde201d0_0_8, LS_00000241dde201d0_0_12;
LS_00000241dde201d0_1_4 .concat [ 4 0 0 0], LS_00000241dde201d0_0_16;
L_00000241dde201d0 .concat [ 16 4 0 0], LS_00000241dde201d0_1_0, LS_00000241dde201d0_1_4;
L_00000241dde1f4b0 .part L_00000241dde1ed30, 18, 7;
L_00000241dde1dcf0 .part L_00000241dde1ed30, 0, 5;
L_00000241dde20130 .concat [ 5 7 20 0], L_00000241dde1dcf0, L_00000241dde1f4b0, L_00000241dde201d0;
L_00000241dde1df70 .part L_00000241dde1ed30, 24, 1;
LS_00000241dde1f910_0_0 .concat [ 1 1 1 1], L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70;
LS_00000241dde1f910_0_4 .concat [ 1 1 1 1], L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70;
LS_00000241dde1f910_0_8 .concat [ 1 1 1 1], L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70;
LS_00000241dde1f910_0_12 .concat [ 1 1 1 1], L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70;
LS_00000241dde1f910_0_16 .concat [ 1 1 1 1], L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70, L_00000241dde1df70;
LS_00000241dde1f910_1_0 .concat [ 4 4 4 4], LS_00000241dde1f910_0_0, LS_00000241dde1f910_0_4, LS_00000241dde1f910_0_8, LS_00000241dde1f910_0_12;
LS_00000241dde1f910_1_4 .concat [ 4 0 0 0], LS_00000241dde1f910_0_16;
L_00000241dde1f910 .concat [ 16 4 0 0], LS_00000241dde1f910_1_0, LS_00000241dde1f910_1_4;
L_00000241dde1e5b0 .part L_00000241dde1ed30, 0, 1;
L_00000241dde1e0b0 .part L_00000241dde1ed30, 18, 6;
L_00000241dde1e650 .part L_00000241dde1ed30, 1, 4;
LS_00000241dde1e830_0_0 .concat [ 1 4 6 1], L_00000241dde21cd0, L_00000241dde1e650, L_00000241dde1e0b0, L_00000241dde1e5b0;
LS_00000241dde1e830_0_4 .concat [ 20 0 0 0], L_00000241dde1f910;
L_00000241dde1e830 .concat [ 12 20 0 0], LS_00000241dde1e830_0_0, LS_00000241dde1e830_0_4;
L_00000241dde1e970 .part L_00000241dde1ed30, 5, 20;
L_00000241dde1f5f0 .concat [ 12 20 0 0], L_00000241dde21d18, L_00000241dde1e970;
L_00000241dde1edd0 .part L_00000241dde1ed30, 24, 1;
LS_00000241dde1ea10_0_0 .concat [ 1 1 1 1], L_00000241dde1edd0, L_00000241dde1edd0, L_00000241dde1edd0, L_00000241dde1edd0;
LS_00000241dde1ea10_0_4 .concat [ 1 1 1 1], L_00000241dde1edd0, L_00000241dde1edd0, L_00000241dde1edd0, L_00000241dde1edd0;
LS_00000241dde1ea10_0_8 .concat [ 1 1 1 1], L_00000241dde1edd0, L_00000241dde1edd0, L_00000241dde1edd0, L_00000241dde1edd0;
L_00000241dde1ea10 .concat [ 4 4 4 0], LS_00000241dde1ea10_0_0, LS_00000241dde1ea10_0_4, LS_00000241dde1ea10_0_8;
L_00000241dde1f050 .part L_00000241dde1ed30, 5, 8;
L_00000241dde1eab0 .part L_00000241dde1ed30, 13, 1;
L_00000241dde1dd90 .part L_00000241dde1ed30, 18, 6;
L_00000241dde1eb50 .part L_00000241dde1ed30, 14, 4;
LS_00000241dde1f2d0_0_0 .concat [ 1 4 6 1], L_00000241dde21d60, L_00000241dde1eb50, L_00000241dde1dd90, L_00000241dde1eab0;
LS_00000241dde1f2d0_0_4 .concat [ 8 12 0 0], L_00000241dde1f050, L_00000241dde1ea10;
L_00000241dde1f2d0 .concat [ 12 20 0 0], LS_00000241dde1f2d0_0_0, LS_00000241dde1f2d0_0_4;
S_00000241dde1d4f0 .scope module, "mem" "memory" 3 79, 19 3 0, S_00000241ddbe6280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 18 "PC";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "instr";
    .port_info 4 /INPUT 18 "data_addr";
    .port_info 5 /INPUT 1 "ren";
    .port_info 6 /INPUT 1 "wen";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_out";
    .port_info 9 /INPUT 4 "byte_select_vector";
    .port_info 10 /OUTPUT 1 "ready";
P_00000241ddd89470 .param/l "STATE_FINISHED" 1 19 37, C4<11>;
P_00000241ddd894a8 .param/l "STATE_IDLE" 1 19 34, C4<00>;
P_00000241ddd894e0 .param/l "STATE_READING" 1 19 35, C4<01>;
P_00000241ddd89518 .param/l "STATE_WRITING" 1 19 36, C4<10>;
P_00000241ddd89550 .param/l "data_size" 1 19 15, +C4<00000000000000000000010000000000>;
v00000241dde1b1b0_0 .net "PC", 17 0, L_00000241dde918f0;  1 drivers
v00000241dde1b250_0 .net "byte_select_vector", 3 0, L_00000241ddda7d30;  alias, 1 drivers
v00000241dde1a350_0 .net "clk", 0 0, L_00000241dde1e6f0;  alias, 1 drivers
v00000241dde194f0_0 .var "cnt", 4 0;
v00000241dde19590_0 .net "data_addr", 17 0, L_00000241dde92390;  1 drivers
v00000241dde1a3f0_0 .net "data_in", 31 0, L_00000241ddda87b0;  alias, 1 drivers
v00000241dde1a530 .array "data_mem", 0 1023, 31 0;
v00000241dde1a5d0_0 .var "data_out", 31 0;
v00000241dde19630_0 .var/i "i", 31 0;
v00000241dde1aa30_0 .var "instr", 31 0;
v00000241dde1aad0_0 .var "ready", 0 0;
v00000241dde1ae90_0 .net "ren", 0 0, v00000241ddda3350_0;  alias, 1 drivers
v00000241dde1af30_0 .net "reset", 0 0, v00000241dde1ebf0_0;  alias, 1 drivers
v00000241dde21170_0 .var "saved_data_addr", 19 0;
v00000241dde21850_0 .var "state", 1 0;
v00000241dde218f0_0 .net "wen", 0 0, v00000241ddda23b0_0;  alias, 1 drivers
    .scope S_00000241ddc74910;
T_0 ;
    %wait E_00000241ddd69570;
    %load/vec4 v00000241dde10dd0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241dde11a50_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000241dde11a50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000241dde11a50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241dde10d30, 0, 4;
    %load/vec4 v00000241dde11a50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241dde11a50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 256, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241dde10d30, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000241dde11c30_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000241dde12810_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000241dde11b90_0;
    %load/vec4 v00000241dde12810_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241dde10d30, 0, 4;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000241ddcaa260;
T_1 ;
    %wait E_00000241ddd6a070;
    %load/vec4 v00000241ddda3170_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v00000241ddda1d70_0;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v00000241ddda1d70_0;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v00000241ddda1d70_0;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v00000241ddda30d0_0;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v00000241ddda1af0_0;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v00000241ddda33f0_0;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v00000241ddda28b0_0;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v00000241ddda28b0_0;
    %store/vec4 v00000241ddda29f0_0, 0, 32;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000241ddc9f130;
T_2 ;
    %wait E_00000241ddd6b070;
    %load/vec4 v00000241dde0aee0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bca0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0ab20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bfc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bd40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0b520_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000241dde0b840_0, 0, 3;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000241ddc906b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bb60_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_00000241ddc906b0;
T_4 ;
    %wait E_00000241ddd6abf0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0af80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0abc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bb60_0, 0, 1;
    %load/vec4 v00000241dde0c740_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0bb60_0, 0, 1;
    %load/vec4 v00000241dde0bb60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0abc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c9c0_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0abc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c9c0_0, 0, 1;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000241dde0bc00_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.6, 4;
    %load/vec4 v00000241dde0b8e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c9c0_0, 0, 1;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000241dde0b0c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v00000241dde0b5c0_0;
    %load/vec4 v00000241dde0c880_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_4.10, 4;
    %load/vec4 v00000241dde0b5c0_0;
    %load/vec4 v00000241dde0c920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_4.10;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde0c9c0_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v00000241dde0c7e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c9c0_0, 0, 1;
T_4.11 ;
T_4.8 ;
T_4.5 ;
T_4.1 ;
    %load/vec4 v00000241dde0b660_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0ba20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0af80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde0c9c0_0, 0, 1;
T_4.13 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000241ddca9440;
T_5 ;
    %wait E_00000241ddd69370;
    %load/vec4 v00000241ddda1eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.8;
T_5.0 ;
    %load/vec4 v00000241ddda3490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.9 ;
    %load/vec4 v00000241ddda3670_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 1, 0, 4;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.14 ;
    %load/vec4 v00000241ddda3670_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.16 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.18;
T_5.18 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.8;
T_5.2 ;
    %load/vec4 v00000241ddda3490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.30;
T_5.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.30;
T_5.24 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.30;
T_5.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.30;
T_5.26 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.30;
T_5.27 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.30;
T_5.28 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.30;
T_5.30 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v00000241ddda3490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.31 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.33 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.34 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.35 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.36 ;
    %load/vec4 v00000241ddda3670_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_5.41, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_5.42, 8;
T_5.41 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_5.42, 8;
 ; End of false expr.
    %blend;
T_5.42;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.38 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.40;
T_5.40 ;
    %pop/vec4 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241ddda3210_0, 0, 4;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000241ddc9efa0;
T_6 ;
    %wait E_00000241ddd6aeb0;
    %load/vec4 v00000241dde0bac0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.3, 4;
    %load/vec4 v00000241dde0b480_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v00000241dde0b480_0;
    %load/vec4 v00000241dde0ada0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241ddd58460_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000241dde0c4c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_6.7, 4;
    %load/vec4 v00000241dde0ae40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v00000241dde0ae40_0;
    %load/vec4 v00000241dde0ada0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241ddd58460_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241ddd58460_0, 0, 2;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000241ddc9efa0;
T_7 ;
    %wait E_00000241ddd6a830;
    %load/vec4 v00000241dde0bac0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.3, 4;
    %load/vec4 v00000241dde0b480_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v00000241dde0b480_0;
    %load/vec4 v00000241dde0b160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241dde0b020_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000241dde0c4c0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_7.7, 4;
    %load/vec4 v00000241dde0ae40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v00000241dde0ae40_0;
    %load/vec4 v00000241dde0b160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241dde0b020_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241dde0b020_0, 0, 2;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000241ddc3f500;
T_8 ;
    %wait E_00000241ddd6a8b0;
    %load/vec4 v00000241dde146f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000241dde152d0_0, 0, 4;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 1, 0, 4;
    %ix/getv 4, v00000241dde13c50_0;
    %shiftl 4;
    %store/vec4 v00000241dde152d0_0, 0, 4;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v00000241dde13c50_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 12, 0, 4;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 3, 0, 4;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v00000241dde152d0_0, 0, 4;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000241ddc3f500;
T_9 ;
    %wait E_00000241ddd6a2f0;
    %load/vec4 v00000241dde146f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000241dde13c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v00000241dde14dd0_0;
    %store/vec4 v00000241dde14c90_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v00000241dde14dd0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000241dde14c90_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v00000241dde14dd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000241dde14c90_0, 0, 32;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v00000241dde14dd0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000241dde14c90_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000241dde146f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.7, 4;
    %load/vec4 v00000241dde13c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241dde14c90_0, 0, 32;
    %jmp T_9.12;
T_9.9 ;
    %load/vec4 v00000241dde14dd0_0;
    %store/vec4 v00000241dde14c90_0, 0, 32;
    %jmp T_9.12;
T_9.10 ;
    %load/vec4 v00000241dde14dd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000241dde14c90_0, 0, 32;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v00000241dde14dd0_0;
    %store/vec4 v00000241dde14c90_0, 0, 32;
T_9.8 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000241ddca95d0;
T_10 ;
    %wait E_00000241ddd6a470;
    %load/vec4 v00000241ddda1f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000241ddda2090_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ddda1ff0_0, 0, 1;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v00000241ddd57a60_0;
    %store/vec4 v00000241ddda1ff0_0, 0, 1;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v00000241ddd57a60_0;
    %inv;
    %store/vec4 v00000241ddda1ff0_0, 0, 1;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v00000241ddda2270_0;
    %store/vec4 v00000241ddda1ff0_0, 0, 1;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v00000241ddda2270_0;
    %store/vec4 v00000241ddda1ff0_0, 0, 1;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v00000241ddda2270_0;
    %inv;
    %store/vec4 v00000241ddda1ff0_0, 0, 1;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v00000241ddda2270_0;
    %inv;
    %store/vec4 v00000241ddda1ff0_0, 0, 1;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241ddda1ff0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000241ddc74aa0;
T_11 ;
    %wait E_00000241ddd6a4f0;
    %load/vec4 v00000241dde15230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v00000241dde11cd0_0;
    %store/vec4 v00000241dde14470_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v00000241dde13250_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v00000241dde13250_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241dde14470_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v00000241dde14e70_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000241dde14e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241dde14470_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000241dde13250_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241dde14470_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000241dde14e70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241dde14470_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000241ddcaa0d0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde19130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde15690_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000241ddcaa0d0;
T_13 ;
    %wait E_00000241ddd69570;
    %load/vec4 v00000241dde1a210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 4194304, 0, 32;
    %assign/vec4 v00000241dde161d0_0, 0;
    %load/vec4 v00000241dde161d0_0;
    %assign/vec4 v00000241dde1bd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde19130_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000241dde19310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde19130_0, 0;
    %load/vec4 v00000241dde1b6b0_0;
    %assign/vec4 v00000241dde161d0_0, 0;
    %load/vec4 v00000241dde161d0_0;
    %assign/vec4 v00000241dde1bd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde1a850_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000241dde19130_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v00000241dde1a710_0;
    %assign/vec4 v00000241dde1a850_0, 0;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241dde19130_0, 0;
    %load/vec4 v00000241dde161d0_0;
    %assign/vec4 v00000241dde161d0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000241ddcaa0d0;
T_14 ;
    %wait E_00000241ddd69570;
    %load/vec4 v00000241dde1a210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde168b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15690_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000241dde191d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde168b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15c30_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000241dde19270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v00000241dde15690_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde168b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241dde15690_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v00000241dde1bd90_0;
    %assign/vec4 v00000241dde168b0_0, 0;
    %load/vec4 v00000241dde1a850_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.8, 4;
    %load/vec4 v00000241dde1a850_0;
    %assign/vec4 v00000241dde15c30_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %load/vec4 v00000241dde1a710_0;
    %assign/vec4 v00000241dde15c30_0, 0;
T_14.9 ;
T_14.7 ;
T_14.4 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000241ddcaa0d0;
T_15 ;
    %wait E_00000241ddd69570;
    %load/vec4 v00000241dde1a210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde155f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde154b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde164f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde15370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde16450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde16950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241dde13610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde13390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde159b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde16630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde163b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241dde166d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000241dde15b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde16590_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000241dde1a670_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde155f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15a50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde154b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde164f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde15370_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde16450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde16950_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241dde13610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde13390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde159b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde16630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde163b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000241dde166d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000241dde15b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde16590_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v00000241dde19e50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v00000241dde1ab70_0;
    %assign/vec4 v00000241dde155f0_0, 0;
    %load/vec4 v00000241dde15f50_0;
    %assign/vec4 v00000241dde15550_0, 0;
    %load/vec4 v00000241dde16270_0;
    %assign/vec4 v00000241dde15a50_0, 0;
    %load/vec4 v00000241dde19810_0;
    %assign/vec4 v00000241dde154b0_0, 0;
    %load/vec4 v00000241dde1a7b0_0;
    %assign/vec4 v00000241dde164f0_0, 0;
    %load/vec4 v00000241dde1a8f0_0;
    %assign/vec4 v00000241dde15370_0, 0;
    %load/vec4 v00000241dde19db0_0;
    %assign/vec4 v00000241dde16450_0, 0;
    %load/vec4 v00000241dde1c8d0_0;
    %assign/vec4 v00000241dde16950_0, 0;
    %load/vec4 v00000241dde14330_0;
    %assign/vec4 v00000241dde13610_0, 0;
    %load/vec4 v00000241dde14150_0;
    %assign/vec4 v00000241dde13390_0, 0;
    %load/vec4 v00000241dde13930_0;
    %assign/vec4 v00000241dde159b0_0, 0;
    %load/vec4 v00000241dde157d0_0;
    %assign/vec4 v00000241dde15af0_0, 0;
    %load/vec4 v00000241dde16090_0;
    %assign/vec4 v00000241dde15870_0, 0;
    %load/vec4 v00000241dde15ff0_0;
    %assign/vec4 v00000241dde16630_0, 0;
    %load/vec4 v00000241dde1b570_0;
    %assign/vec4 v00000241dde163b0_0, 0;
    %load/vec4 v00000241dde1afd0_0;
    %assign/vec4 v00000241dde166d0_0, 0;
    %load/vec4 v00000241dde18c30_0;
    %assign/vec4 v00000241dde15b90_0, 0;
    %load/vec4 v00000241dde168b0_0;
    %assign/vec4 v00000241dde15eb0_0, 0;
    %load/vec4 v00000241dde1a990_0;
    %assign/vec4 v00000241dde15910_0, 0;
    %load/vec4 v00000241dde1b110_0;
    %assign/vec4 v00000241dde16590_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000241ddcaa0d0;
T_16 ;
    %wait E_00000241ddd69570;
    %load/vec4 v00000241dde1a210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde132f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde14830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde139d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde14f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde145b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde14b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde14510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde13570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde131b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde136b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde148d0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000241dde14fb0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000241dde18ff0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde132f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde14830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde139d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde14f10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde145b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde14b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde14510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde13570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde131b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde136b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde148d0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000241dde14fb0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v00000241dde19b30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.4, 4;
    %load/vec4 v00000241dde12e90_0;
    %assign/vec4 v00000241dde132f0_0, 0;
    %load/vec4 v00000241dde15a50_0;
    %assign/vec4 v00000241dde14830_0, 0;
    %load/vec4 v00000241dde143d0_0;
    %assign/vec4 v00000241dde139d0_0, 0;
    %load/vec4 v00000241dde1c970_0;
    %assign/vec4 v00000241dde14f10_0, 0;
    %load/vec4 v00000241dde198b0_0;
    %assign/vec4 v00000241dde145b0_0, 0;
    %load/vec4 v00000241dde1c650_0;
    %assign/vec4 v00000241dde14b50_0, 0;
    %load/vec4 v00000241dde159b0_0;
    %assign/vec4 v00000241dde14510_0, 0;
    %load/vec4 v00000241dde15af0_0;
    %assign/vec4 v00000241dde13570_0, 0;
    %load/vec4 v00000241dde15870_0;
    %assign/vec4 v00000241dde131b0_0, 0;
    %load/vec4 v00000241dde16630_0;
    %assign/vec4 v00000241dde136b0_0, 0;
    %load/vec4 v00000241dde163b0_0;
    %assign/vec4 v00000241dde148d0_0, 0;
    %load/vec4 v00000241dde166d0_0;
    %assign/vec4 v00000241dde14fb0_0, 0;
T_16.4 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000241ddcaa0d0;
T_17 ;
    %wait E_00000241ddd69570;
    %load/vec4 v00000241dde1a210_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde15cd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde15730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde15e10_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000241dde16770_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000241dde1a2b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v00000241dde14bf0_0;
    %assign/vec4 v00000241dde15d70_0, 0;
    %load/vec4 v00000241dde132f0_0;
    %assign/vec4 v00000241dde15cd0_0, 0;
    %load/vec4 v00000241dde14f10_0;
    %assign/vec4 v00000241dde15730_0, 0;
    %load/vec4 v00000241dde136b0_0;
    %assign/vec4 v00000241dde15410_0, 0;
    %load/vec4 v00000241dde148d0_0;
    %assign/vec4 v00000241dde15e10_0, 0;
    %load/vec4 v00000241dde14fb0_0;
    %assign/vec4 v00000241dde16770_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000241ddcbb0c0;
T_18 ;
    %wait E_00000241ddd68d70;
    %load/vec4 v00000241ddda24f0_0;
    %cmpi/u 2281701376, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.2, 5;
    %load/vec4 v00000241ddda24f0_0;
    %cmpi/u 2281703808, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda3350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda23b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda2e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda2450_0, 0;
    %load/vec4 v00000241ddda1e10_0;
    %assign/vec4 v00000241ddda1cd0_0, 0;
    %load/vec4 v00000241ddda1910_0;
    %assign/vec4 v00000241ddda2630_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000241ddda24f0_0;
    %cmpi/u 2298478592, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_18.5, 5;
    %load/vec4 v00000241ddda24f0_0;
    %cmpi/u 2298478596, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda3350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda23b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda2450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda1cd0_0, 0;
    %load/vec4 v00000241ddda3030_0;
    %assign/vec4 v00000241ddda2e50_0, 0;
    %load/vec4 v00000241ddda2950_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_18.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_18.7, 8;
T_18.6 ; End of true expr.
    %pushi/vec4 16843009, 0, 32;
    %jmp/0 T_18.7, 8;
 ; End of false expr.
    %blend;
T_18.7;
    %assign/vec4 v00000241ddda2630_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v00000241ddda3030_0;
    %assign/vec4 v00000241ddda3350_0, 0;
    %load/vec4 v00000241ddda1e10_0;
    %assign/vec4 v00000241ddda23b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda2450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda1cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda2e50_0, 0;
    %load/vec4 v00000241ddda1910_0;
    %assign/vec4 v00000241ddda2630_0, 0;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000241dde1d4f0;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241dde21850_0, 0, 2;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000241dde194f0_0, 0, 5;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v00000241dde21170_0, 0, 20;
    %end;
    .thread T_19;
    .scope S_00000241dde1d4f0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241dde19630_0, 0, 32;
T_20.0 ;
    %load/vec4 v00000241dde19630_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_20.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000241dde19630_0;
    %store/vec4a v00000241dde1a530, 4, 0;
    %load/vec4 v00000241dde19630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241dde19630_0, 0, 32;
    %jmp T_20.0;
T_20.1 ;
    %vpi_call 19 30 "$readmemh", "text.hex", v00000241dde1a530 {0 0 0};
    %end;
    .thread T_20;
    .scope S_00000241dde1d4f0;
T_21 ;
    %wait E_00000241ddd68df0;
    %load/vec4 v00000241dde1b1b0_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_21.0, 5;
    %ix/getv 4, v00000241dde1b1b0_0;
    %load/vec4a v00000241dde1a530, 4;
    %assign/vec4 v00000241dde1aa30_0, 0;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241dde1aad0_0, 0;
    %load/vec4 v00000241dde21850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v00000241dde19590_0;
    %pad/u 32;
    %cmpi/u 1024, 0, 32;
    %jmp/0xz  T_21.7, 5;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000241dde194f0_0, 0;
    %load/vec4 v00000241dde19590_0;
    %pad/u 20;
    %assign/vec4 v00000241dde21170_0, 0;
    %load/vec4 v00000241dde218f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.11, 4;
    %load/vec4 v00000241dde1ae90_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.9, 8;
    %load/vec4 v00000241dde1a3f0_0;
    %assign/vec4 v00000241dde1a5d0_0, 0;
    %jmp T_21.10;
T_21.9 ;
    %load/vec4 v00000241dde218f0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.14, 4;
    %load/vec4 v00000241dde1ae90_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %load/vec4 v00000241dde1b250_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.15, 4;
    %load/vec4 v00000241dde1a3f0_0;
    %parti/s 8, 24, 6;
    %ix/getv 3, v00000241dde19590_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000241dde1a530, 4, 5;
T_21.15 ;
    %load/vec4 v00000241dde1b250_0;
    %parti/s 1, 2, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.17, 4;
    %load/vec4 v00000241dde1a3f0_0;
    %parti/s 8, 16, 6;
    %ix/getv 3, v00000241dde19590_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000241dde1a530, 4, 5;
T_21.17 ;
    %load/vec4 v00000241dde1b250_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.19, 4;
    %load/vec4 v00000241dde1a3f0_0;
    %parti/s 8, 8, 5;
    %ix/getv 3, v00000241dde19590_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v00000241dde1a530, 4, 5;
T_21.19 ;
    %load/vec4 v00000241dde1b250_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.21, 4;
    %load/vec4 v00000241dde1a3f0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000241dde19590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241dde1a530, 0, 4;
T_21.21 ;
    %jmp T_21.13;
T_21.12 ;
    %load/vec4 v00000241dde1ae90_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_21.25, 4;
    %load/vec4 v00000241dde218f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_21.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde1aad0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241dde21850_0, 0;
    %jmp T_21.24;
T_21.23 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde1a5d0_0, 0;
T_21.24 ;
T_21.13 ;
T_21.10 ;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241dde1a5d0_0, 0;
T_21.8 ;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v00000241dde194f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000241dde194f0_0, 0;
    %load/vec4 v00000241dde194f0_0;
    %cmpi/u 5, 0, 5;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241dde1aad0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241dde21850_0, 0;
    %ix/getv 4, v00000241dde21170_0;
    %load/vec4a v00000241dde1a530, 4;
    %assign/vec4 v00000241dde1a5d0_0, 0;
    %jmp T_21.27;
T_21.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde1aad0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241dde21850_0, 0;
T_21.27 ;
    %jmp T_21.6;
T_21.4 ;
    %jmp T_21.6;
T_21.5 ;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21;
    .scope S_00000241ddbe6410;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ddda2590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ddda2c70_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000241ddbe6410;
T_23 ;
    %wait E_00000241ddd68df0;
    %load/vec4 v00000241ddda2310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v00000241ddda2b30_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241ddda2f90_0, 0, 1;
    %jmp T_23.7;
T_23.2 ;
    %load/vec4 v00000241ddda1c30_0;
    %store/vec4 v00000241ddda2f90_0, 0, 1;
    %jmp T_23.7;
T_23.3 ;
    %load/vec4 v00000241ddda32b0_0;
    %store/vec4 v00000241ddda2f90_0, 0, 1;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v00000241ddda1c30_0;
    %store/vec4 v00000241ddda2f90_0, 0, 1;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v00000241ddda32b0_0;
    %store/vec4 v00000241ddda2f90_0, 0, 1;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
T_23.0 ;
    %load/vec4 v00000241ddda2db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %jmp T_23.10;
T_23.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241ddda2590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241ddda2c70_0, 0;
    %load/vec4 v00000241ddda1c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda2590_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241ddda2db0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000241ddda1b90_0, 0;
T_23.11 ;
    %load/vec4 v00000241ddda32b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241ddda2c70_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241ddda2db0_0, 0;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000241ddda1b90_0, 0;
T_23.13 ;
    %jmp T_23.10;
T_23.9 ;
    %load/vec4 v00000241ddda1b90_0;
    %addi 1, 0, 22;
    %assign/vec4 v00000241ddda1b90_0, 0;
    %load/vec4 v00000241ddda1b90_0;
    %cmpi/e 255, 0, 22;
    %jmp/0xz  T_23.15, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241ddda2590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241ddda2c70_0, 0;
T_23.15 ;
    %load/vec4 v00000241ddda1b90_0;
    %cmpi/e 4194303, 0, 22;
    %jmp/0xz  T_23.17, 4;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000241ddda1b90_0, 0;
    %load/vec4 v00000241ddda1c30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_23.21, 4;
    %load/vec4 v00000241ddda32b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_23.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000241ddda2db0_0, 0;
T_23.19 ;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000241ddda2db0_0, 0;
T_23.18 ;
    %jmp T_23.10;
T_23.10 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23;
    .scope S_00000241ddcbb250;
T_24 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v00000241ddda26d0_0, 0, 11;
    %end;
    .thread T_24;
    .scope S_00000241ddcbb250;
T_25 ;
    %wait E_00000241ddd69570;
    %load/vec4 v00000241ddda2770_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241ddda1a50_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000241ddda26d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v00000241ddda26d0_0;
    %addi 1, 0, 11;
    %assign/vec4 v00000241ddda26d0_0, 0;
    %load/vec4 v00000241ddda26d0_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v00000241ddda26d0_0, 0;
    %load/vec4 v00000241ddda1a50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000241ddda1a50_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_00000241ddbe6280;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde21350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde204f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000241dde1e330_0, 0, 3;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v00000241dde1de30_0, 0, 23;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000241dde21530_0, 0, 5;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v00000241dde20950_0, 0, 24;
    %end;
    .thread T_26;
    .scope S_00000241ddbe6280;
T_27 ;
    %wait E_00000241ddd68930;
    %load/vec4 v00000241dde21990_0;
    %parti/s 5, 2, 3;
    %inv;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000241dde217b0_0, 4, 5;
    %load/vec4 v00000241dde21490_0;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000241dde217b0_0, 4, 5;
    %load/vec4 v00000241dde20950_0;
    %addi 1, 0, 24;
    %assign/vec4 v00000241dde20950_0, 0;
    %load/vec4 v00000241dde1e330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241dde1ebf0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000241dde1e330_0, 0;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v00000241dde206d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.5, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241dde1ebf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241dde1e330_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v00000241dde1de30_0, 0;
T_27.5 ;
    %jmp T_27.4;
T_27.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde21350_0, 0, 1;
    %load/vec4 v00000241dde1de30_0;
    %addi 1, 0, 23;
    %assign/vec4 v00000241dde1de30_0, 0;
    %load/vec4 v00000241dde1de30_0;
    %cmpi/e 255, 0, 23;
    %jmp/0xz  T_27.7, 4;
T_27.7 ;
    %load/vec4 v00000241dde1de30_0;
    %cmpi/e 65535, 0, 23;
    %jmp/0xz  T_27.9, 4;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v00000241dde1de30_0, 0;
    %load/vec4 v00000241dde206d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_27.13, 4;
    %load/vec4 v00000241dde212b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_27.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000241dde1e330_0, 0;
T_27.11 ;
    %jmp T_27.10;
T_27.9 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241dde1e330_0, 0;
T_27.10 ;
    %jmp T_27.4;
T_27.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241dde21350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241dde1ebf0_0, 0;
    %load/vec4 v00000241dde206d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241dde1e330_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v00000241dde1de30_0, 0;
T_27.14 ;
    %load/vec4 v00000241dde212b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.16, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000241dde1e330_0, 0;
    %pushi/vec4 0, 0, 23;
    %assign/vec4 v00000241dde1de30_0, 0;
T_27.16 ;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27;
    .scope S_00000241dddbdeb0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde1f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde1e150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde1e790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde1e510_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_00000241dddbdeb0;
T_29 ;
    %delay 1000, 0;
    %load/vec4 v00000241dde1f190_0;
    %inv;
    %store/vec4 v00000241dde1f190_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_00000241dddbdeb0;
T_30 ;
    %vpi_call 2 26 "$display", "Starting TESTBENCH" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241dde1e510_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241dde1e150_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 30 "$display", "REG 1 is %d", &A<v00000241dde10d30, 1> {0 0 0};
    %vpi_call 2 31 "$display", "REG 2 is %d", &A<v00000241dde10d30, 2> {0 0 0};
    %vpi_call 2 32 "$display", "REG 3 is %d", &A<v00000241dde10d30, 3> {0 0 0};
    %vpi_call 2 33 "$display", "REG 4 is %d", &A<v00000241dde10d30, 4> {0 0 0};
    %vpi_call 2 34 "$display", "REG 5 is %d", &A<v00000241dde10d30, 5> {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 36 "$finish" {0 0 0};
    %end;
    .thread T_30;
    .scope S_00000241dddbdeb0;
T_31 ;
    %vpi_call 2 40 "$dumpfile", "ZSOC.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000241dddbdeb0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241dde1e1f0_0, 0, 32;
T_31.0 ;
    %load/vec4 v00000241dde1e1f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_31.1, 5;
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000241dde10d30, v00000241dde1e1f0_0 > {0 0 0};
    %load/vec4 v00000241dde1e1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241dde1e1f0_0, 0, 32;
    %jmp T_31.0;
T_31.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241dde1e1f0_0, 0, 32;
T_31.2 ;
    %load/vec4 v00000241dde1e1f0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_31.3, 5;
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000241dde1a530, v00000241dde1e1f0_0 > {0 0 0};
    %load/vec4 v00000241dde1e1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241dde1e1f0_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
    %end;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "soctb.v";
    "soc.v";
    "buttonModule.v";
    "bus.v";
    "cpuTimer.v";
    "cpu.v";
    "SignExtendSelector.v";
    "control_alu.v";
    "control_branch.v";
    "control_bypass_ex.v";
    "control_main.v";
    "control_stall_id.v";
    "ALUCPU.v";
    "RegFile.v";
    "mem_read_selector.v";
    "mem_write_selector.v";
    "signExtend.v";
    "memory.v";
