{"vcs1":{"timestamp_begin":1739966015.954584306, "rt":3.34, "ut":3.13, "st":0.15}}
{"vcselab":{"timestamp_begin":1739966019.372658921, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1739966019.694597943, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739966015.656874018}
{"VCS_COMP_START_TIME": 1739966015.656874018}
{"VCS_COMP_END_TIME": 1739966020.001649162}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287832}}
{"vcselab": {"peak_mem": 150352}}
