TRACE::2024-07-23.14:55:07::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:07::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:07::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:07::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:07::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:07::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-23.14:55:08::SCWPlatform::Opened new HwDB with name servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-07-23.14:55:08::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"servo_wrapper_1",
	"systems":	[{
			"systemName":	"servo_wrapper_1",
			"systemDesc":	"servo_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"servo_wrapper_1"
		}]
}
TRACE::2024-07-23.14:55:08::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-07-23.14:55:08::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2024-07-23.14:55:08::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"servo_wrapper_1",
	"systems":	[{
			"systemName":	"servo_wrapper_1",
			"systemDesc":	"servo_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"servo_wrapper_1"
		}]
}
TRACE::2024-07-23.14:55:08::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"servo_wrapper_1",
	"systems":	[{
			"systemName":	"servo_wrapper_1",
			"systemDesc":	"servo_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"servo_wrapper_1"
		}]
}
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:08::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:08::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:08::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:08::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:08::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:08::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:08::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:08::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:08::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-23.14:55:08::SCWMssOS::No sw design opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:08::SCWMssOS::mss does not exists at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:08::SCWMssOS::Creating sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:08::SCWMssOS::Adding the swdes entry, created swdb C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:08::SCWMssOS::updating the scw layer changes to swdes at   C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:08::SCWMssOS::Writing mss at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:08::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-07-23.14:55:08::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-23.14:55:08::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-23.14:55:08::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-07-23.14:55:08::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-07-23.14:55:10::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss with des name system
TRACE::2024-07-23.14:55:10::SCWMssOS::Writing the mss file completed C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::Commit changes completed.
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:10::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:10::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:10::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:10::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:10::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:10::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:10::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:10::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:10::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"servo_wrapper_1",
	"systems":	[{
			"systemName":	"servo_wrapper_1",
			"systemDesc":	"servo_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"servo_wrapper_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"224db9df08b7c10f14ca8971bccaed5c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-23.14:55:10::SCWPlatform::Started generating the artifacts platform servo_wrapper_1
TRACE::2024-07-23.14:55:10::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-23.14:55:10::SCWPlatform::Started generating the artifacts for system configuration servo_wrapper_1
LOG::2024-07-23.14:55:10::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-07-23.14:55:10::SCWSystem::Not a boot domain 
LOG::2024-07-23.14:55:10::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-07-23.14:55:10::SCWDomain::Generating domain artifcats
TRACE::2024-07-23.14:55:10::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-23.14:55:10::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:10::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:10::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:10::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-07-23.14:55:10::SCWMssOS::Mss edits present, copying mssfile into export location C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-23.14:55:10::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-23.14:55:10::SCWDomain::Skipping the build for domain :  standalone_microblaze_0
TRACE::2024-07-23.14:55:10::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-23.14:55:10::SCWMssOS::Copying to export directory.
TRACE::2024-07-23.14:55:10::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-23.14:55:10::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-23.14:55:10::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-07-23.14:55:10::SCWSystem::Completed Processing the sysconfig servo_wrapper_1
LOG::2024-07-23.14:55:10::SCWPlatform::Completed generating the artifacts for system configuration servo_wrapper_1
TRACE::2024-07-23.14:55:10::SCWPlatform::Started preparing the platform 
TRACE::2024-07-23.14:55:10::SCWSystem::Writing the bif file for system config servo_wrapper_1
TRACE::2024-07-23.14:55:10::SCWSystem::dir created 
TRACE::2024-07-23.14:55:10::SCWSystem::Writing the bif 
TRACE::2024-07-23.14:55:10::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-23.14:55:10::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-23.14:55:10::SCWPlatform::Completed generating the platform
TRACE::2024-07-23.14:55:10::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-23.14:55:10::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-23.14:55:10::SCWMssOS::Commit changes completed.
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:10::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:10::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:10::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:10::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:10::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:10::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:10::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:10::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:10::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:10::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:10::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:10::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"servo_wrapper_1",
	"systems":	[{
			"systemName":	"servo_wrapper_1",
			"systemDesc":	"servo_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"servo_wrapper_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"224db9df08b7c10f14ca8971bccaed5c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-23.14:55:10::SCWPlatform::updated the xpfm file.
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-23.14:55:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-23.14:55:12::SCWMssOS::Commit changes completed.
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"servo_wrapper_1",
	"systems":	[{
			"systemName":	"servo_wrapper_1",
			"systemDesc":	"servo_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"servo_wrapper_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"224db9df08b7c10f14ca8971bccaed5c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-23.14:55:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-23.14:55:12::SCWMssOS::Commit changes completed.
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"servo_wrapper_1",
	"systems":	[{
			"systemName":	"servo_wrapper_1",
			"systemDesc":	"servo_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"servo_wrapper_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"224db9df08b7c10f14ca8971bccaed5c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-23.14:55:12::SCWPlatform::Started generating the artifacts platform servo_wrapper_1
TRACE::2024-07-23.14:55:12::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-23.14:55:12::SCWPlatform::Started generating the artifacts for system configuration servo_wrapper_1
LOG::2024-07-23.14:55:12::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-07-23.14:55:12::SCWDomain::Generating domain artifcats
TRACE::2024-07-23.14:55:12::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-23.14:55:12::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-07-23.14:55:12::SCWMssOS::Mss edits present, copying mssfile into export location C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-23.14:55:12::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-23.14:55:12::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-07-23.14:55:12::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-23.14:55:12::SCWMssOS::Copying to export directory.
TRACE::2024-07-23.14:55:12::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-23.14:55:12::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-23.14:55:12::SCWSystem::Completed Processing the domain standalone_microblaze_0
LOG::2024-07-23.14:55:12::SCWSystem::Completed Processing the sysconfig servo_wrapper_1
LOG::2024-07-23.14:55:12::SCWPlatform::Completed generating the artifacts for system configuration servo_wrapper_1
TRACE::2024-07-23.14:55:12::SCWPlatform::Started preparing the platform 
TRACE::2024-07-23.14:55:12::SCWSystem::Writing the bif file for system config servo_wrapper_1
TRACE::2024-07-23.14:55:12::SCWSystem::dir created 
TRACE::2024-07-23.14:55:12::SCWSystem::Writing the bif 
TRACE::2024-07-23.14:55:12::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-23.14:55:12::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-23.14:55:12::SCWPlatform::Completed generating the platform
TRACE::2024-07-23.14:55:12::SCWMssOS::Saving the mss changes C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-23.14:55:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-23.14:55:12::SCWMssOS::Commit changes completed.
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:12::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:12::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:12::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:12::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:12::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:12::SCWWriter::formatted JSON is {
	"platformName":	"servo_wrapper_1",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"servo_wrapper_1",
	"platHandOff":	"C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/servo_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"servo_wrapper_1",
	"systems":	[{
			"systemName":	"servo_wrapper_1",
			"systemDesc":	"servo_wrapper_1",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"servo_wrapper_1",
			"sysActiveDom":	"standalone_microblaze_0",
			"sysDefaultDom":	"standalone_microblaze_0",
			"domains":	[{
					"domainName":	"standalone_microblaze_0",
					"domainDispName":	"standalone_microblaze_0",
					"domainDesc":	"standalone_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.1",
					"mssFile":	"",
					"md5Digest":	"224db9df08b7c10f14ca8971bccaed5c",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-23.14:55:12::SCWPlatform::updated the xpfm file.
LOG::2024-07-23.14:55:51::SCWPlatform::Started generating the artifacts platform servo_wrapper_1
TRACE::2024-07-23.14:55:51::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-23.14:55:51::SCWPlatform::Started generating the artifacts for system configuration servo_wrapper_1
LOG::2024-07-23.14:55:51::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-07-23.14:55:51::SCWSystem::Not a boot domain 
LOG::2024-07-23.14:55:51::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-07-23.14:55:51::SCWDomain::Generating domain artifcats
TRACE::2024-07-23.14:55:51::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-23.14:55:51::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-23.14:55:51::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:51::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:51::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:51::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:55:51::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:55:51::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:55:51::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:55:51::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:55:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:55:51::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:51::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:55:51::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:51::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-07-23.14:55:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:55:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-23.14:55:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-23.14:55:51::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-07-23.14:55:51::SCWMssOS::doing bsp build ... 
TRACE::2024-07-23.14:55:51::SCWMssOS::System Command Ran  C: & cd  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-07-23.14:55:51::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-07-23.14:55:51::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-07-23.14:55:51::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-23.14:55:51::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-07-23.14:55:51::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:55:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-07-23.14:55:52::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-23.14:55:52::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-07-23.14:55:52::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:55:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-07-23.14:55:52::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-23.14:55:52::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-07-23.14:55:52::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:55:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/servo_axi_v1_0/src"

TRACE::2024-07-23.14:55:52::SCWMssOS::make -C microblaze_0/libsrc/servo_axi_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-07-23.14:55:52::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-07-23.14:55:52::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:55:52::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-07-23.14:55:52::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-23.14:55:52::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-07-23.14:55:52::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:55:53::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-07-23.14:55:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-07-23.14:55:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-07-23.14:55:53::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:55:53::SCWMssOS::"Running Make libs in microblaze_0/libsrc/servo_axi_v1_0/src"

TRACE::2024-07-23.14:55:53::SCWMssOS::make -C microblaze_0/libsrc/servo_axi_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-23.14:55:53::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-07-23.14:55:53::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:55:53::SCWMssOS::"Compiling servo_axi..."

ERROR::2024-07-23.14:55:53::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2024-07-23.14:55:53::SCWSystem::Error in Processing the domain standalone_microblaze_0
TRACE::2024-07-23.14:57:10::SCWMssOS::cleaning the bsp 
TRACE::2024-07-23.14:57:10::SCWMssOS::System Command Ran  C: & cd  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp & make clean 
TRACE::2024-07-23.14:57:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s clean 

TRACE::2024-07-23.14:57:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s clean 

TRACE::2024-07-23.14:57:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s clean 

TRACE::2024-07-23.14:57:10::SCWMssOS::make -C microblaze_0/libsrc/servo_axi_v1_0/src -s clean 

ERROR::2024-07-23.14:57:10::SCWSystem::Error in Processing the domain standalone_microblaze_0
LOG::2024-07-23.14:57:27::SCWPlatform::Started generating the artifacts platform servo_wrapper_1
TRACE::2024-07-23.14:57:27::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-23.14:57:27::SCWPlatform::Started generating the artifacts for system configuration servo_wrapper_1
LOG::2024-07-23.14:57:27::SCWSystem::Checking the domain standalone_microblaze_0
LOG::2024-07-23.14:57:27::SCWSystem::Not a boot domain 
LOG::2024-07-23.14:57:27::SCWSystem::Started Processing the domain standalone_microblaze_0
TRACE::2024-07-23.14:57:27::SCWDomain::Generating domain artifcats
TRACE::2024-07-23.14:57:27::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-23.14:57:27::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-23.14:57:27::SCWPlatform::Trying to open the hw design at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:57:27::SCWPlatform::DSA given C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:57:27::SCWPlatform::DSA absoulate path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:57:27::SCWPlatform::DSA directory C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw
TRACE::2024-07-23.14:57:27::SCWPlatform:: Platform Path C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/hw/servo_wrapper.xsa
TRACE::2024-07-23.14:57:27::SCWPlatform:: Unique name xilinx:basys3::0.0
TRACE::2024-07-23.14:57:27::SCWPlatform::Trying to set the existing hwdb with name servo_wrapper_6
TRACE::2024-07-23.14:57:27::SCWPlatform::Opened existing hwdb servo_wrapper_6
TRACE::2024-07-23.14:57:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-23.14:57:27::SCWMssOS::Checking the sw design at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:57:27::SCWMssOS::DEBUG:  swdes dump  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss|system||

TRACE::2024-07-23.14:57:27::SCWMssOS::Sw design exists and opened at  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:57:27::SCWMssOS::Completed writing the mss file at C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp
TRACE::2024-07-23.14:57:27::SCWMssOS::Mss edits present, copying mssfile into export location C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp/system.mss
TRACE::2024-07-23.14:57:27::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-23.14:57:27::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-23.14:57:27::SCWDomain::Building the domain as part of full build :  standalone_microblaze_0
TRACE::2024-07-23.14:57:27::SCWMssOS::doing bsp build ... 
TRACE::2024-07-23.14:57:27::SCWMssOS::System Command Ran  C: & cd  C:/Harman/Verilog/SoC_07_23_servo_axi/servo_wrapper_1/microblaze_0/standalone_microblaze_0/bsp & make 
TRACE::2024-07-23.14:57:27::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-07-23.14:57:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/bram_v4_10/src"

TRACE::2024-07-23.14:57:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-23.14:57:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-07-23.14:57:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:57:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/cpu_v2_18/src"

TRACE::2024-07-23.14:57:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_18/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2024-07-23.14:57:27::SCWMssOS::R_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall 
TRACE::2024-07-23.14:57:27::SCWMssOS::-Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:57:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/gpio_v4_11/src"

TRACE::2024-07-23.14:57:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2024-07-23.14:57:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2024-07-23.14:57:27::SCWMssOS:: -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:57:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/servo_axi_v1_0/src"

TRACE::2024-07-23.14:57:27::SCWMssOS::make -C microblaze_0/libsrc/servo_axi_v1_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-07-23.14:57:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-07-23.14:57:27::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:57:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/standalone_v9_1/src"

TRACE::2024-07-23.14:57:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v9_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "C
TRACE::2024-07-23.14:57:27::SCWMssOS::OMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections 
TRACE::2024-07-23.14:57:27::SCWMssOS::-Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:57:27::SCWMssOS::"Running Make include in microblaze_0/libsrc/uartlite_v3_10/src"

TRACE::2024-07-23.14:57:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2024-07-23.14:57:27::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2024-07-23.14:57:27::SCWMssOS::Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:57:27::SCWMssOS::"Running Make libs in microblaze_0/libsrc/servo_axi_v1_0/src"

TRACE::2024-07-23.14:57:27::SCWMssOS::make -C microblaze_0/libsrc/servo_axi_v1_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2024-07-23.14:57:27::SCWMssOS::LER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wal
TRACE::2024-07-23.14:57:27::SCWMssOS::l -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-23.14:57:27::SCWMssOS::"Compiling servo_axi..."

ERROR::2024-07-23.14:57:28::SCWMssOS::Failed to build  the bsp sources for domain - standalone_microblaze_0
ERROR::2024-07-23.14:57:28::SCWSystem::Error in Processing the domain standalone_microblaze_0
