$date
	Wed Jun 18 14:51:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_tb $end
$var wire 3 ! scount [2:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # sclk $end
$var reg 1 $ sdown $end
$var reg 1 % sreset $end
$var reg 1 & sup $end
$scope module UUT $end
$var wire 1 # clk $end
$var wire 3 ' count [2:0] $end
$var wire 1 $ down $end
$var wire 1 % reset $end
$var wire 1 & up $end
$var reg 3 ( count_reg [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 (
b0 '
0&
1%
0$
0#
b0 !
$end
#50000
1#
#100000
0#
#150000
1#
#200000
0#
#250000
1#
#300000
0#
#350000
1#
#400000
0#
#450000
1#
#500000
0#
1&
0%
#550000
b1 !
b1 '
b1 (
1#
#600000
0#
#650000
b10 !
b10 '
b10 (
1#
#700000
0#
#750000
b11 !
b11 '
b11 (
1#
#800000
0#
#850000
b100 !
b100 '
b100 (
1#
#900000
0#
#950000
b101 !
b101 '
b101 (
1#
#1000000
0#
#1050000
b110 !
b110 '
b110 (
1#
#1100000
0#
#1150000
b111 !
b111 '
b111 (
1#
#1200000
0#
#1250000
1#
#1300000
0#
0&
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
1$
#1850000
b110 !
b110 '
b110 (
1#
#1900000
0#
#1950000
b101 !
b101 '
b101 (
1#
#2000000
0#
0$
#2050000
1#
#2100000
0#
1&
1$
#2150000
1#
#2200000
0#
#2250000
1#
#2300000
0#
#2350000
1#
#2400000
0#
#2450000
1#
#2500000
0#
#2550000
1#
#2600000
0#
#2650000
1#
#2700000
0#
#2750000
1#
#2800000
0#
#2850000
1#
#2900000
0#
#2950000
1#
#3000000
0#
#3050000
1#
#3100000
0#
