{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 21:29:15 2022 " "Info: Processing started: Sun Jun 12 21:29:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vsund/onedrive/documentos/universidade/5 periodo/sist. reconfiguraveis/aula7/db/ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/vsund/onedrive/documentos/universidade/5 periodo/sist. reconfiguraveis/aula7/db/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_7-arch " "Info: Found design unit 1: ULA_7-arch" {  } { { "../../Aula7/db/ULA.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Aula7/db/ULA.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA_7 " "Info: Found entity 1: ULA_7" {  } { { "../../Aula7/db/ULA.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Aula7/db/ULA.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-arch " "Info: Found design unit 1: ULA-arch" {  } { { "ULA.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/ULA/ULA.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Info: Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/ULA/ULA.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vsund/onedrive/documentos/universidade/5 periodo/sist. reconfiguraveis/trabalho final/w_reg/2_w_reg8.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/vsund/onedrive/documentos/universidade/5 periodo/sist. reconfiguraveis/trabalho final/w_reg/2_w_reg8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 W_reg8-arch1 " "Info: Found design unit 1: W_reg8-arch1" {  } { { "../W_Reg/2_W_reg8.vhdl" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/W_Reg/2_W_reg8.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 W_reg8 " "Info: Found entity 1: W_reg8" {  } { { "../W_Reg/2_W_reg8.vhdl" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/W_Reg/2_W_reg8.vhdl" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "../Port_IO/port_io (1).vhd " "Warning: Can't analyze file -- file ../Port_IO/port_io (1).vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/vsund/onedrive/documentos/universidade/5 periodo/sist. reconfiguraveis/trabalho final/port_io/port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/vsund/onedrive/documentos/universidade/5 periodo/sist. reconfiguraveis/trabalho final/port_io/port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-arch1 " "Info: Found design unit 1: port_io-arch1" {  } { { "../Port_IO/port_io.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/Port_IO/port_io.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "../Port_IO/port_io.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/Port_IO/port_io.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "port_io " "Info: Elaborating entity \"port_io\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "latch port_io.vhd(26) " "Warning (10631): VHDL Process Statement warning at port_io.vhd(26): inferring latch(es) for signal or variable \"latch\", which holds its previous value in one or more paths through the process" {  } { { "../Port_IO/port_io.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/Port_IO/port_io.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../Port_IO/port_io.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/Port_IO/port_io.vhd" 28 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "abus_in\[1\] " "Warning (15610): No output dependent on input pin \"abus_in\[1\]\"" {  } { { "../Port_IO/port_io.vhd" "" { Text "C:/Users/vsund/OneDrive/Documentos/Universidade/5 Periodo/Sist. reconfiguraveis/Trabalho Final/Port_IO/port_io.vhd" 13 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Info: Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Info: Implemented 21 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 12 21:29:17 2022 " "Info: Processing ended: Sun Jun 12 21:29:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
