; ModuleID = "/tmp/l2norm_hvx_depth3.ll"
target triple = "unknown-unknown-unknown"
target datalayout = ""

define <128 x i16> @hydride.node.l2norm_hvx_depth3.0(<128 x i8> %arg, <128 x i8> %arg.1)
{
entry:
  %0 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %1 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %2 = call <128 x i16> @llvm.hydride.hexagon_V6_vsubh_128B_dsl(<128 x i16> %0, <128 x i16> %1, i32 2048, i32 2048, i32 0, i32 2048, i32 16, i32 -1, i32 0)
  ret <128 x i16> %2
}

declare <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9)

declare <128 x i16> @llvm.hydride.hexagon_V6_vsubh_128B_dsl(<128 x i16> %arg, <128 x i16> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8)

define <128 x i8> @hydride.node.l2norm_hvx_depth3.1(<128 x i8> %arg, <128 x i8> %arg.1, <1 x i32> %arg.2, <128 x i8> %arg.3, <128 x i8> %arg.4, <128 x i8> %arg.5)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %1 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %2 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %3 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %4 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %5 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %2, <64 x i16> %4, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %6 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %7 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %0, <32 x i32> %6, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %8 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %9 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %10 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %9, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %11 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %12 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %11, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %13 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %10, <64 x i16> %12, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %14 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %13, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %15 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %7, <32 x i32> %8, <32 x i32> %14, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %16 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> %15, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %17 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %16, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %18 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %19 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %20 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %19, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %21 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %22 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %21, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %23 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %20, <64 x i16> %22, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %24 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %23, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %25 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %18, <32 x i32> %24, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %26 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %27 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %28 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %27, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %29 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %30 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %29, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %31 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %28, <64 x i16> %30, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %32 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %31, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %33 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %25, <32 x i32> %26, <32 x i32> %32, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %34 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, <32 x i32> %33, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %35 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %34, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %36 = call <64 x i16> @llvm.hydride.hexagon_V6_vsathub_128B_dsl(<32 x i32> %17, <32 x i32> %35, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 1, i32 32, i32 1, i32 1, i32 0)
  %37 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %36, <64 x i16> <i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128>, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 1, i32 0)
  %38 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %39 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %40 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %39, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %41 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.4, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %42 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %41, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %43 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %40, <64 x i16> %42, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %44 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %43, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %45 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %38, <32 x i32> %44, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %46 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %47 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %48 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %47, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %49 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.4, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %50 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %49, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %51 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %48, <64 x i16> %50, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %52 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %51, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %53 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %45, <32 x i32> %46, <32 x i32> %52, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %54 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> %53, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %55 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %54, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %56 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %57 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %58 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %57, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %59 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %60 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %59, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %61 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %58, <64 x i16> %60, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %62 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %61, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %63 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %56, <32 x i32> %62, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %64 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %65 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %66 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %65, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %67 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %68 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %67, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %69 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %66, <64 x i16> %68, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %70 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %69, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %71 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %63, <32 x i32> %64, <32 x i32> %70, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %72 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, <32 x i32> %71, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %73 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %72, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %74 = call <64 x i16> @llvm.hydride.hexagon_V6_vsathub_128B_dsl(<32 x i32> %55, <32 x i32> %73, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 1, i32 32, i32 1, i32 1, i32 0)
  %75 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %74, <64 x i16> <i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128>, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 1, i32 0)
  %76 = call <128 x i8> @llvm.hydride.hexagon_V6_vpackwuh_sat_128B_dsl(<64 x i16> %37, <64 x i16> %75, i32 1024, i32 1024, i32 0, i32 512, i32 8, i32 0, i32 512, i32 8, i32 0, i32 16, i32 1, i32 64, i32 0, i32 16, i32 1, i32 8, i32 0)
  ret <128 x i8> %76
}

declare <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6)

declare <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7)

declare <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %arg, <64 x i16> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9, i32 %arg.10, i32 %arg.11, i32 %arg.12, i32 %arg.13, i32 %arg.14, i32 %arg.15, i32 %arg.16, i32 %arg.17, i32 %arg.18, i32 %arg.19, i32 %arg.20)

declare <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6)

declare <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> %arg, <32 x i32> %arg.1, <32 x i32> %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9, i32 %arg.10, i32 %arg.11, i32 %arg.12, i32 %arg.13)

declare <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %arg, <32 x i32> %arg.1, <32 x i32> %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9, i32 %arg.10, i32 %arg.11, i32 %arg.12, i32 %arg.13, i32 %arg.14, i32 %arg.15, i32 %arg.16)

declare <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> %arg, <1 x i32> %arg.1, <32 x i32> %arg.2, <32 x i32> %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9, i32 %arg.10, i32 %arg.11, i32 %arg.12)

declare <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> %arg, <1 x i32> %arg.1, <32 x i32> %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9)

declare <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7)

declare <64 x i16> @llvm.hydride.hexagon_V6_vsathub_128B_dsl(<32 x i32> %arg, <32 x i32> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9, i32 %arg.10, i32 %arg.11, i32 %arg.12)

declare <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %arg, <64 x i16> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8)

declare <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %arg, i32 %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6)

declare <128 x i8> @llvm.hydride.hexagon_V6_vpackwuh_sat_128B_dsl(<64 x i16> %arg, <64 x i16> %arg.1, i32 %arg.2, i32 %arg.3, i32 %arg.4, i32 %arg.5, i32 %arg.6, i32 %arg.7, i32 %arg.8, i32 %arg.9, i32 %arg.10, i32 %arg.11, i32 %arg.12, i32 %arg.13, i32 %arg.14, i32 %arg.15, i32 %arg.16, i32 %arg.17, i32 %arg.18)

define <128 x i8> @hydride.node.l2norm_hvx_depth3.2(<128 x i8> %arg, <128 x i8> %arg.1, <1 x i32> %arg.2, <128 x i8> %arg.3, <128 x i8> %arg.4, <128 x i8> %arg.5)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %1 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %2 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %3 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %4 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %5 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %2, <64 x i16> %4, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %6 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %7 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %0, <32 x i32> %6, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %8 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %9 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %10 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %9, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %11 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %12 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %11, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %13 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %10, <64 x i16> %12, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %14 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %13, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %15 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %7, <32 x i32> %8, <32 x i32> %14, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %16 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> %15, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %17 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %16, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %18 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %19 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %20 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %19, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %21 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %22 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %21, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %23 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %20, <64 x i16> %22, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %24 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %23, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %25 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %18, <32 x i32> %24, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %26 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %27 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %28 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %27, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %29 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %30 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %29, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %31 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %28, <64 x i16> %30, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %32 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %31, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %33 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %25, <32 x i32> %26, <32 x i32> %32, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %34 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, <32 x i32> %33, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %35 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %34, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %36 = call <64 x i16> @llvm.hydride.hexagon_V6_vsathub_128B_dsl(<32 x i32> %17, <32 x i32> %35, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 1, i32 32, i32 1, i32 1, i32 0)
  %37 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %36, <64 x i16> <i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128>, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 1, i32 0)
  %38 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %39 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %40 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %39, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %41 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.4, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %42 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %41, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %43 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %40, <64 x i16> %42, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %44 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %43, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %45 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %38, <32 x i32> %44, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %46 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %47 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %48 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %47, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %49 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.4, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %50 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %49, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %51 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %48, <64 x i16> %50, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %52 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %51, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %53 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %45, <32 x i32> %46, <32 x i32> %52, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %54 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> %53, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %55 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %54, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %56 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %57 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %58 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %57, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %59 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %60 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %59, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %61 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %58, <64 x i16> %60, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %62 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %61, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %63 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %56, <32 x i32> %62, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %64 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %65 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %66 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %65, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %67 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %68 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %67, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %69 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %66, <64 x i16> %68, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %70 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %69, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %71 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %63, <32 x i32> %64, <32 x i32> %70, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %72 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, <32 x i32> %71, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %73 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %72, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %74 = call <64 x i16> @llvm.hydride.hexagon_V6_vsathub_128B_dsl(<32 x i32> %55, <32 x i32> %73, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 1, i32 32, i32 1, i32 1, i32 0)
  %75 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %74, <64 x i16> <i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128>, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 1, i32 0)
  %76 = call <128 x i8> @llvm.hydride.hexagon_V6_vpackwuh_sat_128B_dsl(<64 x i16> %37, <64 x i16> %75, i32 1024, i32 1024, i32 0, i32 512, i32 8, i32 0, i32 512, i32 8, i32 0, i32 16, i32 1, i32 64, i32 0, i32 16, i32 1, i32 8, i32 0)
  ret <128 x i8> %76
}

define <128 x i8> @hydride.node.l2norm_hvx_depth3.3(<128 x i8> %arg, <128 x i8> %arg.1, <1 x i32> %arg.2, <128 x i8> %arg.3, <128 x i8> %arg.4, <128 x i8> %arg.5, <128 x i8> %arg.6, <128 x i8> %arg.7, <128 x i8> %arg.8)
{
entry:
  %0 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %1 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %2 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %3 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %4 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %5 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %2, <64 x i16> %4, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %6 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %7 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %0, <32 x i32> %6, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %8 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %9 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %10 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %9, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %11 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.1, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %12 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %11, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %13 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %10, <64 x i16> %12, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %14 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %13, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %15 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %7, <32 x i32> %8, <32 x i32> %14, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %16 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> %15, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %17 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %16, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %18 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %19 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %20 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %19, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %21 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.4, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %22 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %21, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %23 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %20, <64 x i16> %22, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %24 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %23, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %25 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %18, <32 x i32> %24, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %26 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %27 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.3, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %28 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %27, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %29 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.4, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %30 = call <64 x i16> @llvm.hydride.hexagon_V6_lo_128B_dsl(<128 x i16> %29, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %31 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %28, <64 x i16> %30, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %32 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %31, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %33 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %25, <32 x i32> %26, <32 x i32> %32, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %34 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, <32 x i32> %33, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %35 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %34, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %36 = call <64 x i16> @llvm.hydride.hexagon_V6_vsathub_128B_dsl(<32 x i32> %17, <32 x i32> %35, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 1, i32 32, i32 1, i32 1, i32 0)
  %37 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %36, <64 x i16> <i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128>, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 1, i32 0)
  %38 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %39 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %40 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %39, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %41 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.6, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %42 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %41, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %43 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %40, <64 x i16> %42, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %44 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %43, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %45 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %38, <32 x i32> %44, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %46 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %47 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.5, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %48 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %47, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %49 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.6, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %50 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %49, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %51 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %48, <64 x i16> %50, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %52 = call <32 x i32> @llvm.hydride.hexagon_V6_vassign_128B_dsl(<64 x i32> %51, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %53 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %45, <32 x i32> %46, <32 x i32> %52, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %54 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> %53, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %55 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %54, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %56 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %57 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.7, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %58 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %57, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %59 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.8, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %60 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %59, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %61 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %58, <64 x i16> %60, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %62 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %61, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %63 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyieoh_128B_dsl(<2 x i16> <i16 16, i16 0>, <32 x i32> %56, <32 x i32> %62, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 1, i32 1, i32 16, i32 0)
  %64 = call <32 x i32> @llvm.hydride.hexagon_V6_lvsplatw_128B_dsl(<1 x i32> %arg.2, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 0)
  %65 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.7, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %66 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %65, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %67 = call <128 x i16> @llvm.hydride.hexagon_V6_vunpackh_128B_dsl(<128 x i8> %arg.8, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 16, i32 1, i32 0, i32 0)
  %68 = call <64 x i16> @llvm.hydride.hexagon_V6_vassign_128B_dsl.1(<128 x i16> %67, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 0)
  %69 = call <64 x i32> @llvm.hydride.hexagon_V6_vsubuhw_128B_dsl(<64 x i16> %66, <64 x i16> %68, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 0, i32 512, i32 16, i32 32, i32 1, i32 0, i32 -1, i32 32, i32 1024, i32 0, i32 -1, i32 16, i32 2, i32 0)
  %70 = call <32 x i32> @llvm.hydride.hexagon_V6_lo_128B_dsl.1(<64 x i32> %69, i32 1024, i32 1024, i32 0, i32 1024, i32 8, i32 1024, i32 0)
  %71 = call <32 x i32> @llvm.hydride.hexagon_V6_vmpyiewh_acc_128B_dsl(<32 x i32> %63, <32 x i32> %64, <32 x i32> %70, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 32, i32 1, i32 -1, i32 1, i32 64, i32 1, i32 64, i32 1, i32 0)
  %72 = call <32 x i32> @llvm.hydride.hexagon_V6_vavgwrnd_128B_dsl(<1 x i32> <i32 1>, <1 x i32> <i32 2>, <32 x i32> <i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127, i32 127>, <32 x i32> %71, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 -1, i32 -1, i32 0)
  %73 = call <32 x i32> @llvm.hydride.hexagon_V6_vasrhv_128B_dsl(<32 x i32> <i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7, i32 7>, <1 x i32> <i32 0>, <32 x i32> %72, i32 1024, i32 1024, i32 0, i32 1024, i32 32, i32 1, i32 0)
  %74 = call <64 x i16> @llvm.hydride.hexagon_V6_vsathub_128B_dsl(<32 x i32> %55, <32 x i32> %73, i32 1024, i32 1024, i32 0, i32 512, i32 16, i32 16, i32 1, i32 32, i32 1, i32 1, i32 0)
  %75 = call <64 x i16> @llvm.hydride.hexagon_V6_vaddhsat_128B_dsl(<64 x i16> %74, <64 x i16> <i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128, i16 128>, i32 1024, i32 1024, i32 0, i32 1024, i32 16, i32 1, i32 0)
  %76 = call <128 x i8> @llvm.hydride.hexagon_V6_vpackwuh_sat_128B_dsl(<64 x i16> %37, <64 x i16> %75, i32 1024, i32 1024, i32 0, i32 512, i32 8, i32 0, i32 512, i32 8, i32 0, i32 16, i32 1, i32 64, i32 0, i32 16, i32 1, i32 8, i32 0)
  ret <128 x i8> %76
}
