// Seed: 2746261657
module module_0 (
    input wire id_0
    , id_6,
    output supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    output tri0 id_4
);
  wire id_7;
  tri0 id_8 = id_3;
endmodule
module module_1 (
    output uwire id_0,
    output tri0 id_1,
    output tri id_2,
    input wire id_3,
    output tri id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    input uwire id_8,
    output wor id_9,
    input supply1 id_10,
    input uwire id_11,
    output tri1 id_12,
    output wire id_13,
    input supply1 id_14,
    input wor id_15,
    output wor id_16,
    input supply1 id_17,
    input wor id_18,
    input tri1 id_19,
    input wand id_20,
    output tri0 id_21,
    output tri0 id_22,
    input supply0 id_23,
    input tri1 id_24,
    input wor id_25,
    output tri id_26,
    input wire id_27,
    output uwire id_28,
    output wand id_29,
    input tri0 id_30,
    input tri0 id_31,
    output tri0 id_32,
    output wor id_33,
    output wand id_34,
    input tri0 id_35,
    output wire id_36,
    input wor id_37,
    input wor id_38,
    input supply0 id_39,
    output wor id_40,
    input tri0 id_41,
    output wor id_42,
    input tri id_43,
    input supply1 id_44,
    input uwire id_45,
    input wor id_46,
    input tri1 id_47,
    input wand id_48,
    output uwire id_49,
    input tri1 id_50,
    output supply1 id_51,
    input wand id_52
);
  wire id_54;
  module_0(
      id_43, id_9, id_33, id_44, id_4
  );
endmodule
