// Seed: 2436691866
`define pp_16 0
parameter id_4 = 1;
`define pp_17 0
`timescale 1ps / 1 ps `timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output id_16;
  output id_15;
  input id_14;
  input id_13;
  inout id_12;
  inout id_11;
  output id_10;
  inout id_9;
  input id_8;
  inout id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  logic id_16 = (id_2 || 1 || 1 && 1);
  always @* begin
    id_15 <= id_1[1];
  end
endmodule
module module_1;
  type_16(
      1'h0, id_3, id_3
  );
endmodule
