Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Oct 17 17:14:31 2017
| Host         : EED0677 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file AUDIO_FX_TOP_control_sets_placed.rpt
| Design       : AUDIO_FX_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |              12 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------+----------------------+------------------+----------------+
|      Clock Signal      |        Enable Signal       |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+------------------------+----------------------------+----------------------+------------------+----------------+
|  f2/clk_counter_reg[0] |                            |                      |                1 |              1 |
|  u2/J_DA2_Pin4_OBUF    |                            |                      |                1 |              2 |
|  CLK_IBUF_BUFG         |                            |                      |                3 |              3 |
|  u2/J_DA2_Pin4_OBUF    | u2/shiftCounter[3]_i_1_n_0 | u2/temp1[15]_i_1_n_0 |                1 |              4 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                   | u2/temp1[15]_i_1_n_0 |                1 |              4 |
|  CLK_IBUF_BUFG         |                            | f1/COUNT[11]_i_1_n_0 |                3 |             11 |
|  u2/J_DA2_Pin4_OBUF    | u2/temp2                   |                      |                5 |             12 |
|  f1/clk_20k            |                            |                      |                4 |             13 |
+------------------------+----------------------------+----------------------+------------------+----------------+


