$date
  Thu Aug 20 14:42:12 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module test $end
$var reg 5 ! reg_zt_id[4:0] $end
$var reg 5 " reg_zs_id[4:0] $end
$var reg 5 # reg_zt_ex[4:0] $end
$var reg 1 $ memread_ex $end
$var reg 1 % pc_write $end
$var reg 1 & ifid_write $end
$var reg 1 ' stall_sel $end
$scope module hdu_0 $end
$var reg 5 ( reg_zt_id[4:0] $end
$var reg 5 ) reg_zs_id[4:0] $end
$var reg 5 * reg_zt_ex[4:0] $end
$var reg 1 + memread_ex $end
$var reg 1 , pc_write $end
$var reg 1 - ifid_write $end
$var reg 1 . stall_sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00010 !
b00001 "
b00010 #
1$
0%
0&
1'
b00010 (
b00001 )
b00010 *
1+
0,
0-
1.
#3000000
b00001 #
b00001 *
0,
0-
1.
#6000000
0$
1%
1&
0'
0+
1,
1-
0.
#9000000
b00011 #
1$
b00011 *
1+
1,
1-
0.
#12000000
