{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 00:57:47 2017 " "Info: Processing started: Fri Apr 21 00:57:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off course-project -c course-project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off course-project -c course-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "course-project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file course-project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 course-project " "Info: Found entity 1: course-project" {  } { { "course-project.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/course-project.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Info: Found entity 1: Registers" {  } { { "Registers.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/Registers.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tag.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TAG " "Info: Found entity 1: TAG" {  } { { "TAG.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_mem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tag_mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TAG_MEM " "Info: Found entity 1: TAG_MEM" {  } { { "TAG_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/TAG_MEM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cash.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cash.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CASH " "Info: Found entity 1: CASH" {  } { { "CASH.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CASH.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_mem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEM " "Info: Found entity 1: DATA_MEM" {  } { { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cell.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CELL " "Info: Found entity 1: CELL" {  } { { "CELL.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CELL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DATA_MEM " "Info: Elaborating entity \"DATA_MEM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CELL CELL:inst20 " "Info: Elaborating entity \"CELL\" for hierarchy \"CELL:inst20\"" {  } { { "DATA_MEM.bdf" "inst20" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 224 1624 1864 352 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_bustri1.tdf 1 1 " "Warning: Using design file lpm_bustri1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri1 " "Info: Found entity 1: lpm_bustri1" {  } { { "lpm_bustri1.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_bustri1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri1 CELL:inst20\|lpm_bustri1:inst13 " "Info: Elaborating entity \"lpm_bustri1\" for hierarchy \"CELL:inst20\|lpm_bustri1:inst13\"" {  } { { "CELL.bdf" "inst13" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CELL.bdf" { { 256 1240 1320 296 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component " "Info: Elaborating entity \"lpm_bustri\" for hierarchy \"CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "lpm_bustri_component" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component " "Info: Elaborated megafunction instantiation \"CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\"" {  } { { "lpm_bustri1.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component " "Info: Instantiated megafunction \"CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Info: Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_bustri1.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_bustri1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_dff0.tdf 1 1 " "Warning: Using design file lpm_dff0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff0 " "Info: Found entity 1: lpm_dff0" {  } { { "lpm_dff0.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_dff0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff0 CELL:inst20\|lpm_dff0:inst " "Info: Elaborating entity \"lpm_dff0\" for hierarchy \"CELL:inst20\|lpm_dff0:inst\"" {  } { { "CELL.bdf" "inst" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/CELL.bdf" { { 224 1064 1208 320 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborating entity \"lpm_ff\" for hierarchy \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "lpm_ff_component" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Elaborated megafunction instantiation \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\"" {  } { { "lpm_dff0.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component " "Info: Instantiated megafunction \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Info: Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Info: Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_dff0.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_dff0.tdf" 49 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode2.tdf 1 1 " "Warning: Using design file lpm_decode2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode2 " "Info: Found entity 1: lpm_decode2" {  } { { "lpm_decode2.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_decode2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode2 lpm_decode2:inst13 " "Info: Elaborating entity \"lpm_decode2\" for hierarchy \"lpm_decode2:inst13\"" {  } { { "DATA_MEM.bdf" "inst13" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 400 408 536 512 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lpm_decode2:inst13\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"lpm_decode2:inst13\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode2.tdf" "lpm_decode_component" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_decode2.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_decode2:inst13\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"lpm_decode2:inst13\|lpm_decode:lpm_decode_component\"" {  } { { "lpm_decode2.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_decode2.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_decode2:inst13\|lpm_decode:lpm_decode_component " "Info: Instantiated megafunction \"lpm_decode2:inst13\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Info: Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info: Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 4 " "Info: Parameter \"LPM_DECODES\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_decode2.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/lpm_decode2.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_p7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_p7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_p7f " "Info: Found entity 1: decode_p7f" {  } { { "db/decode_p7f.tdf" "" { Text "D:/Универ/6 семестр/quartus-micro-processor/db/decode_p7f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_p7f lpm_decode2:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated " "Info: Elaborating entity \"decode_p7f\" for hierarchy \"lpm_decode2:inst13\|lpm_decode:lpm_decode_component\|decode_p7f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\] " "Warning: Converted tri-state buffer \"CELL:inst\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\] " "Warning: Converted tri-state buffer \"CELL:inst17\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\] " "Warning: Converted tri-state buffer \"CELL:inst18\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[15\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[14\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[13\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[12\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[11\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[10\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[9\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[8\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\] " "Warning: Converted tri-state buffer \"CELL:inst20\|lpm_bustri1:inst12\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" feeding internal logic into a wire" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CELL_NUM\[1\] " "Warning (15610): No output dependent on input pin \"CELL_NUM\[1\]\"" {  } { { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 448 208 376 464 "CELL_NUM\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CELL_NUM\[0\] " "Warning (15610): No output dependent on input pin \"CELL_NUM\[0\]\"" {  } { { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 448 208 376 464 "CELL_NUM\[1..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Info: Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 00:57:49 2017 " "Info: Processing ended: Fri Apr 21 00:57:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 00:57:50 2017 " "Info: Processing started: Fri Apr 21 00:57:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off course-project -c course-project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off course-project -c course-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "course-project EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design course-project" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 127 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "Critical Warning: No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[15\] " "Info: Pin DBUS_OUT\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[15] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 71 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[14\] " "Info: Pin DBUS_OUT\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[14] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 72 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[13\] " "Info: Pin DBUS_OUT\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[13] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 73 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[12\] " "Info: Pin DBUS_OUT\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[12] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 74 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[11\] " "Info: Pin DBUS_OUT\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[11] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 75 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[10\] " "Info: Pin DBUS_OUT\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[10] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 76 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[9\] " "Info: Pin DBUS_OUT\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[9] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 77 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[8\] " "Info: Pin DBUS_OUT\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[8] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 78 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[7\] " "Info: Pin DBUS_OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[7] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 79 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[6\] " "Info: Pin DBUS_OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[6] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 80 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[5\] " "Info: Pin DBUS_OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[5] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 81 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[4\] " "Info: Pin DBUS_OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[4] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 82 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[3\] " "Info: Pin DBUS_OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[3] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 83 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[2\] " "Info: Pin DBUS_OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[2] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 84 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[1\] " "Info: Pin DBUS_OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[1] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 85 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_OUT\[0\] " "Info: Pin DBUS_OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_OUT[0] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 86 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CELL_NUM\[1\] " "Info: Pin CELL_NUM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CELL_NUM[1] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 448 208 376 464 "CELL_NUM\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CELL_NUM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 87 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CELL_NUM\[0\] " "Info: Pin CELL_NUM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CELL_NUM[0] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 448 208 376 464 "CELL_NUM\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CELL_NUM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 88 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "READ " "Info: Pin READ not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { READ } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 512 208 376 528 "READ" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 106 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[15\] " "Info: Pin DBUS_IN\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[15] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 89 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLC " "Info: Pin CLC not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLC } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "WRITE " "Info: Pin WRITE not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { WRITE } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 184 208 376 200 "WRITE" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 105 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[14\] " "Info: Pin DBUS_IN\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[14] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 90 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[13\] " "Info: Pin DBUS_IN\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[13] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 91 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[12\] " "Info: Pin DBUS_IN\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[12] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 92 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[11\] " "Info: Pin DBUS_IN\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[11] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 93 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[10\] " "Info: Pin DBUS_IN\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[10] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 94 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[9\] " "Info: Pin DBUS_IN\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[9] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 95 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[8\] " "Info: Pin DBUS_IN\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[8] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 96 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[7\] " "Info: Pin DBUS_IN\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[7] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 97 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[6\] " "Info: Pin DBUS_IN\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[6] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 98 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[5\] " "Info: Pin DBUS_IN\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[5] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 99 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[4\] " "Info: Pin DBUS_IN\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[4] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 100 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[3\] " "Info: Pin DBUS_IN\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[3] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 101 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[2\] " "Info: Pin DBUS_IN\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[2] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 102 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[1\] " "Info: Pin DBUS_IN\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[1] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 103 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DBUS_IN\[0\] " "Info: Pin DBUS_IN\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { DBUS_IN[0] } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 104 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLC (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLC (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { CLC } } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Универ/6 семестр/quartus-micro-processor/" 0 { } { { 0 { 0 ""} 0 107 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 20 16 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 20 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[15\] 0 " "Info: Pin \"DBUS_OUT\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[14\] 0 " "Info: Pin \"DBUS_OUT\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[13\] 0 " "Info: Pin \"DBUS_OUT\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[12\] 0 " "Info: Pin \"DBUS_OUT\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[11\] 0 " "Info: Pin \"DBUS_OUT\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[10\] 0 " "Info: Pin \"DBUS_OUT\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[9\] 0 " "Info: Pin \"DBUS_OUT\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[8\] 0 " "Info: Pin \"DBUS_OUT\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[7\] 0 " "Info: Pin \"DBUS_OUT\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[6\] 0 " "Info: Pin \"DBUS_OUT\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[5\] 0 " "Info: Pin \"DBUS_OUT\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[4\] 0 " "Info: Pin \"DBUS_OUT\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[3\] 0 " "Info: Pin \"DBUS_OUT\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[2\] 0 " "Info: Pin \"DBUS_OUT\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[1\] 0 " "Info: Pin \"DBUS_OUT\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DBUS_OUT\[0\] 0 " "Info: Pin \"DBUS_OUT\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "301 " "Info: Peak virtual memory: 301 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 00:57:52 2017 " "Info: Processing ended: Fri Apr 21 00:57:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 00:57:53 2017 " "Info: Processing started: Fri Apr 21 00:57:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off course-project -c course-project " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off course-project -c course-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 00:57:55 2017 " "Info: Processing ended: Fri Apr 21 00:57:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 00:57:55 2017 " "Info: Processing started: Fri Apr 21 00:57:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLC " "Info: Assuming node \"CLC\" is an undefined clock" {  } { { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLC " "Info: No valid register-to-register data paths exist for clock \"CLC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] WRITE CLC 3.942 ns register " "Info: tsu for register \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]\" (data pin = \"WRITE\", clock pin = \"CLC\") is 3.942 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.319 ns + Longest pin register " "Info: + Longest pin to register delay is 6.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns WRITE 1 PIN PIN_Y13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 16; PIN Node = 'WRITE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 184 208 376 200 "WRITE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.736 ns) + CELL(0.746 ns) 6.319 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 2 REG LCFF_X13_Y23_N19 1 " "Info: 2: + IC(4.736 ns) + CELL(0.746 ns) = 6.319 ns; Loc. = LCFF_X13_Y23_N19; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { WRITE CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 25.05 % ) " "Info: Total cell delay = 1.583 ns ( 25.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.736 ns ( 74.95 % ) " "Info: Total interconnect delay = 4.736 ns ( 74.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { WRITE CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { WRITE {} WRITE~combout {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 4.736ns } { 0.000ns 0.837ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"CLC\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X13_Y23_N19 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N19; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { WRITE CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { WRITE {} WRITE~combout {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 4.736ns } { 0.000ns 0.837ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLC DBUS_OUT\[8\] CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 7.499 ns register " "Info: tco from clock \"CLC\" to destination pin \"DBUS_OUT\[8\]\" through register \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 7.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X13_Y23_N17 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.938 ns + Longest register pin " "Info: + Longest register to pin delay is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X13_Y23_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~23 2 COMB LCCOMB_X13_Y23_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X13_Y23_N16; Fanout = 1; COMB Node = 'CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(2.144 ns) 4.938 ns DBUS_OUT\[8\] 3 PIN PIN_L3 0 " "Info: 3: + IC(2.461 ns) + CELL(2.144 ns) = 4.938 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'DBUS_OUT\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.477 ns ( 50.16 % ) " "Info: Total cell delay = 2.477 ns ( 50.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.461 ns ( 49.84 % ) " "Info: Total interconnect delay = 2.461 ns ( 49.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] {} CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 {} DBUS_OUT[8] {} } { 0.000ns 0.000ns 2.461ns } { 0.000ns 0.333ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] {} CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 {} DBUS_OUT[8] {} } { 0.000ns 0.000ns 2.461ns } { 0.000ns 0.333ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "READ DBUS_OUT\[8\] 10.827 ns Longest " "Info: Longest tpd from source pin \"READ\" to destination pin \"DBUS_OUT\[8\]\" is 10.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns READ 1 PIN PIN_AB8 32 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 32; PIN Node = 'READ'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 512 208 376 528 "READ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.019 ns) + CELL(0.346 ns) 6.222 ns CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~23 2 COMB LCCOMB_X13_Y23_N16 1 " "Info: 2: + IC(5.019 ns) + CELL(0.346 ns) = 6.222 ns; Loc. = LCCOMB_X13_Y23_N16; Fanout = 1; COMB Node = 'CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.365 ns" { READ CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(2.144 ns) 10.827 ns DBUS_OUT\[8\] 3 PIN PIN_L3 0 " "Info: 3: + IC(2.461 ns) + CELL(2.144 ns) = 10.827 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'DBUS_OUT\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.347 ns ( 30.91 % ) " "Info: Total cell delay = 3.347 ns ( 30.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.480 ns ( 69.09 % ) " "Info: Total interconnect delay = 7.480 ns ( 69.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.827 ns" { READ CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.827 ns" { READ {} READ~combout {} CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 {} DBUS_OUT[8] {} } { 0.000ns 0.000ns 5.019ns 2.461ns } { 0.000ns 0.857ns 0.346ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] DBUS_IN\[9\] CLC -2.282 ns register " "Info: th for register \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]\" (data pin = \"DBUS_IN\[9\]\", clock pin = \"CLC\") is -2.282 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X13_Y23_N29 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N29; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.898 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns DBUS_IN\[9\] 1 PIN PIN_A15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 1; PIN Node = 'DBUS_IN\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[9] } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.732 ns) + CELL(0.309 ns) 4.898 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] 2 REG LCFF_X13_Y23_N29 1 " "Info: 2: + IC(3.732 ns) + CELL(0.309 ns) = 4.898 ns; Loc. = LCFF_X13_Y23_N29; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { DBUS_IN[9] CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 23.81 % ) " "Info: Total cell delay = 1.166 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.732 ns ( 76.19 % ) " "Info: Total interconnect delay = 3.732 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { DBUS_IN[9] CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { DBUS_IN[9] {} DBUS_IN[9]~combout {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { DBUS_IN[9] CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { DBUS_IN[9] {} DBUS_IN[9]~combout {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 00:57:56 2017 " "Info: Processing ended: Fri Apr 21 00:57:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Info: Quartus II Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
