// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_HH_
#define _compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0.h"
#include "shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s.h"

namespace ap_rtl {

struct compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s : public sc_module {
    // Port declarations 43
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_in< sc_logic > ap_ce;
    sc_in< sc_lv<16> > in_elem_data_0_V_read;
    sc_in< sc_lv<16> > in_elem_data_1_V_read;
    sc_in< sc_lv<16> > in_elem_data_2_V_read;
    sc_in< sc_lv<16> > in_elem_data_3_V_read;
    sc_out< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_out< sc_logic > res_stream_V_data_7_V_blk_n;


    // Module declarations
    compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s(sc_module_name name);
    SC_HAS_PROCESS(compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s);

    ~compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s();

    sc_trace_file* mVcdFile;

    dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0* call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283;
    shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s* call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op141;
    sc_signal< sc_lv<1> > and_ln289_2_reg_1047;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > kernel_data_V_1_4;
    sc_signal< sc_lv<16> > kernel_data_V_1_5;
    sc_signal< sc_lv<16> > kernel_data_V_1_6;
    sc_signal< sc_lv<16> > kernel_data_V_1_7;
    sc_signal< sc_lv<16> > kernel_data_V_1_8;
    sc_signal< sc_lv<16> > kernel_data_V_1_9;
    sc_signal< sc_lv<16> > kernel_data_V_1_10;
    sc_signal< sc_lv<16> > kernel_data_V_1_11;
    sc_signal< sc_lv<16> > kernel_data_V_1_16;
    sc_signal< sc_lv<16> > kernel_data_V_1_17;
    sc_signal< sc_lv<16> > kernel_data_V_1_18;
    sc_signal< sc_lv<16> > kernel_data_V_1_19;
    sc_signal< sc_lv<16> > kernel_data_V_1_20;
    sc_signal< sc_lv<16> > kernel_data_V_1_21;
    sc_signal< sc_lv<16> > kernel_data_V_1_22;
    sc_signal< sc_lv<16> > kernel_data_V_1_23;
    sc_signal< sc_lv<16> > kernel_data_V_1_28;
    sc_signal< sc_lv<16> > kernel_data_V_1_29;
    sc_signal< sc_lv<16> > kernel_data_V_1_30;
    sc_signal< sc_lv<16> > kernel_data_V_1_31;
    sc_signal< sc_lv<16> > kernel_data_V_1_32;
    sc_signal< sc_lv<16> > kernel_data_V_1_33;
    sc_signal< sc_lv<16> > kernel_data_V_1_34;
    sc_signal< sc_lv<16> > kernel_data_V_1_35;
    sc_signal< sc_lv<32> > sX_2;
    sc_signal< sc_lv<32> > sY_2;
    sc_signal< sc_lv<32> > pY_2;
    sc_signal< sc_lv<32> > pX_2;
    sc_signal< sc_lv<16> > in_elem_data_3_V_read_2_reg_1027;
    sc_signal< sc_lv<16> > in_elem_data_2_V_read_2_reg_1032;
    sc_signal< sc_lv<16> > in_elem_data_1_V_read_2_reg_1037;
    sc_signal< sc_lv<16> > in_elem_data_0_V_read_2_reg_1042;
    sc_signal< sc_lv<1> > and_ln289_2_fu_443_p2;
    sc_signal< sc_lv<1> > icmp_ln313_fu_449_p2;
    sc_signal< sc_lv<1> > icmp_ln313_reg_1051;
    sc_signal< sc_lv<32> > select_ln323_fu_523_p3;
    sc_signal< sc_lv<1> > icmp_ln317_fu_499_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_ready;
    sc_signal< sc_lv<16> > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_dense_latency_ap_fixed_ap_fixed_config5_mult_0_0_0_0_0_0_0_0_0_fu_283_ap_return_7;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_start;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_done;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_idle;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_15;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_16;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_17;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_18;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_19;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_20;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_21;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_22;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_23;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_24;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_25;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_26;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_27;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_28;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_29;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_30;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_31;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_32;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_33;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_34;
    sc_signal< sc_lv<16> > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_return_35;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_ce;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call36;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call36;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp71;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter0_storemerge_reg_272;
    sc_signal< sc_lv<32> > ap_phi_reg_pp0_iter1_storemerge_reg_272;
    sc_signal< sc_logic > call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_start_reg;
    sc_signal< sc_lv<32> > select_ln328_fu_473_p3;
    sc_signal< sc_lv<32> > ap_sig_allocacmp_sY_2_load;
    sc_signal< sc_lv<32> > add_ln321_fu_505_p2;
    sc_signal< sc_lv<32> > add_ln326_fu_455_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<31> > tmp_fu_395_p4;
    sc_signal< sc_lv<31> > tmp_54_fu_415_p4;
    sc_signal< sc_lv<1> > icmp_ln289_fu_375_p2;
    sc_signal< sc_lv<1> > icmp_ln289_1_fu_385_p2;
    sc_signal< sc_lv<1> > icmp_ln289_2_fu_405_p2;
    sc_signal< sc_lv<1> > icmp_ln289_3_fu_425_p2;
    sc_signal< sc_lv<1> > and_ln289_1_fu_437_p2;
    sc_signal< sc_lv<1> > and_ln289_fu_431_p2;
    sc_signal< sc_lv<32> > add_ln328_fu_467_p2;
    sc_signal< sc_lv<32> > add_ln323_fu_517_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_90;
    sc_signal< bool > ap_condition_482;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln321_fu_505_p2();
    void thread_add_ln323_fu_517_p2();
    void thread_add_ln326_fu_455_p2();
    void thread_add_ln328_fu_467_p2();
    void thread_and_ln289_1_fu_437_p2();
    void thread_and_ln289_2_fu_443_p2();
    void thread_and_ln289_fu_431_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp71();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call36();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call36();
    void thread_ap_condition_482();
    void thread_ap_condition_90();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_reg_pp0_iter0_storemerge_reg_272();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_sig_allocacmp_sY_2_load();
    void thread_call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_ce();
    void thread_call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_323_ap_start();
    void thread_icmp_ln289_1_fu_385_p2();
    void thread_icmp_ln289_2_fu_405_p2();
    void thread_icmp_ln289_3_fu_425_p2();
    void thread_icmp_ln289_fu_375_p2();
    void thread_icmp_ln313_fu_449_p2();
    void thread_icmp_ln317_fu_499_p2();
    void thread_io_acc_block_signal_op141();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_select_ln323_fu_523_p3();
    void thread_select_ln328_fu_473_p3();
    void thread_tmp_54_fu_415_p4();
    void thread_tmp_fu_395_p4();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
