#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Dec  7 15:03:02 2023
# Process ID: 2056
# Current directory: D:/projekty/CVUT/Vivado2023.1/semestrak_rev
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4348 D:\projekty\CVUT\Vivado2023.1\semestrak_rev\semestrak_rev.xpr
# Log file: D:/projekty/CVUT/Vivado2023.1/semestrak_rev/vivado.log
# Journal file: D:/projekty/CVUT/Vivado2023.1/semestrak_rev\vivado.jou
# Running On: LAPTOP-S2JGJMUA, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17066 MB
#-----------------------------------------------------------
start_gui
open_project D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.xpr
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1
wait_on_run blk_mem_ROM_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
launch_simulation
launch_simulation
launch_simulation
open_wave_config D:/projekty/CVUT/Vivado2023.1/semestrak_rev/Top_tb_behav.wcfg
source Top_tb.tcl
run all
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
relaunch_sim
relaunch_sim
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
relaunch_sim
run all
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run all
run all
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
catch { [ delete_ip_run [get_ips -all blk_mem_ROM] ] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
save_wave_config {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/Top_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/projekty/CVUT/Vivado2023.1/semestrak_rev/Top_tb_behav.wcfg
source Top_tb.tcl
run all
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property CONFIG.Coe_File {d:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/new/ROM.coe} [get_ips blk_mem_ROM]
generate_target all [get_files  D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_ROM] }
export_ip_user_files -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -no_script -sync -force -quiet
reset_run blk_mem_ROM_synth_1
launch_runs blk_mem_ROM_synth_1 -jobs 8
wait_on_run blk_mem_ROM_synth_1
export_simulation -of_objects [get_files D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.srcs/sources_1/ip/blk_mem_ROM/blk_mem_ROM.xci] -directory D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/sim_scripts -ip_user_files_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files -ipstatic_source_dir D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/modelsim} {questa=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/questa} {riviera=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/riviera} {activehdl=D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/projekty/CVUT/Vivado2023.1/semestrak_rev/semestrak_rev.runs/impl_1/Top_wrap.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
