<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p525" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_525{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_525{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_525{left:630px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_525{left:70px;bottom:888px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t5_525{left:77px;bottom:1022px;letter-spacing:-0.05px;}
#t6_525{left:77px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7_525{left:190px;bottom:998px;}
#t8_525{left:249px;bottom:998px;letter-spacing:-0.11px;}
#t9_525{left:249px;bottom:981px;letter-spacing:-0.11px;}
#ta_525{left:249px;bottom:964px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tb_525{left:438px;bottom:998px;letter-spacing:-0.11px;}
#tc_525{left:77px;bottom:940px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#td_525{left:190px;bottom:940px;letter-spacing:-0.19px;}
#te_525{left:249px;bottom:940px;letter-spacing:-0.14px;}
#tf_525{left:438px;bottom:940px;letter-spacing:-0.11px;}
#tg_525{left:438px;bottom:923px;letter-spacing:-0.11px;}
#th_525{left:224px;bottom:843px;letter-spacing:0.12px;word-spacing:0.02px;}
#ti_525{left:310px;bottom:843px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tj_525{left:79px;bottom:820px;letter-spacing:-0.14px;word-spacing:0.06px;}
#tk_525{left:174px;bottom:820px;letter-spacing:-0.12px;word-spacing:0.06px;}
#tl_525{left:270px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#tm_525{left:368px;bottom:820px;letter-spacing:-0.13px;}
#tn_525{left:79px;bottom:796px;}
#to_525{left:174px;bottom:796px;}
#tp_525{left:270px;bottom:796px;letter-spacing:-0.12px;}
#tq_525{left:270px;bottom:779px;letter-spacing:-0.11px;}
#tr_525{left:368px;bottom:796px;letter-spacing:-0.11px;}
#ts_525{left:368px;bottom:779px;letter-spacing:-0.11px;}
#tt_525{left:368px;bottom:762px;letter-spacing:-0.12px;}
#tu_525{left:368px;bottom:745px;letter-spacing:-0.12px;}
#tv_525{left:368px;bottom:729px;letter-spacing:-0.1px;}
#tw_525{left:79px;bottom:704px;}
#tx_525{left:174px;bottom:704px;}
#ty_525{left:270px;bottom:704px;letter-spacing:-0.11px;}
#tz_525{left:270px;bottom:687px;letter-spacing:-0.1px;}
#t10_525{left:270px;bottom:671px;letter-spacing:-0.11px;}
#t11_525{left:368px;bottom:704px;letter-spacing:-0.11px;}
#t12_525{left:368px;bottom:687px;letter-spacing:-0.1px;word-spacing:-0.57px;}
#t13_525{left:368px;bottom:671px;letter-spacing:-0.11px;}
#t14_525{left:368px;bottom:654px;letter-spacing:-0.11px;}
#t15_525{left:368px;bottom:637px;letter-spacing:-0.11px;}
#t16_525{left:368px;bottom:620px;letter-spacing:-0.1px;word-spacing:-0.24px;}
#t17_525{left:368px;bottom:603px;letter-spacing:-0.11px;}
#t18_525{left:368px;bottom:587px;letter-spacing:-0.11px;}
#t19_525{left:368px;bottom:570px;letter-spacing:-0.1px;}
#t1a_525{left:79px;bottom:545px;letter-spacing:-0.05px;}
#t1b_525{left:79px;bottom:521px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1c_525{left:174px;bottom:521px;}
#t1d_525{left:270px;bottom:521px;letter-spacing:-0.11px;}
#t1e_525{left:270px;bottom:504px;letter-spacing:-0.12px;}
#t1f_525{left:368px;bottom:521px;letter-spacing:-0.1px;}
#t1g_525{left:368px;bottom:504px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t1h_525{left:368px;bottom:487px;letter-spacing:-0.11px;}
#t1i_525{left:79px;bottom:463px;letter-spacing:-0.12px;}
#t1j_525{left:174px;bottom:463px;letter-spacing:-0.13px;}
#t1k_525{left:270px;bottom:463px;letter-spacing:-0.14px;}
#t1l_525{left:368px;bottom:463px;letter-spacing:-0.11px;}
#t1m_525{left:368px;bottom:446px;letter-spacing:-0.11px;}
#t1n_525{left:79px;bottom:422px;letter-spacing:-0.13px;}
#t1o_525{left:174px;bottom:422px;}
#t1p_525{left:270px;bottom:422px;letter-spacing:-0.12px;}
#t1q_525{left:270px;bottom:405px;letter-spacing:-0.11px;}
#t1r_525{left:368px;bottom:422px;letter-spacing:-0.11px;}
#t1s_525{left:368px;bottom:405px;letter-spacing:-0.11px;}
#t1t_525{left:368px;bottom:388px;letter-spacing:-0.12px;}
#t1u_525{left:368px;bottom:371px;letter-spacing:-0.12px;}
#t1v_525{left:368px;bottom:354px;letter-spacing:-0.1px;}
#t1w_525{left:79px;bottom:330px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1x_525{left:174px;bottom:330px;}
#t1y_525{left:270px;bottom:330px;letter-spacing:-0.12px;}
#t1z_525{left:270px;bottom:313px;letter-spacing:-0.1px;}
#t20_525{left:270px;bottom:296px;letter-spacing:-0.11px;}
#t21_525{left:368px;bottom:330px;letter-spacing:-0.11px;}
#t22_525{left:368px;bottom:313px;letter-spacing:-0.1px;word-spacing:-0.57px;}
#t23_525{left:368px;bottom:296px;letter-spacing:-0.11px;}
#t24_525{left:368px;bottom:279px;letter-spacing:-0.11px;}
#t25_525{left:368px;bottom:263px;letter-spacing:-0.11px;}
#t26_525{left:368px;bottom:246px;letter-spacing:-0.1px;word-spacing:-0.24px;}
#t27_525{left:368px;bottom:229px;letter-spacing:-0.11px;}
#t28_525{left:368px;bottom:212px;letter-spacing:-0.11px;}
#t29_525{left:368px;bottom:195px;letter-spacing:-0.1px;}
#t2a_525{left:79px;bottom:171px;letter-spacing:-0.05px;}
#t2b_525{left:79px;bottom:147px;letter-spacing:-0.12px;}
#t2c_525{left:174px;bottom:147px;}
#t2d_525{left:270px;bottom:147px;letter-spacing:-0.1px;}
#t2e_525{left:270px;bottom:130px;letter-spacing:-0.12px;}
#t2f_525{left:368px;bottom:147px;letter-spacing:-0.1px;}
#t2g_525{left:368px;bottom:130px;letter-spacing:-0.11px;word-spacing:-0.48px;}
#t2h_525{left:368px;bottom:113px;letter-spacing:-0.11px;}
#t2i_525{left:230px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2j_525{left:316px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t2k_525{left:640px;bottom:1086px;letter-spacing:0.12px;}
#t2l_525{left:77px;bottom:1055px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2m_525{left:190px;bottom:1063px;letter-spacing:-0.11px;}
#t2n_525{left:190px;bottom:1046px;letter-spacing:-0.12px;}
#t2o_525{left:249px;bottom:1055px;letter-spacing:-0.13px;}

.s1_525{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_525{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_525{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_525{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s5_525{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_525{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts525" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg525Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg525" style="-webkit-user-select: none;"><object width="935" height="1210" data="525/525.svg" type="image/svg+xml" id="pdf525" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_525" class="t s1_525">Vol. 3B </span><span id="t2_525" class="t s1_525">15-29 </span>
<span id="t3_525" class="t s2_525">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_525" class="t s3_525">The logical processor capability entry in the Intel Thread Director table is structured as follows. </span>
<span id="t5_525" class="t s4_525">... </span>
<span id="t6_525" class="t s4_525">8 + CL*CP - 1 </span><span id="t7_525" class="t s4_525">1 </span><span id="t8_525" class="t s4_525">Class #(CL-1) change </span>
<span id="t9_525" class="t s4_525">indication for Capability #(CP- </span>
<span id="ta_525" class="t s4_525">1) if exists </span>
<span id="tb_525" class="t s4_525">Unavailable for capabilities that are not enumerated. </span>
<span id="tc_525" class="t s4_525">8 + CL*CP </span><span id="td_525" class="t s4_525">R8 </span><span id="te_525" class="t s4_525">Padding </span><span id="tf_525" class="t s4_525">Padding to nearest multiple of 8 bytes. Initialized by the OS to 0 prior </span>
<span id="tg_525" class="t s4_525">to enabling Intel Thread Director. </span>
<span id="th_525" class="t s5_525">Table 15-9. </span><span id="ti_525" class="t s5_525">Intel® Thread Director Logical Processor Entry Structure </span>
<span id="tj_525" class="t s6_525">Byte Offset </span><span id="tk_525" class="t s6_525">Size (Bytes) </span><span id="tl_525" class="t s6_525">Field Name </span><span id="tm_525" class="t s6_525">Description </span>
<span id="tn_525" class="t s4_525">0 </span><span id="to_525" class="t s4_525">1 </span><span id="tp_525" class="t s4_525">Performance </span>
<span id="tq_525" class="t s4_525">Capability </span>
<span id="tr_525" class="t s4_525">Class 0 Performance capability is an 8-bit value (0 ... 255) specifying the relative </span>
<span id="ts_525" class="t s4_525">performance level of a single logical processor. Higher values indicate higher </span>
<span id="tt_525" class="t s4_525">performance; the lowest performance level of 0 indicates a recommendation to </span>
<span id="tu_525" class="t s4_525">the OS to not schedule any software threads on it for performance reasons. </span>
<span id="tv_525" class="t s4_525">Initialized by the OS to 0. </span>
<span id="tw_525" class="t s4_525">1 </span><span id="tx_525" class="t s4_525">1 </span><span id="ty_525" class="t s4_525">Energy </span>
<span id="tz_525" class="t s4_525">Efficiency </span>
<span id="t10_525" class="t s4_525">Capability </span>
<span id="t11_525" class="t s4_525">Class 0 Energy Efficiency capability is an 8-bit value (0 ... 255) specifying the </span>
<span id="t12_525" class="t s4_525">relative energy efficiency level of a logical processor. Higher values indicate higher </span>
<span id="t13_525" class="t s4_525">energy efficiency; the lowest energy efficiency capability of 0 indicates a recom- </span>
<span id="t14_525" class="t s4_525">mendation to the OS to not schedule any software threads on it for efficiency </span>
<span id="t15_525" class="t s4_525">reasons. An Energy Efficiency capability of 255 indicates which logical processors </span>
<span id="t16_525" class="t s4_525">have the highest relative energy efficiency capability. In addition, the value 255 is </span>
<span id="t17_525" class="t s4_525">an explicit recommendation for the OS to consolidate work on those logical </span>
<span id="t18_525" class="t s4_525">processors for energy efficiency reasons. </span>
<span id="t19_525" class="t s4_525">Initialized by the OS to 0. </span>
<span id="t1a_525" class="t s4_525">... </span>
<span id="t1b_525" class="t s4_525">CP - 1 </span><span id="t1c_525" class="t s4_525">1 </span><span id="t1d_525" class="t s4_525">Capability </span>
<span id="t1e_525" class="t s4_525">#(CP-1) </span>
<span id="t1f_525" class="t s4_525">Class 0 Capability #(CP-1) if exists. If the capability does not exist (is not </span>
<span id="t1g_525" class="t s4_525">enumerated in the CPUID), the entry is unavailable (no space is reserved for future </span>
<span id="t1h_525" class="t s4_525">use here). </span>
<span id="t1i_525" class="t s4_525">CP </span><span id="t1j_525" class="t s4_525">R8 </span><span id="t1k_525" class="t s4_525">Padding </span><span id="t1l_525" class="t s4_525">Padding to nearest multiple of 8 bytes. Initialized by the OS to 0 prior to enabling </span>
<span id="t1m_525" class="t s4_525">Intel Thread Director. </span>
<span id="t1n_525" class="t s4_525">CP + R8 </span><span id="t1o_525" class="t s4_525">1 </span><span id="t1p_525" class="t s4_525">Performance </span>
<span id="t1q_525" class="t s4_525">Capability </span>
<span id="t1r_525" class="t s4_525">Class 1 Performance capability is an 8-bit value (0 ... 255) specifying the relative </span>
<span id="t1s_525" class="t s4_525">performance level of a single logical processor. Higher values indicate higher </span>
<span id="t1t_525" class="t s4_525">performance; the lowest performance level of 0 indicates a recommendation to </span>
<span id="t1u_525" class="t s4_525">the OS to not schedule any software threads on it for performance reasons. </span>
<span id="t1v_525" class="t s4_525">Initialized by the OS to 0. </span>
<span id="t1w_525" class="t s4_525">CP + 1 </span><span id="t1x_525" class="t s4_525">1 </span><span id="t1y_525" class="t s4_525">Energy </span>
<span id="t1z_525" class="t s4_525">Efficiency </span>
<span id="t20_525" class="t s4_525">Capability </span>
<span id="t21_525" class="t s4_525">Class 1 Energy Efficiency capability is an 8-bit value (0 ... 255) specifying the </span>
<span id="t22_525" class="t s4_525">relative energy efficiency level of a logical processor. Higher values indicate higher </span>
<span id="t23_525" class="t s4_525">energy efficiency; the lowest energy efficiency capability of 0 indicates a recom- </span>
<span id="t24_525" class="t s4_525">mendation to the OS to not schedule any software threads on it for efficiency </span>
<span id="t25_525" class="t s4_525">reasons. An Energy Efficiency capability of 255 indicates which logical processors </span>
<span id="t26_525" class="t s4_525">have the highest relative energy efficiency capability. In addition, the value 255 is </span>
<span id="t27_525" class="t s4_525">an explicit recommendation for the OS to consolidate work on those logical </span>
<span id="t28_525" class="t s4_525">processors for energy efficiency reasons. </span>
<span id="t29_525" class="t s4_525">Initialized by the OS to 0. </span>
<span id="t2a_525" class="t s4_525">... </span>
<span id="t2b_525" class="t s4_525">2*CP - 1 </span><span id="t2c_525" class="t s4_525">1 </span><span id="t2d_525" class="t s4_525">Capability </span>
<span id="t2e_525" class="t s4_525">#(CP-1) </span>
<span id="t2f_525" class="t s4_525">Class 1 Capability #(CP-1) if exists. If the capability does not exist (is not </span>
<span id="t2g_525" class="t s4_525">enumerated in the CPUID), the entry is unavailable (no space is reserved for future </span>
<span id="t2h_525" class="t s4_525">use here). </span>
<span id="t2i_525" class="t s5_525">Table 15-8. </span><span id="t2j_525" class="t s5_525">Intel® Thread Director Global Header Structure </span><span id="t2k_525" class="t s5_525">(Contd.) </span>
<span id="t2l_525" class="t s6_525">Byte Offset </span>
<span id="t2m_525" class="t s6_525">Size </span>
<span id="t2n_525" class="t s6_525">(Bytes) </span>
<span id="t2o_525" class="t s6_525">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
