{"vcs1":{"timestamp_begin":1696248676.209758685, "rt":15.66, "ut":13.87, "st":0.63}}
{"vcselab":{"timestamp_begin":1696248691.963198642, "rt":1.83, "ut":0.52, "st":0.17}}
{"link":{"timestamp_begin":1696248693.874223300, "rt":0.68, "ut":0.46, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696248675.382622531}
{"VCS_COMP_START_TIME": 1696248675.382622531}
{"VCS_COMP_END_TIME": 1696248694.744259831}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext -timescale=1ns/1ns +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 390388}}
{"stitch_vcselab": {"peak_mem": 227832}}
