// Seed: 1713358047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_5 = 0;
  tri1 id_5;
  id_6(
      .id_0(id_5 + id_1)
  );
endmodule
module module_1 ();
  logic [7:0] id_2;
  wand id_3;
  assign id_2[1] = id_3 == id_1;
  id_4(
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(id_2),
      .id_4(1),
      .id_5(id_5 == id_3),
      .id_6(1),
      .id_7(id_1),
      .id_8(id_1),
      .id_9(id_5),
      .id_10(1'b0),
      .id_11(id_2[1]),
      .id_12(1),
      .id_13(id_2),
      .id_14(1),
      .id_15(1),
      .id_16(1),
      .id_17({1, id_6 + 1, 1, 1}),
      .id_18(1),
      .id_19(id_2),
      .id_20()
  );
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
