Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 231b9d1d2f9e45ea9516f3e116887559 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Camera_Demo_behav xil_defaultlib.Camera_Demo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'enable_in' [D:/saillingsi/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:104]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_axis_aresetn' [D:/saillingsi/camera/Camera_Demo/Camera_Demo.srcs/sources_1/new/Driver_MIPI.v:127]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
