{
  "3044843104":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":3045513728
        , "subtype":"exit"
        , "start":"1.00"
        , "end":"1.00"
        , "details":
        [
          {
            "type":"table"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":3060788864
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Start Cycle":"1"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
    ]
  }
  , "3046487664":
  {
    "nodes":
    [
      {
        "name":"Exit"
        , "id":3044858224
        , "subtype":"exit"
        , "start":"839.00"
        , "end":"842.00"
        , "details":
        [
          {
            "type":"table"
            , "Start Cycle":"839"
            , "Latency":"3"
            , "Exit FIFO Depth":"32"
            , "Exit FIFO Width":"64"
            , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"Convert"
        , "id":3046446368
        , "subtype":"default"
        , "start":"830.00"
        , "end":"836.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Integer to Floating-point Conversion"
            , "Start Cycle":"830"
            , "Latency":"6"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
              , "line":35
            }
          ]
        ]
        , "type":"inst"
      }
      , {
        "name":"Entry"
        , "id":3046922704
        , "subtype":"entry"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"Cluster Entry"
            , "Start Cycle":"830"
            , "Latency":"0"
          }
        ]
        , "type":"inst"
      }
      , {
        "name":"f32 *"
        , "id":3047294752
        , "subtype":"default"
        , "start":"836.00"
        , "end":"839.00"
        , "details":
        [
          {
            "type":"table"
            , "Instruction":"32-bit Floating-point Multiply"
            , "Constant Operand":"3.5"
            , "Start Cycle":"836"
            , "Latency":"3"
          }
        ]
        , "debug":
        [
          [
            {
              "filename":"/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr/source/basic_hls3_persona/hls/src/hls1.cpp"
              , "line":35
            }
          ]
        ]
        , "type":"inst"
      }
    ]
    , "links":
    [
      {
        "from":3046446368
        , "to":3047294752
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
      , {
        "from":3046922704
        , "to":3044858224
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":3046922704
        , "to":3046446368
        , "details":
        [
          {
            "type":"table"
            , "Width":"64"
          }
        ]
      }
      , {
        "from":3047294752
        , "to":3044858224
        , "details":
        [
          {
            "type":"table"
            , "Width":"32"
          }
        ]
      }
    ]
  }
}
