//Revision 1
config \8bit_CSA_TB ;
design lab3.\8bit_CSA_TB :schematic;
liblist GSCLIB045, analogLib, basic, demo_lab1, gpdk045, gsclib045, gsclib045_tech, inverter_demo, lab2_, lab3, sheets, test, xor_tb;

viewlist abstract, ahdl, autolayout, behavioral, cdsSpice, cmos_sch, functional, hpmns, hspiceS, libra, mharm, schematic, spectre, spectreS, symbol, system;
stoplist spectre;


endconfig
