// Seed: 2763291676
module module_0 (
    output logic id_0,
    input  wand  id_1
);
  initial id_0 <= 1;
  wire id_3, id_4;
  wire id_5;
  assign module_1.type_24 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    input tri1 id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    output logic id_10,
    input uwire id_11,
    output wor id_12,
    input tri id_13,
    input tri id_14,
    input uwire id_15,
    output tri0 id_16,
    input tri1 id_17,
    input tri0 id_18
);
  always id_10 <= 1'b0;
  module_0 modCall_1 (
      id_10,
      id_18
  );
  id_20 :
  assert property (@(1) id_4) id_10 <= 1;
  id_21(
      id_0
  );
  always id_0 = id_5;
  always #1;
  assign id_12 = id_20;
  assign id_12 = 1;
endmodule
