m255
K3
13
cModel Technology
d/home/raxt/altera/13.1/modelsim_ase/bin
Eneg
Z0 w1741221267
Z1 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z2 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z3 d/home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Simulacion
Z4 8/home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Fuente/neg.vhd
Z5 F/home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Fuente/neg.vhd
l0
L6
VH7bk;9?cMZlae48mdeinJ3
Z6 OV;C;10.1d;51
32
Z7 !s108 1741229748.932904
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Fuente/neg.vhd|
Z9 !s107 /home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Fuente/neg.vhd|
Z10 o-work work -2002 -explicit -O0
Z11 tExplicit 1
!s100 @Vm8h;J9N5>:5]553E<Vc1
!i10b 1
Aneg_arq
R1
R2
Z12 DEx4 work 3 neg 0 22 H7bk;9?cMZlae48mdeinJ3
l16
L14
V@NAo>5[QQKAj@_CCM[D220
!s100 g=8z0ge9hzlk`zLel8;AR3
R6
32
R7
R8
R9
R10
R11
!i10b 1
Eneg_tb
Z13 w1741229453
R1
R2
R3
Z14 8/home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Fuente/neg_tb.vhd
Z15 F/home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Fuente/neg_tb.vhd
l0
L6
VI99=cC6MdWmhZ_Z;T[UBa1
!s100 Io0?GEO0IOYJ:C3Y?:6HT1
R6
32
!i10b 1
Z16 !s108 1741229748.950250
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|/home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Fuente/neg_tb.vhd|
Z18 !s107 /home/raxt/VHDL_Workspace/CLP_workspace/Ej00/Fuente/neg_tb.vhd|
R10
R11
Aneg_tb_arq
R12
R1
R2
Z19 DEx4 work 6 neg_tb 0 22 I99=cC6MdWmhZ_Z;T[UBa1
l22
L10
Z20 VdQnGMdQHPmm;KZ1G5PH1Z0
Z21 !s100 ThAN65EG3LM17cifzbH1=0
R6
32
!i10b 1
R16
R17
R18
R10
R11
