<dec f='llvm/llvm/lib/CodeGen/SplitKit.h' l='463' type='unsigned int llvm::SplitEditor::openIntv()'/>
<doc f='llvm/llvm/lib/CodeGen/SplitKit.h' l='460'>/// Create a new virtual register and live interval.
  /// Return the interval index, starting from 1. Interval index 0 is the
  /// implicit complement interval.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1978' u='c' c='_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1991' u='c' c='_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2110' u='c' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2413' u='c' c='_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<def f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='686' ll='695' type='unsigned int llvm::SplitEditor::openIntv()'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1585' u='c' c='_ZN4llvm11SplitEditor16splitSingleBlockERKNS_13SplitAnalysis9BlockInfoE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1773' u='c' c='_ZN4llvm11SplitEditor15splitRegInBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1863' u='c' c='_ZN4llvm11SplitEditor16splitRegOutBlockERKNS_13SplitAnalysis9BlockInfoEjNS_9SlotIndexE'/>
<doc f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='685'>/// Create a new virtual register and live interval.</doc>
