{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487704886254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487704886260 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 19:21:26 2017 " "Processing started: Tue Feb 21 19:21:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487704886260 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1487704886260 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PEnc4_2Demo -c PEnc4_2Demo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PEnc4_2Demo -c PEnc4_2Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1487704886260 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PEnc4_2Demo_7_1200mv_85c_slow.vho C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/ simulation " "Generated file PEnc4_2Demo_7_1200mv_85c_slow.vho in folder \"C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487704886885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PEnc4_2Demo_7_1200mv_0c_slow.vho C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/ simulation " "Generated file PEnc4_2Demo_7_1200mv_0c_slow.vho in folder \"C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487704886902 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PEnc4_2Demo_min_1200mv_0c_fast.vho C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/ simulation " "Generated file PEnc4_2Demo_min_1200mv_0c_fast.vho in folder \"C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487704886920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PEnc4_2Demo.vho C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/ simulation " "Generated file PEnc4_2Demo.vho in folder \"C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487704886937 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PEnc4_2Demo_7_1200mv_85c_vhd_slow.sdo C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/ simulation " "Generated file PEnc4_2Demo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487704886953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PEnc4_2Demo_7_1200mv_0c_vhd_slow.sdo C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/ simulation " "Generated file PEnc4_2Demo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487704886968 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PEnc4_2Demo_min_1200mv_0c_vhd_fast.sdo C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/ simulation " "Generated file PEnc4_2Demo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487704886984 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PEnc4_2Demo_vhd.sdo C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/ simulation " "Generated file PEnc4_2Demo_vhd.sdo in folder \"C:/altera_lite/docs/Aula2/Parte4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487704887000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "723 " "Peak virtual memory: 723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487704887048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 19:21:27 2017 " "Processing ended: Tue Feb 21 19:21:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487704887048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487704887048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487704887048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1487704887048 ""}
