Analysis & Synthesis report for fpga
Mon May 12 15:52:31 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Source assignments for fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0|altsyncram_2tp1:auto_generated
 14. Parameter Settings for User Entity Instance: ultrasonic_generator:u_ultrasonic_gen
 15. Parameter Settings for Inferred Entity Instance: fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0
 16. altsyncram Parameter Settings by Entity Instance
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 12 15:52:31 2025       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; fpga                                        ;
; Top-level Entity Name           ; fpga                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 28                                          ;
; Total pins                      ; 72                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 128                                         ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7       ;                    ;
; Top-level entity name                                                           ; fpga               ; fpga               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+
; fpga.v                           ; yes             ; User Verilog HDL File        ; C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v                 ;         ;
; ultrasonic_generator.v           ; yes             ; User Verilog HDL File        ; C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/ultrasonic_generator.v ;         ;
; fifo_memory.v                    ; yes             ; User Verilog HDL File        ; C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf                              ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc                       ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                                 ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc                              ;         ;
; aglobal170.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                              ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                               ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                                  ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                                  ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                ;         ;
; db/altsyncram_2tp1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/altsyncram_2tp1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 19        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 32        ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 4         ;
;     -- 5 input functions                    ; 4         ;
;     -- 4 input functions                    ; 3         ;
;     -- <=3 input functions                  ; 21        ;
;                                             ;           ;
; Dedicated logic registers                   ; 28        ;
;                                             ;           ;
; I/O pins                                    ; 72        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 128       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 36        ;
; Total fan-out                               ; 368       ;
; Average fan-out                             ; 1.74      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                 ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                               ; Entity Name          ; Library Name ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+----------------------+--------------+
; |fpga                                      ; 32 (2)              ; 28 (3)                    ; 128               ; 0          ; 72   ; 0            ; |fpga                                                                             ; fpga                 ; work         ;
;    |fifo_memory:u_fifo_mem|                ; 8 (8)               ; 8 (8)                     ; 128               ; 0          ; 0    ; 0            ; |fpga|fifo_memory:u_fifo_mem                                                      ; fifo_memory          ; work         ;
;       |altsyncram:fifo_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |fpga|fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0                                ; altsyncram           ; work         ;
;          |altsyncram_2tp1:auto_generated|  ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |fpga|fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0|altsyncram_2tp1:auto_generated ; altsyncram_2tp1      ; work         ;
;    |ultrasonic_generator:u_ultrasonic_gen| ; 22 (22)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |fpga|ultrasonic_generator:u_ultrasonic_gen                                       ; ultrasonic_generator ; work         ;
+--------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0|altsyncram_2tp1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; echo_amplitude[8..15]                  ; Stuck at GND due to stuck port data_in ;
; fifo_memory:u_fifo_mem|data_out[8..15] ; Stuck at GND due to stuck port data_in ;
; echo_amplitude[1]                      ; Merged with echo_amplitude[2]          ;
; echo_amplitude[2]                      ; Merged with echo_amplitude[3]          ;
; echo_amplitude[3]                      ; Merged with echo_amplitude[4]          ;
; echo_amplitude[4]                      ; Merged with echo_amplitude[5]          ;
; echo_amplitude[5]                      ; Merged with echo_amplitude[6]          ;
; echo_amplitude[6]                      ; Merged with echo_amplitude[7]          ;
; echo_amplitude[7]                      ; Merged with echo_amplitude[0]          ;
; Total Number of Removed Registers = 23 ;                                        ;
+----------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                             ;
+--------------------+---------------------------+----------------------------------------+
; Register name      ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------+---------------------------+----------------------------------------+
; echo_amplitude[15] ; Stuck at GND              ; fifo_memory:u_fifo_mem|data_out[8]     ;
;                    ; due to stuck port data_in ;                                        ;
+--------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 28    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 20    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+---------------------------------------+-----------------------------------+------+
; Register Name                         ; Megafunction                      ; Type ;
+---------------------------------------+-----------------------------------+------+
; fifo_memory:u_fifo_mem|data_out[0..7] ; fifo_memory:u_fifo_mem|fifo_rtl_0 ; RAM  ;
+---------------------------------------+-----------------------------------+------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0|altsyncram_2tp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ultrasonic_generator:u_ultrasonic_gen ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; PULSE_PERIOD   ; 1250  ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                           ;
; WIDTH_A                            ; 8                    ; Untyped                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                           ;
; NUMWORDS_A                         ; 16                   ; Untyped                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 8                    ; Untyped                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                           ;
; NUMWORDS_B                         ; 16                   ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_2tp1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 8                                            ;
;     -- NUMWORDS_A                         ; 16                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 8                                            ;
;     -- NUMWORDS_B                         ; 16                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                     ;
+-------------------------------------------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 28                          ;
;     CLR               ; 3                           ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 1                           ;
;     ENA CLR           ; 1                           ;
;     plain             ; 7                           ;
; arriav_lcell_comb     ; 33                          ;
;     arith             ; 16                          ;
;         1 data inputs ; 16                          ;
;     normal            ; 17                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 2                           ;
;         4 data inputs ; 3                           ;
;         5 data inputs ; 4                           ;
;         6 data inputs ; 4                           ;
; boundary_port         ; 72                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 2.50                        ;
; Average LUT depth     ; 1.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 12 15:50:21 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Qsys system entity "hps_system.qsys"
Info (12250): 2025.05.12.16:50:38 Progress: Loading fpga_hpsmem/hps_system.qsys
Info (12250): 2025.05.12.16:50:38 Progress: Reading input file
Info (12250): 2025.05.12.16:50:39 Progress: Adding clk_0 [clock_source 17.0]
Info (12250): 2025.05.12.16:50:39 Progress: Parameterizing module clk_0
Info (12250): 2025.05.12.16:50:39 Progress: Adding hps_0 [altera_hps 17.0]
Info (12250): 2025.05.12.16:50:41 Progress: Parameterizing module hps_0
Info (12250): 2025.05.12.16:50:41 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 17.0]
Info (12250): 2025.05.12.16:50:41 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2025.05.12.16:50:41 Progress: Building connections
Info (12250): 2025.05.12.16:50:41 Progress: Parameterizing connections
Info (12250): 2025.05.12.16:50:41 Progress: Validating
Info (12250): 2025.05.12.16:51:02 Progress: Done reading input file
Info (12250): Hps_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Hps_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_system.hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning (12251): Hps_system.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Warning (12251): Hps_system.hps_0: hps_0.h2f_mpu_events must be exported, or connected to a matching conduit.
Warning (12251): Hps_system.hps_0: hps_0.memory must be exported, or connected to a matching conduit.
Info (12250): Hps_system: Generating hps_system "hps_system" for QUARTUS_SYNTH
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: ODT is disabled. Enabling ODT (Mode Register 1) may improve signal integrity
Warning (12251): Hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info (12250): Hps_0: "hps_system" instantiated altera_hps "hps_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'hps_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=hps_system_onchip_memory2_0 --dir=C:/Users/misha/AppData/Local/Temp/alt0220_6346456966199003756.dir/0001_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/misha/AppData/Local/Temp/alt0220_6346456966199003756.dir/0001_onchip_memory2_0_gen//hps_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'hps_system_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "hps_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Hps_system: Done "hps_system" with 6 modules, 49 files
Info (12249): Finished elaborating Qsys system entity "hps_system.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file fpga.v
    Info (12023): Found entity 1: fpga File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ultrasonic_generator.v
    Info (12023): Found entity 1: ultrasonic_generator File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/ultrasonic_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo_memory.v
    Info (12023): Found entity 1: fifo_memory File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/hps_system.v
    Info (12023): Found entity 1: hps_system File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/hps_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0.sv is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_io_pads.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_hard_memphy.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_acv_ldc.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_altdqdqs.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_clock_pair_generator.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_generic_ddio.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_iss_probe.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_phy_csr.sv is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_reset.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_p0_reset_sync.v is missing
Warning (12019): Can't analyze file -- file c:/users/misha/documents/darkotle/_life/_src/student/vkr/system/fpga_hpsmem/db/ip/hps_system/submodules/hps_sdram_pll.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0.v
    Info (12023): Found entity 1: hps_system_hps_0 File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: hps_system_hps_0_fpga_interfaces File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v
    Info (12023): Found entity 1: hps_system_hps_0_hps_io File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: hps_system_hps_0_hps_io_border File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v
    Info (12023): Found entity 1: hps_system_onchip_memory2_0 File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/ip/hps_system/submodules/hps_system_onchip_memory2_0.v Line: 21
Info (12127): Elaborating entity "fpga" for the top level hierarchy
Info (12128): Elaborating entity "ultrasonic_generator" for hierarchy "ultrasonic_generator:u_ultrasonic_gen" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 27
Info (12128): Elaborating entity "fifo_memory" for hierarchy "fifo_memory:u_fifo_mem" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 36
Warning (10230): Verilog HDL assignment warning at fifo_memory.v(15): truncated value with size 32 to match size of target (4) File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v Line: 15
Warning (10230): Verilog HDL assignment warning at fifo_memory.v(22): truncated value with size 32 to match size of target (4) File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fifo_memory.v Line: 22
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo_memory:u_fifo_mem|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "fifo_memory:u_fifo_mem|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2tp1.tdf
    Info (12023): Found entity 1: altsyncram_2tp1 File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/db/altsyncram_2tp1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "avl_readdata[8]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[9]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[10]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[11]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[12]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[13]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[14]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[15]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[16]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[17]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[18]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[19]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[20]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[21]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[22]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[23]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[24]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[25]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[26]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[27]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[28]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[29]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[30]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
    Warning (13410): Pin "avl_readdata[31]" is stuck at GND File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 14
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 19 assignments for entity "hps_system" -- entity does not exist in design
Warning (20013): Ignored 1677 assignments for entity "hps_system_hps_0" -- entity does not exist in design
Warning (20013): Ignored 1341 assignments for entity "hps_system_hps_0_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1337 assignments for entity "hps_system_hps_0_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1348 assignments for entity "hps_system_hps_0_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "hps_system_onchip_memory2_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 33 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "avl_write" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 11
    Warning (15610): No output dependent on input pin "avl_writedata[0]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[1]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[2]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[3]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[4]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[5]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[6]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[7]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[8]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[9]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[10]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[11]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[12]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[13]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[14]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[15]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[16]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[17]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[18]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[19]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[20]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[21]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[22]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[23]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[24]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[25]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[26]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[27]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[28]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[29]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[30]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
    Warning (15610): No output dependent on input pin "avl_writedata[31]" File: C:/Users/misha/Documents/Darkotle/_life/_src/Student/vkr/System/fpga_hpsmem/fpga.v Line: 12
Info (21057): Implemented 115 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 39 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 35 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 4862 megabytes
    Info: Processing ended: Mon May 12 15:52:31 2025
    Info: Elapsed time: 00:02:10
    Info: Total CPU time (on all processors): 00:04:02


