

================================================================
== Vivado HLS Report for 'enqueue_dequeue_frame'
================================================================
* Date:           Sun Oct 25 21:18:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.502 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi   |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo   |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- read_from_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 18 2 4 6 8 10 12 14 16 
2 --> 3 18 
3 --> 2 
4 --> 5 18 
5 --> 4 
6 --> 7 18 
7 --> 6 
8 --> 9 18 
9 --> 8 
10 --> 11 18 
11 --> 10 
12 --> 13 18 
13 --> 12 
14 --> 15 18 
15 --> 14 
16 --> 17 18 
17 --> 16 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %operation) nounwind, !map !35"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %ac) nounwind, !map !41"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %inout_frame) nounwind, !map !45"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !51"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @enqueue_dequeue_fram) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac) nounwind" [fyp/edca.c:20]   --->   Operation 24 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%operation_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %operation) nounwind" [fyp/edca.c:20]   --->   Operation 25 'read' 'operation_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.93ns)   --->   "%icmp_ln25 = icmp eq i2 %operation_read, 0" [fyp/edca.c:25]   --->   Operation 26 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:27]   --->   Operation 27 'load' 'available_spaces_bk_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:31]   --->   Operation 28 'load' 'write_pointer_bk_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:37]   --->   Operation 29 'load' 'available_spaces_be_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:41]   --->   Operation 30 'load' 'write_pointer_be_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:47]   --->   Operation 31 'load' 'available_spaces_vi_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:51]   --->   Operation 32 'load' 'write_pointer_vi_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:57]   --->   Operation 33 'load' 'available_spaces_vo_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:61]   --->   Operation 34 'load' 'write_pointer_vo_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %1, label %16" [fyp/edca.c:25]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.93ns)   --->   "%icmp_ln69 = icmp eq i2 %operation_read, 1" [fyp/edca.c:69]   --->   Operation 36 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln25)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%read_pointer_bk_load = load i2* @read_pointer_bk, align 1" [fyp/edca.c:75]   --->   Operation 37 'load' 'read_pointer_bk_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%read_pointer_be_load = load i2* @read_pointer_be, align 1" [fyp/edca.c:85]   --->   Operation 38 'load' 'read_pointer_be_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%read_pointer_vi_load = load i2* @read_pointer_vi, align 1" [fyp/edca.c:95]   --->   Operation 39 'load' 'read_pointer_vi_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%read_pointer_vo_load = load i2* @read_pointer_vo, align 1" [fyp/edca.c:105]   --->   Operation 40 'load' 'read_pointer_vo_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %17, label %32" [fyp/edca.c:69]   --->   Operation 41 'br' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.93ns)   --->   "%icmp_ln113 = icmp eq i2 %operation_read, -2" [fyp/edca.c:113]   --->   Operation 42 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln25 & !icmp_ln69)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.66ns)   --->   "br i1 %icmp_ln113, label %33, label %._crit_edge" [fyp/edca.c:113]   --->   Operation 43 'br' <Predicate = (!icmp_ln25 & !icmp_ln69)> <Delay = 1.66>
ST_1 : Operation 44 [1/1] (1.66ns)   --->   "store i2 0, i2* @read_pointer_vo, align 1" [fyp/edca.c:114]   --->   Operation 44 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 45 [1/1] (1.66ns)   --->   "store i2 0, i2* @write_pointer_vo, align 1" [fyp/edca.c:115]   --->   Operation 45 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 46 [1/1] (1.70ns)   --->   "store i3 -4, i3* @available_spaces_vo, align 1" [fyp/edca.c:116]   --->   Operation 46 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.70>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "store i2 0, i2* @read_pointer_vi, align 1" [fyp/edca.c:117]   --->   Operation 47 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 48 [1/1] (1.66ns)   --->   "store i2 0, i2* @write_pointer_vi, align 1" [fyp/edca.c:118]   --->   Operation 48 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 49 [1/1] (1.70ns)   --->   "store i3 -4, i3* @available_spaces_vi, align 1" [fyp/edca.c:119]   --->   Operation 49 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.70>
ST_1 : Operation 50 [1/1] (1.66ns)   --->   "store i2 0, i2* @read_pointer_be, align 1" [fyp/edca.c:120]   --->   Operation 50 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 51 [1/1] (1.66ns)   --->   "store i2 0, i2* @write_pointer_be, align 1" [fyp/edca.c:121]   --->   Operation 51 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 52 [1/1] (1.70ns)   --->   "store i3 -4, i3* @available_spaces_be, align 1" [fyp/edca.c:122]   --->   Operation 52 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.70>
ST_1 : Operation 53 [1/1] (1.66ns)   --->   "store i2 0, i2* @read_pointer_bk, align 1" [fyp/edca.c:123]   --->   Operation 53 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 54 [1/1] (1.66ns)   --->   "store i2 0, i2* @write_pointer_bk, align 1" [fyp/edca.c:124]   --->   Operation 54 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 55 [1/1] (1.70ns)   --->   "store i3 -4, i3* @available_spaces_bk, align 1" [fyp/edca.c:125]   --->   Operation 55 'store' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.70>
ST_1 : Operation 56 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:126]   --->   Operation 56 'br' <Predicate = (!icmp_ln25 & !icmp_ln69 & icmp_ln113)> <Delay = 1.66>
ST_1 : Operation 57 [1/1] (0.93ns)   --->   "%icmp_ln70 = icmp eq i2 %ac_read, 0" [fyp/edca.c:70]   --->   Operation 57 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln25 & icmp_ln69)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln70, label %18, label %21" [fyp/edca.c:70]   --->   Operation 58 'br' <Predicate = (!icmp_ln25 & icmp_ln69)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.93ns)   --->   "%icmp_ln80 = icmp eq i2 %ac_read, 1" [fyp/edca.c:80]   --->   Operation 59 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %22, label %25" [fyp/edca.c:80]   --->   Operation 60 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.93ns)   --->   "%icmp_ln90 = icmp eq i2 %ac_read, -2" [fyp/edca.c:90]   --->   Operation 61 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %26, label %29" [fyp/edca.c:90]   --->   Operation 62 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.93ns)   --->   "%icmp_ln101 = icmp ne i2 %ac_read, -1" [fyp/edca.c:101]   --->   Operation 63 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.18ns)   --->   "%icmp_ln101_1 = icmp eq i3 %available_spaces_vo_s, -4" [fyp/edca.c:101]   --->   Operation 64 'icmp' 'icmp_ln101_1' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.97ns)   --->   "%or_ln101 = or i1 %icmp_ln101, %icmp_ln101_1" [fyp/edca.c:101]   --->   Operation 65 'or' 'or_ln101' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.66ns)   --->   "br i1 %or_ln101, label %._crit_edge, label %.preheader.preheader" [fyp/edca.c:100]   --->   Operation 66 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90)> <Delay = 1.66>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i2 %read_pointer_vo_load to i9" [fyp/edca.c:105]   --->   Operation 67 'zext' 'zext_ln105' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90 & !or_ln101)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (4.37ns)   --->   "%mul_ln105 = mul i9 %zext_ln105, 100" [fyp/edca.c:105]   --->   Operation 68 'mul' 'mul_ln105' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90 & !or_ln101)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/edca.c:104]   --->   Operation 69 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & !icmp_ln90 & !or_ln101)> <Delay = 1.66>
ST_1 : Operation 70 [1/1] (1.18ns)   --->   "%icmp_ln91 = icmp eq i3 %available_spaces_vi_s, -4" [fyp/edca.c:91]   --->   Operation 70 'icmp' 'icmp_ln91' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (1.66ns)   --->   "br i1 %icmp_ln91, label %._crit_edge, label %.preheader4.preheader" [fyp/edca.c:91]   --->   Operation 71 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90)> <Delay = 1.66>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i2 %read_pointer_vi_load to i9" [fyp/edca.c:95]   --->   Operation 72 'zext' 'zext_ln95' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90 & !icmp_ln91)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (4.37ns)   --->   "%mul_ln95 = mul i9 %zext_ln95, 100" [fyp/edca.c:95]   --->   Operation 73 'mul' 'mul_ln95' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90 & !icmp_ln91)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (1.66ns)   --->   "br label %.preheader4" [fyp/edca.c:94]   --->   Operation 74 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & !icmp_ln80 & icmp_ln90 & !icmp_ln91)> <Delay = 1.66>
ST_1 : Operation 75 [1/1] (1.18ns)   --->   "%icmp_ln81 = icmp eq i3 %available_spaces_be_s, -4" [fyp/edca.c:81]   --->   Operation 75 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (1.66ns)   --->   "br i1 %icmp_ln81, label %._crit_edge, label %.preheader5.preheader" [fyp/edca.c:81]   --->   Operation 76 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80)> <Delay = 1.66>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i2 %read_pointer_be_load to i9" [fyp/edca.c:85]   --->   Operation 77 'zext' 'zext_ln85' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80 & !icmp_ln81)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (4.37ns)   --->   "%mul_ln85 = mul i9 %zext_ln85, 100" [fyp/edca.c:85]   --->   Operation 78 'mul' 'mul_ln85' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80 & !icmp_ln81)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (1.66ns)   --->   "br label %.preheader5" [fyp/edca.c:84]   --->   Operation 79 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & !icmp_ln70 & icmp_ln80 & !icmp_ln81)> <Delay = 1.66>
ST_1 : Operation 80 [1/1] (1.18ns)   --->   "%icmp_ln71 = icmp eq i3 %available_spaces_bk_s, -4" [fyp/edca.c:71]   --->   Operation 80 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.66ns)   --->   "br i1 %icmp_ln71, label %._crit_edge, label %.preheader6.preheader" [fyp/edca.c:71]   --->   Operation 81 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70)> <Delay = 1.66>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i2 %read_pointer_bk_load to i9" [fyp/edca.c:75]   --->   Operation 82 'zext' 'zext_ln75' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70 & !icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (4.37ns)   --->   "%mul_ln75 = mul i9 %zext_ln75, 100" [fyp/edca.c:75]   --->   Operation 83 'mul' 'mul_ln75' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70 & !icmp_ln71)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.66ns)   --->   "br label %.preheader6" [fyp/edca.c:74]   --->   Operation 84 'br' <Predicate = (!icmp_ln25 & icmp_ln69 & icmp_ln70 & !icmp_ln71)> <Delay = 1.66>
ST_1 : Operation 85 [1/1] (0.93ns)   --->   "%icmp_ln26 = icmp eq i2 %ac_read, 0" [fyp/edca.c:26]   --->   Operation 85 'icmp' 'icmp_ln26' <Predicate = (icmp_ln25)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %2, label %5" [fyp/edca.c:26]   --->   Operation 86 'br' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.93ns)   --->   "%icmp_ln36 = icmp eq i2 %ac_read, 1" [fyp/edca.c:36]   --->   Operation 87 'icmp' 'icmp_ln36' <Predicate = (icmp_ln25 & !icmp_ln26)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %6, label %9" [fyp/edca.c:36]   --->   Operation 88 'br' <Predicate = (icmp_ln25 & !icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.93ns)   --->   "%icmp_ln46 = icmp eq i2 %ac_read, -2" [fyp/edca.c:46]   --->   Operation 89 'icmp' 'icmp_ln46' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %10, label %13" [fyp/edca.c:46]   --->   Operation 90 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.93ns)   --->   "%icmp_ln57 = icmp ne i2 %ac_read, -1" [fyp/edca.c:57]   --->   Operation 91 'icmp' 'icmp_ln57' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (1.18ns)   --->   "%icmp_ln57_1 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:57]   --->   Operation 92 'icmp' 'icmp_ln57_1' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.97ns)   --->   "%or_ln57 = or i1 %icmp_ln57, %icmp_ln57_1" [fyp/edca.c:57]   --->   Operation 93 'or' 'or_ln57' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (1.66ns)   --->   "br i1 %or_ln57, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:56]   --->   Operation 94 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46)> <Delay = 1.66>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:61]   --->   Operation 95 'zext' 'zext_ln61' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46 & !or_ln57)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (4.37ns)   --->   "%mul_ln61 = mul i9 %zext_ln61, 100" [fyp/edca.c:61]   --->   Operation 96 'mul' 'mul_ln61' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46 & !or_ln57)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:60]   --->   Operation 97 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & !icmp_ln46 & !or_ln57)> <Delay = 1.66>
ST_1 : Operation 98 [1/1] (1.18ns)   --->   "%icmp_ln47 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:47]   --->   Operation 98 'icmp' 'icmp_ln47' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (1.66ns)   --->   "br i1 %icmp_ln47, label %._crit_edge, label %.preheader8.preheader" [fyp/edca.c:47]   --->   Operation 99 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46)> <Delay = 1.66>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:51]   --->   Operation 100 'zext' 'zext_ln51' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46 & !icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (4.37ns)   --->   "%mul_ln51 = mul i9 %zext_ln51, 100" [fyp/edca.c:51]   --->   Operation 101 'mul' 'mul_ln51' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46 & !icmp_ln47)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (1.66ns)   --->   "br label %.preheader8" [fyp/edca.c:50]   --->   Operation 102 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & !icmp_ln36 & icmp_ln46 & !icmp_ln47)> <Delay = 1.66>
ST_1 : Operation 103 [1/1] (1.18ns)   --->   "%icmp_ln37 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:37]   --->   Operation 103 'icmp' 'icmp_ln37' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (1.66ns)   --->   "br i1 %icmp_ln37, label %._crit_edge, label %.preheader9.preheader" [fyp/edca.c:37]   --->   Operation 104 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36)> <Delay = 1.66>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:41]   --->   Operation 105 'zext' 'zext_ln41' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36 & !icmp_ln37)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (4.37ns)   --->   "%mul_ln41 = mul i9 %zext_ln41, 100" [fyp/edca.c:41]   --->   Operation 106 'mul' 'mul_ln41' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36 & !icmp_ln37)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (1.66ns)   --->   "br label %.preheader9" [fyp/edca.c:40]   --->   Operation 107 'br' <Predicate = (icmp_ln25 & !icmp_ln26 & icmp_ln36 & !icmp_ln37)> <Delay = 1.66>
ST_1 : Operation 108 [1/1] (1.18ns)   --->   "%icmp_ln27 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:27]   --->   Operation 108 'icmp' 'icmp_ln27' <Predicate = (icmp_ln25 & icmp_ln26)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (1.66ns)   --->   "br i1 %icmp_ln27, label %._crit_edge, label %.preheader10.preheader" [fyp/edca.c:27]   --->   Operation 109 'br' <Predicate = (icmp_ln25 & icmp_ln26)> <Delay = 1.66>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:31]   --->   Operation 110 'zext' 'zext_ln31' <Predicate = (icmp_ln25 & icmp_ln26 & !icmp_ln27)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (4.37ns)   --->   "%mul_ln31 = mul i9 %zext_ln31, 100" [fyp/edca.c:31]   --->   Operation 111 'mul' 'mul_ln31' <Predicate = (icmp_ln25 & icmp_ln26 & !icmp_ln27)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.37> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.66ns)   --->   "br label %.preheader10" [fyp/edca.c:30]   --->   Operation 112 'br' <Predicate = (icmp_ln25 & icmp_ln26 & !icmp_ln27)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 7.50>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%vo4_0 = phi i7 [ %vo_1, %30 ], [ 0, %.preheader.preheader ]"   --->   Operation 113 'phi' 'vo4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i7 %vo4_0 to i9" [fyp/edca.c:104]   --->   Operation 114 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.46ns)   --->   "%icmp_ln104 = icmp eq i7 %vo4_0, -28" [fyp/edca.c:104]   --->   Operation 115 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 116 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (2.03ns)   --->   "%vo_1 = add i7 %vo4_0, 1" [fyp/edca.c:104]   --->   Operation 117 'add' 'vo_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %icmp_ln104, label %31, label %30" [fyp/edca.c:104]   --->   Operation 118 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (2.11ns)   --->   "%add_ln105 = add i9 %mul_ln105, %zext_ln104" [fyp/edca.c:105]   --->   Operation 119 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i9 %add_ln105 to i11" [fyp/edca.c:105]   --->   Operation 120 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (2.12ns)   --->   "%add_ln105_1 = add i11 %zext_ln105_1, -848" [fyp/edca.c:105]   --->   Operation 121 'add' 'add_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln105_3 = zext i11 %add_ln105_1 to i64" [fyp/edca.c:105]   --->   Operation 122 'zext' 'zext_ln105_3' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%edca_queues_addr_7 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln105_3" [fyp/edca.c:105]   --->   Operation 123 'getelementptr' 'edca_queues_addr_7' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (3.25ns)   --->   "%edca_queues_load_3 = load i8* %edca_queues_addr_7, align 1" [fyp/edca.c:105]   --->   Operation 124 'load' 'edca_queues_load_3' <Predicate = (!icmp_ln104)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_2 : Operation 125 [1/1] (1.58ns)   --->   "%add_ln107 = add i2 %read_pointer_vo_load, 1" [fyp/edca.c:107]   --->   Operation 125 'add' 'add_ln107' <Predicate = (icmp_ln104)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (1.66ns)   --->   "store i2 %add_ln107, i2* @read_pointer_vo, align 1" [fyp/edca.c:107]   --->   Operation 126 'store' <Predicate = (icmp_ln104)> <Delay = 1.66>
ST_2 : Operation 127 [1/1] (1.68ns)   --->   "%add_ln108 = add i3 %available_spaces_vo_s, 1" [fyp/edca.c:108]   --->   Operation 127 'add' 'add_ln108' <Predicate = (icmp_ln104)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (1.70ns)   --->   "store i3 %add_ln108, i3* @available_spaces_vo, align 1" [fyp/edca.c:108]   --->   Operation 128 'store' <Predicate = (icmp_ln104)> <Delay = 1.70>
ST_2 : Operation 129 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:109]   --->   Operation 129 'br' <Predicate = (icmp_ln104)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str10) nounwind" [fyp/edca.c:104]   --->   Operation 130 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/2] (3.25ns)   --->   "%edca_queues_load_3 = load i8* %edca_queues_addr_7, align 1" [fyp/edca.c:105]   --->   Operation 131 'load' 'edca_queues_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln105_2 = zext i7 %vo4_0 to i64" [fyp/edca.c:105]   --->   Operation 132 'zext' 'zext_ln105_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%inout_frame_addr_7 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln105_2" [fyp/edca.c:105]   --->   Operation 133 'getelementptr' 'inout_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_3, i8* %inout_frame_addr_7, align 1" [fyp/edca.c:105]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/edca.c:104]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 7.50>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%vi3_0 = phi i7 [ %vi_1, %27 ], [ 0, %.preheader4.preheader ]"   --->   Operation 136 'phi' 'vi3_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %vi3_0 to i9" [fyp/edca.c:94]   --->   Operation 137 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (1.46ns)   --->   "%icmp_ln94 = icmp eq i7 %vi3_0, -28" [fyp/edca.c:94]   --->   Operation 138 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 139 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (2.03ns)   --->   "%vi_1 = add i7 %vi3_0, 1" [fyp/edca.c:94]   --->   Operation 140 'add' 'vi_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %28, label %27" [fyp/edca.c:94]   --->   Operation 141 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (2.11ns)   --->   "%add_ln95 = add i9 %mul_ln95, %zext_ln94" [fyp/edca.c:95]   --->   Operation 142 'add' 'add_ln95' <Predicate = (!icmp_ln94)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i9 %add_ln95 to i11" [fyp/edca.c:95]   --->   Operation 143 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (2.12ns)   --->   "%add_ln95_1 = add i11 %zext_ln95_1, 800" [fyp/edca.c:95]   --->   Operation 144 'add' 'add_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i11 %add_ln95_1 to i64" [fyp/edca.c:95]   --->   Operation 145 'zext' 'zext_ln95_3' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%edca_queues_addr_6 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln95_3" [fyp/edca.c:95]   --->   Operation 146 'getelementptr' 'edca_queues_addr_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_4 : Operation 147 [2/2] (3.25ns)   --->   "%edca_queues_load_2 = load i8* %edca_queues_addr_6, align 1" [fyp/edca.c:95]   --->   Operation 147 'load' 'edca_queues_load_2' <Predicate = (!icmp_ln94)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_4 : Operation 148 [1/1] (1.58ns)   --->   "%add_ln97 = add i2 %read_pointer_vi_load, 1" [fyp/edca.c:97]   --->   Operation 148 'add' 'add_ln97' <Predicate = (icmp_ln94)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (1.66ns)   --->   "store i2 %add_ln97, i2* @read_pointer_vi, align 1" [fyp/edca.c:97]   --->   Operation 149 'store' <Predicate = (icmp_ln94)> <Delay = 1.66>
ST_4 : Operation 150 [1/1] (1.68ns)   --->   "%add_ln98 = add i3 %available_spaces_vi_s, 1" [fyp/edca.c:98]   --->   Operation 150 'add' 'add_ln98' <Predicate = (icmp_ln94)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (1.70ns)   --->   "store i3 %add_ln98, i3* @available_spaces_vi, align 1" [fyp/edca.c:98]   --->   Operation 151 'store' <Predicate = (icmp_ln94)> <Delay = 1.70>
ST_4 : Operation 152 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:99]   --->   Operation 152 'br' <Predicate = (icmp_ln94)> <Delay = 1.66>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str9) nounwind" [fyp/edca.c:94]   --->   Operation 153 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/2] (3.25ns)   --->   "%edca_queues_load_2 = load i8* %edca_queues_addr_6, align 1" [fyp/edca.c:95]   --->   Operation 154 'load' 'edca_queues_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i7 %vi3_0 to i64" [fyp/edca.c:95]   --->   Operation 155 'zext' 'zext_ln95_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%inout_frame_addr_6 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln95_2" [fyp/edca.c:95]   --->   Operation 156 'getelementptr' 'inout_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_2, i8* %inout_frame_addr_6, align 1" [fyp/edca.c:95]   --->   Operation 157 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader4" [fyp/edca.c:94]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 7.49>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%be2_0 = phi i7 [ %be_1, %23 ], [ 0, %.preheader5.preheader ]"   --->   Operation 159 'phi' 'be2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i7 %be2_0 to i9" [fyp/edca.c:84]   --->   Operation 160 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (1.46ns)   --->   "%icmp_ln84 = icmp eq i7 %be2_0, -28" [fyp/edca.c:84]   --->   Operation 161 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 162 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (2.03ns)   --->   "%be_1 = add i7 %be2_0, 1" [fyp/edca.c:84]   --->   Operation 163 'add' 'be_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %24, label %23" [fyp/edca.c:84]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (2.11ns)   --->   "%add_ln85 = add i9 %mul_ln85, %zext_ln84" [fyp/edca.c:85]   --->   Operation 165 'add' 'add_ln85' <Predicate = (!icmp_ln84)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i9 %add_ln85 to i10" [fyp/edca.c:85]   --->   Operation 166 'zext' 'zext_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (2.12ns)   --->   "%add_ln85_1 = add i10 %zext_ln85_1, 400" [fyp/edca.c:85]   --->   Operation 167 'add' 'add_ln85_1' <Predicate = (!icmp_ln84)> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i10 %add_ln85_1 to i64" [fyp/edca.c:85]   --->   Operation 168 'zext' 'zext_ln85_3' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%edca_queues_addr_5 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln85_3" [fyp/edca.c:85]   --->   Operation 169 'getelementptr' 'edca_queues_addr_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_6 : Operation 170 [2/2] (3.25ns)   --->   "%edca_queues_load_1 = load i8* %edca_queues_addr_5, align 1" [fyp/edca.c:85]   --->   Operation 170 'load' 'edca_queues_load_1' <Predicate = (!icmp_ln84)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_6 : Operation 171 [1/1] (1.58ns)   --->   "%add_ln87 = add i2 %read_pointer_be_load, 1" [fyp/edca.c:87]   --->   Operation 171 'add' 'add_ln87' <Predicate = (icmp_ln84)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (1.66ns)   --->   "store i2 %add_ln87, i2* @read_pointer_be, align 1" [fyp/edca.c:87]   --->   Operation 172 'store' <Predicate = (icmp_ln84)> <Delay = 1.66>
ST_6 : Operation 173 [1/1] (1.68ns)   --->   "%add_ln88 = add i3 %available_spaces_be_s, 1" [fyp/edca.c:88]   --->   Operation 173 'add' 'add_ln88' <Predicate = (icmp_ln84)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (1.70ns)   --->   "store i3 %add_ln88, i3* @available_spaces_be, align 1" [fyp/edca.c:88]   --->   Operation 174 'store' <Predicate = (icmp_ln84)> <Delay = 1.70>
ST_6 : Operation 175 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:89]   --->   Operation 175 'br' <Predicate = (icmp_ln84)> <Delay = 1.66>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [fyp/edca.c:84]   --->   Operation 176 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/2] (3.25ns)   --->   "%edca_queues_load_1 = load i8* %edca_queues_addr_5, align 1" [fyp/edca.c:85]   --->   Operation 177 'load' 'edca_queues_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i7 %be2_0 to i64" [fyp/edca.c:85]   --->   Operation 178 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%inout_frame_addr_5 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln85_2" [fyp/edca.c:85]   --->   Operation 179 'getelementptr' 'inout_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load_1, i8* %inout_frame_addr_5, align 1" [fyp/edca.c:85]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "br label %.preheader5" [fyp/edca.c:84]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 5.37>
ST_8 : Operation 182 [1/1] (0.00ns)   --->   "%bk1_0 = phi i7 [ %bk_1, %19 ], [ 0, %.preheader6.preheader ]"   --->   Operation 182 'phi' 'bk1_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i7 %bk1_0 to i9" [fyp/edca.c:74]   --->   Operation 183 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (1.46ns)   --->   "%icmp_ln74 = icmp eq i7 %bk1_0, -28" [fyp/edca.c:74]   --->   Operation 184 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 185 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (2.03ns)   --->   "%bk_1 = add i7 %bk1_0, 1" [fyp/edca.c:74]   --->   Operation 186 'add' 'bk_1' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %20, label %19" [fyp/edca.c:74]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (2.11ns)   --->   "%add_ln75 = add i9 %zext_ln74, %mul_ln75" [fyp/edca.c:75]   --->   Operation 188 'add' 'add_ln75' <Predicate = (!icmp_ln74)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i9 %add_ln75 to i64" [fyp/edca.c:75]   --->   Operation 189 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln75_1" [fyp/edca.c:75]   --->   Operation 190 'getelementptr' 'edca_queues_addr_2' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 191 [2/2] (3.25ns)   --->   "%edca_queues_load = load i8* %edca_queues_addr_2, align 1" [fyp/edca.c:75]   --->   Operation 191 'load' 'edca_queues_load' <Predicate = (!icmp_ln74)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_8 : Operation 192 [1/1] (1.58ns)   --->   "%add_ln77 = add i2 %read_pointer_bk_load, 1" [fyp/edca.c:77]   --->   Operation 192 'add' 'add_ln77' <Predicate = (icmp_ln74)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (1.66ns)   --->   "store i2 %add_ln77, i2* @read_pointer_bk, align 1" [fyp/edca.c:77]   --->   Operation 193 'store' <Predicate = (icmp_ln74)> <Delay = 1.66>
ST_8 : Operation 194 [1/1] (1.68ns)   --->   "%add_ln78 = add i3 %available_spaces_bk_s, 1" [fyp/edca.c:78]   --->   Operation 194 'add' 'add_ln78' <Predicate = (icmp_ln74)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (1.70ns)   --->   "store i3 %add_ln78, i3* @available_spaces_bk, align 1" [fyp/edca.c:78]   --->   Operation 195 'store' <Predicate = (icmp_ln74)> <Delay = 1.70>
ST_8 : Operation 196 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:79]   --->   Operation 196 'br' <Predicate = (icmp_ln74)> <Delay = 1.66>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind" [fyp/edca.c:74]   --->   Operation 197 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/2] (3.25ns)   --->   "%edca_queues_load = load i8* %edca_queues_addr_2, align 1" [fyp/edca.c:75]   --->   Operation 198 'load' 'edca_queues_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i7 %bk1_0 to i64" [fyp/edca.c:75]   --->   Operation 199 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln75_2" [fyp/edca.c:75]   --->   Operation 200 'getelementptr' 'inout_frame_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (2.22ns)   --->   "store i8 %edca_queues_load, i8* %inout_frame_addr_2, align 1" [fyp/edca.c:75]   --->   Operation 201 'store' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "br label %.preheader6" [fyp/edca.c:74]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 3.38>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo, %14 ], [ 0, %.preheader7.preheader ]"   --->   Operation 203 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i7 %vo_0 to i9" [fyp/edca.c:60]   --->   Operation 204 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (1.46ns)   --->   "%icmp_ln60 = icmp eq i7 %vo_0, -28" [fyp/edca.c:60]   --->   Operation 205 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 206 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (2.03ns)   --->   "%vo = add i7 %vo_0, 1" [fyp/edca.c:60]   --->   Operation 207 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln60, label %15, label %14" [fyp/edca.c:60]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i7 %vo_0 to i64" [fyp/edca.c:61]   --->   Operation 209 'zext' 'zext_ln61_1' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%inout_frame_addr_4 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln61_1" [fyp/edca.c:61]   --->   Operation 210 'getelementptr' 'inout_frame_addr_4' <Predicate = (!icmp_ln60)> <Delay = 0.00>
ST_10 : Operation 211 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_4, align 1" [fyp/edca.c:61]   --->   Operation 211 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln60)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_10 : Operation 212 [1/1] (2.11ns)   --->   "%add_ln61 = add i9 %mul_ln61, %zext_ln60" [fyp/edca.c:61]   --->   Operation 212 'add' 'add_ln61' <Predicate = (!icmp_ln60)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (1.58ns)   --->   "%add_ln63 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:63]   --->   Operation 213 'add' 'add_ln63' <Predicate = (icmp_ln60)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 214 [1/1] (1.66ns)   --->   "store i2 %add_ln63, i2* @write_pointer_vo, align 1" [fyp/edca.c:63]   --->   Operation 214 'store' <Predicate = (icmp_ln60)> <Delay = 1.66>
ST_10 : Operation 215 [1/1] (1.68ns)   --->   "%add_ln64 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:64]   --->   Operation 215 'add' 'add_ln64' <Predicate = (icmp_ln60)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 216 [1/1] (1.70ns)   --->   "store i3 %add_ln64, i3* @available_spaces_vo, align 1" [fyp/edca.c:64]   --->   Operation 216 'store' <Predicate = (icmp_ln60)> <Delay = 1.70>
ST_10 : Operation 217 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:65]   --->   Operation 217 'br' <Predicate = (icmp_ln60)> <Delay = 1.66>

State 11 <SV = 2> <Delay = 5.48>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [fyp/edca.c:60]   --->   Operation 218 'specloopname' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 219 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_4, align 1" [fyp/edca.c:61]   --->   Operation 219 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i9 %add_ln61 to i11" [fyp/edca.c:61]   --->   Operation 220 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (2.12ns)   --->   "%add_ln61_1 = add i11 %zext_ln61_2, -848" [fyp/edca.c:61]   --->   Operation 221 'add' 'add_ln61_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln61_3 = zext i11 %add_ln61_1 to i64" [fyp/edca.c:61]   --->   Operation 222 'zext' 'zext_ln61_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%edca_queues_addr_4 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln61_3" [fyp/edca.c:61]   --->   Operation 223 'getelementptr' 'edca_queues_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_queues_addr_4, align 1" [fyp/edca.c:61]   --->   Operation 224 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:60]   --->   Operation 225 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 1> <Delay = 3.38>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi, %11 ], [ 0, %.preheader8.preheader ]"   --->   Operation 226 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i7 %vi_0 to i9" [fyp/edca.c:50]   --->   Operation 227 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (1.46ns)   --->   "%icmp_ln50 = icmp eq i7 %vi_0, -28" [fyp/edca.c:50]   --->   Operation 228 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 229 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (2.03ns)   --->   "%vi = add i7 %vi_0, 1" [fyp/edca.c:50]   --->   Operation 230 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %12, label %11" [fyp/edca.c:50]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %vi_0 to i64" [fyp/edca.c:51]   --->   Operation 232 'zext' 'zext_ln51_1' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln51_1" [fyp/edca.c:51]   --->   Operation 233 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_12 : Operation 234 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:51]   --->   Operation 234 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln50)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_12 : Operation 235 [1/1] (2.11ns)   --->   "%add_ln51 = add i9 %mul_ln51, %zext_ln50" [fyp/edca.c:51]   --->   Operation 235 'add' 'add_ln51' <Predicate = (!icmp_ln50)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 236 [1/1] (1.58ns)   --->   "%add_ln53 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:53]   --->   Operation 236 'add' 'add_ln53' <Predicate = (icmp_ln50)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 237 [1/1] (1.66ns)   --->   "store i2 %add_ln53, i2* @write_pointer_vi, align 1" [fyp/edca.c:53]   --->   Operation 237 'store' <Predicate = (icmp_ln50)> <Delay = 1.66>
ST_12 : Operation 238 [1/1] (1.68ns)   --->   "%add_ln54 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:54]   --->   Operation 238 'add' 'add_ln54' <Predicate = (icmp_ln50)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [1/1] (1.70ns)   --->   "store i3 %add_ln54, i3* @available_spaces_vi, align 1" [fyp/edca.c:54]   --->   Operation 239 'store' <Predicate = (icmp_ln50)> <Delay = 1.70>
ST_12 : Operation 240 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:55]   --->   Operation 240 'br' <Predicate = (icmp_ln50)> <Delay = 1.66>

State 13 <SV = 2> <Delay = 5.48>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [fyp/edca.c:50]   --->   Operation 241 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 242 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:51]   --->   Operation 242 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i9 %add_ln51 to i11" [fyp/edca.c:51]   --->   Operation 243 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (2.12ns)   --->   "%add_ln51_1 = add i11 %zext_ln51_2, 800" [fyp/edca.c:51]   --->   Operation 244 'add' 'add_ln51_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln51_3 = zext i11 %add_ln51_1 to i64" [fyp/edca.c:51]   --->   Operation 245 'zext' 'zext_ln51_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "%edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln51_3" [fyp/edca.c:51]   --->   Operation 246 'getelementptr' 'edca_queues_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_queues_addr_3, align 1" [fyp/edca.c:51]   --->   Operation 247 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "br label %.preheader8" [fyp/edca.c:50]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 1> <Delay = 3.38>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be, %7 ], [ 0, %.preheader9.preheader ]"   --->   Operation 249 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i7 %be_0 to i9" [fyp/edca.c:40]   --->   Operation 250 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (1.46ns)   --->   "%icmp_ln40 = icmp eq i7 %be_0, -28" [fyp/edca.c:40]   --->   Operation 251 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 252 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (2.03ns)   --->   "%be = add i7 %be_0, 1" [fyp/edca.c:40]   --->   Operation 253 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %8, label %7" [fyp/edca.c:40]   --->   Operation 254 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i7 %be_0 to i64" [fyp/edca.c:41]   --->   Operation 255 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln41_1" [fyp/edca.c:41]   --->   Operation 256 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_14 : Operation 257 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:41]   --->   Operation 257 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln40)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_14 : Operation 258 [1/1] (2.11ns)   --->   "%add_ln41 = add i9 %mul_ln41, %zext_ln40" [fyp/edca.c:41]   --->   Operation 258 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 259 [1/1] (1.58ns)   --->   "%add_ln43 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:43]   --->   Operation 259 'add' 'add_ln43' <Predicate = (icmp_ln40)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 260 [1/1] (1.66ns)   --->   "store i2 %add_ln43, i2* @write_pointer_be, align 1" [fyp/edca.c:43]   --->   Operation 260 'store' <Predicate = (icmp_ln40)> <Delay = 1.66>
ST_14 : Operation 261 [1/1] (1.68ns)   --->   "%add_ln44 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:44]   --->   Operation 261 'add' 'add_ln44' <Predicate = (icmp_ln40)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (1.70ns)   --->   "store i3 %add_ln44, i3* @available_spaces_be, align 1" [fyp/edca.c:44]   --->   Operation 262 'store' <Predicate = (icmp_ln40)> <Delay = 1.70>
ST_14 : Operation 263 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:45]   --->   Operation 263 'br' <Predicate = (icmp_ln40)> <Delay = 1.66>

State 15 <SV = 2> <Delay = 5.48>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [fyp/edca.c:40]   --->   Operation 264 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:41]   --->   Operation 265 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i9 %add_ln41 to i10" [fyp/edca.c:41]   --->   Operation 266 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [1/1] (2.12ns)   --->   "%add_ln41_1 = add i10 %zext_ln41_2, 400" [fyp/edca.c:41]   --->   Operation 267 'add' 'add_ln41_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i10 %add_ln41_1 to i64" [fyp/edca.c:41]   --->   Operation 268 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 269 [1/1] (0.00ns)   --->   "%edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln41_3" [fyp/edca.c:41]   --->   Operation 269 'getelementptr' 'edca_queues_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 270 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_queues_addr_1, align 1" [fyp/edca.c:41]   --->   Operation 270 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_15 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader9" [fyp/edca.c:40]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 1> <Delay = 3.38>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk, %3 ], [ 0, %.preheader10.preheader ]"   --->   Operation 272 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %bk_0 to i9" [fyp/edca.c:30]   --->   Operation 273 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (1.46ns)   --->   "%icmp_ln30 = icmp eq i7 %bk_0, -28" [fyp/edca.c:30]   --->   Operation 274 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 275 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (2.03ns)   --->   "%bk = add i7 %bk_0, 1" [fyp/edca.c:30]   --->   Operation 276 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %4, label %3" [fyp/edca.c:30]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %bk_0 to i64" [fyp/edca.c:31]   --->   Operation 278 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln31_1" [fyp/edca.c:31]   --->   Operation 279 'getelementptr' 'inout_frame_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_16 : Operation 280 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:31]   --->   Operation 280 'load' 'inout_frame_load' <Predicate = (!icmp_ln30)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_16 : Operation 281 [1/1] (2.11ns)   --->   "%add_ln31 = add i9 %zext_ln30, %mul_ln31" [fyp/edca.c:31]   --->   Operation 281 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (1.58ns)   --->   "%add_ln33 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:33]   --->   Operation 282 'add' 'add_ln33' <Predicate = (icmp_ln30)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (1.66ns)   --->   "store i2 %add_ln33, i2* @write_pointer_bk, align 1" [fyp/edca.c:33]   --->   Operation 283 'store' <Predicate = (icmp_ln30)> <Delay = 1.66>
ST_16 : Operation 284 [1/1] (1.68ns)   --->   "%add_ln34 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:34]   --->   Operation 284 'add' 'add_ln34' <Predicate = (icmp_ln30)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (1.70ns)   --->   "store i3 %add_ln34, i3* @available_spaces_bk, align 1" [fyp/edca.c:34]   --->   Operation 285 'store' <Predicate = (icmp_ln30)> <Delay = 1.70>
ST_16 : Operation 286 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:35]   --->   Operation 286 'br' <Predicate = (icmp_ln30)> <Delay = 1.66>

State 17 <SV = 2> <Delay = 5.48>
ST_17 : Operation 287 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [fyp/edca.c:30]   --->   Operation 287 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 288 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:31]   --->   Operation 288 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i9 %add_ln31 to i64" [fyp/edca.c:31]   --->   Operation 289 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (0.00ns)   --->   "%edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln31_2" [fyp/edca.c:31]   --->   Operation 290 'getelementptr' 'edca_queues_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 291 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_queues_addr, align 1" [fyp/edca.c:31]   --->   Operation 291 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_17 : Operation 292 [1/1] (0.00ns)   --->   "br label %.preheader10" [fyp/edca.c:30]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %4 ], [ true, %8 ], [ true, %12 ], [ true, %15 ], [ true, %20 ], [ true, %24 ], [ true, %28 ], [ true, %31 ], [ true, %33 ], [ false, %2 ], [ false, %6 ], [ false, %10 ], [ false, %13 ], [ false, %18 ], [ false, %22 ], [ false, %26 ], [ false, %29 ], [ false, %32 ]"   --->   Operation 293 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (0.00ns)   --->   "ret i1 %p_0" [fyp/edca.c:130]   --->   Operation 294 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ operation]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ac]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ available_spaces_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_queues]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ read_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000000000]
spectopmodule_ln0     (spectopmodule    ) [ 0000000000000000000]
ac_read               (read             ) [ 0000000000000000000]
operation_read        (read             ) [ 0000000000000000000]
icmp_ln25             (icmp             ) [ 0100000000000000000]
available_spaces_bk_s (load             ) [ 0000000011000000110]
write_pointer_bk_loa  (load             ) [ 0000000000000000110]
available_spaces_be_s (load             ) [ 0000001100000011000]
write_pointer_be_loa  (load             ) [ 0000000000000011000]
available_spaces_vi_s (load             ) [ 0000110000001100000]
write_pointer_vi_loa  (load             ) [ 0000000000001100000]
available_spaces_vo_s (load             ) [ 0011000000110000000]
write_pointer_vo_loa  (load             ) [ 0000000000110000000]
br_ln25               (br               ) [ 0000000000000000000]
icmp_ln69             (icmp             ) [ 0100000000000000000]
read_pointer_bk_load  (load             ) [ 0000000011000000000]
read_pointer_be_load  (load             ) [ 0000001100000000000]
read_pointer_vi_load  (load             ) [ 0000110000000000000]
read_pointer_vo_load  (load             ) [ 0011000000000000000]
br_ln69               (br               ) [ 0000000000000000000]
icmp_ln113            (icmp             ) [ 0100000000000000000]
br_ln113              (br               ) [ 0111111111111111111]
store_ln114           (store            ) [ 0000000000000000000]
store_ln115           (store            ) [ 0000000000000000000]
store_ln116           (store            ) [ 0000000000000000000]
store_ln117           (store            ) [ 0000000000000000000]
store_ln118           (store            ) [ 0000000000000000000]
store_ln119           (store            ) [ 0000000000000000000]
store_ln120           (store            ) [ 0000000000000000000]
store_ln121           (store            ) [ 0000000000000000000]
store_ln122           (store            ) [ 0000000000000000000]
store_ln123           (store            ) [ 0000000000000000000]
store_ln124           (store            ) [ 0000000000000000000]
store_ln125           (store            ) [ 0000000000000000000]
br_ln126              (br               ) [ 0111111111111111111]
icmp_ln70             (icmp             ) [ 0100000000000000000]
br_ln70               (br               ) [ 0000000000000000000]
icmp_ln80             (icmp             ) [ 0100000000000000000]
br_ln80               (br               ) [ 0000000000000000000]
icmp_ln90             (icmp             ) [ 0100000000000000000]
br_ln90               (br               ) [ 0000000000000000000]
icmp_ln101            (icmp             ) [ 0000000000000000000]
icmp_ln101_1          (icmp             ) [ 0000000000000000000]
or_ln101              (or               ) [ 0100000000000000000]
br_ln100              (br               ) [ 0111111111111111111]
zext_ln105            (zext             ) [ 0000000000000000000]
mul_ln105             (mul              ) [ 0011000000000000000]
br_ln104              (br               ) [ 0111000000000000000]
icmp_ln91             (icmp             ) [ 0100000000000000000]
br_ln91               (br               ) [ 0111111111111111111]
zext_ln95             (zext             ) [ 0000000000000000000]
mul_ln95              (mul              ) [ 0000110000000000000]
br_ln94               (br               ) [ 0100110000000000000]
icmp_ln81             (icmp             ) [ 0100000000000000000]
br_ln81               (br               ) [ 0111111111111111111]
zext_ln85             (zext             ) [ 0000000000000000000]
mul_ln85              (mul              ) [ 0000001100000000000]
br_ln84               (br               ) [ 0100001100000000000]
icmp_ln71             (icmp             ) [ 0100000000000000000]
br_ln71               (br               ) [ 0111111111111111111]
zext_ln75             (zext             ) [ 0000000000000000000]
mul_ln75              (mul              ) [ 0000000011000000000]
br_ln74               (br               ) [ 0100000011000000000]
icmp_ln26             (icmp             ) [ 0100000000000000000]
br_ln26               (br               ) [ 0000000000000000000]
icmp_ln36             (icmp             ) [ 0100000000000000000]
br_ln36               (br               ) [ 0000000000000000000]
icmp_ln46             (icmp             ) [ 0100000000000000000]
br_ln46               (br               ) [ 0000000000000000000]
icmp_ln57             (icmp             ) [ 0000000000000000000]
icmp_ln57_1           (icmp             ) [ 0000000000000000000]
or_ln57               (or               ) [ 0100000000000000000]
br_ln56               (br               ) [ 0111111111111111111]
zext_ln61             (zext             ) [ 0000000000000000000]
mul_ln61              (mul              ) [ 0000000000110000000]
br_ln60               (br               ) [ 0100000000110000000]
icmp_ln47             (icmp             ) [ 0100000000000000000]
br_ln47               (br               ) [ 0111111111111111111]
zext_ln51             (zext             ) [ 0000000000000000000]
mul_ln51              (mul              ) [ 0000000000001100000]
br_ln50               (br               ) [ 0100000000001100000]
icmp_ln37             (icmp             ) [ 0100000000000000000]
br_ln37               (br               ) [ 0111111111111111111]
zext_ln41             (zext             ) [ 0000000000000000000]
mul_ln41              (mul              ) [ 0000000000000011000]
br_ln40               (br               ) [ 0100000000000011000]
icmp_ln27             (icmp             ) [ 0100000000000000000]
br_ln27               (br               ) [ 0111111111111111111]
zext_ln31             (zext             ) [ 0000000000000000000]
mul_ln31              (mul              ) [ 0000000000000000110]
br_ln30               (br               ) [ 0100000000000000110]
vo4_0                 (phi              ) [ 0011000000000000000]
zext_ln104            (zext             ) [ 0000000000000000000]
icmp_ln104            (icmp             ) [ 0011000000000000000]
empty_8               (speclooptripcount) [ 0000000000000000000]
vo_1                  (add              ) [ 0111000000000000000]
br_ln104              (br               ) [ 0000000000000000000]
add_ln105             (add              ) [ 0000000000000000000]
zext_ln105_1          (zext             ) [ 0000000000000000000]
add_ln105_1           (add              ) [ 0000000000000000000]
zext_ln105_3          (zext             ) [ 0000000000000000000]
edca_queues_addr_7    (getelementptr    ) [ 0001000000000000000]
add_ln107             (add              ) [ 0000000000000000000]
store_ln107           (store            ) [ 0000000000000000000]
add_ln108             (add              ) [ 0000000000000000000]
store_ln108           (store            ) [ 0000000000000000000]
br_ln109              (br               ) [ 0111101010101010101]
specloopname_ln104    (specloopname     ) [ 0000000000000000000]
edca_queues_load_3    (load             ) [ 0000000000000000000]
zext_ln105_2          (zext             ) [ 0000000000000000000]
inout_frame_addr_7    (getelementptr    ) [ 0000000000000000000]
store_ln105           (store            ) [ 0000000000000000000]
br_ln104              (br               ) [ 0111000000000000000]
vi3_0                 (phi              ) [ 0000110000000000000]
zext_ln94             (zext             ) [ 0000000000000000000]
icmp_ln94             (icmp             ) [ 0000110000000000000]
empty_7               (speclooptripcount) [ 0000000000000000000]
vi_1                  (add              ) [ 0100110000000000000]
br_ln94               (br               ) [ 0000000000000000000]
add_ln95              (add              ) [ 0000000000000000000]
zext_ln95_1           (zext             ) [ 0000000000000000000]
add_ln95_1            (add              ) [ 0000000000000000000]
zext_ln95_3           (zext             ) [ 0000000000000000000]
edca_queues_addr_6    (getelementptr    ) [ 0000010000000000000]
add_ln97              (add              ) [ 0000000000000000000]
store_ln97            (store            ) [ 0000000000000000000]
add_ln98              (add              ) [ 0000000000000000000]
store_ln98            (store            ) [ 0000000000000000000]
br_ln99               (br               ) [ 0110111010101010101]
specloopname_ln94     (specloopname     ) [ 0000000000000000000]
edca_queues_load_2    (load             ) [ 0000000000000000000]
zext_ln95_2           (zext             ) [ 0000000000000000000]
inout_frame_addr_6    (getelementptr    ) [ 0000000000000000000]
store_ln95            (store            ) [ 0000000000000000000]
br_ln94               (br               ) [ 0100110000000000000]
be2_0                 (phi              ) [ 0000001100000000000]
zext_ln84             (zext             ) [ 0000000000000000000]
icmp_ln84             (icmp             ) [ 0000001100000000000]
empty_6               (speclooptripcount) [ 0000000000000000000]
be_1                  (add              ) [ 0100001100000000000]
br_ln84               (br               ) [ 0000000000000000000]
add_ln85              (add              ) [ 0000000000000000000]
zext_ln85_1           (zext             ) [ 0000000000000000000]
add_ln85_1            (add              ) [ 0000000000000000000]
zext_ln85_3           (zext             ) [ 0000000000000000000]
edca_queues_addr_5    (getelementptr    ) [ 0000000100000000000]
add_ln87              (add              ) [ 0000000000000000000]
store_ln87            (store            ) [ 0000000000000000000]
add_ln88              (add              ) [ 0000000000000000000]
store_ln88            (store            ) [ 0000000000000000000]
br_ln89               (br               ) [ 0110101110101010101]
specloopname_ln84     (specloopname     ) [ 0000000000000000000]
edca_queues_load_1    (load             ) [ 0000000000000000000]
zext_ln85_2           (zext             ) [ 0000000000000000000]
inout_frame_addr_5    (getelementptr    ) [ 0000000000000000000]
store_ln85            (store            ) [ 0000000000000000000]
br_ln84               (br               ) [ 0100001100000000000]
bk1_0                 (phi              ) [ 0000000011000000000]
zext_ln74             (zext             ) [ 0000000000000000000]
icmp_ln74             (icmp             ) [ 0000000011000000000]
empty_5               (speclooptripcount) [ 0000000000000000000]
bk_1                  (add              ) [ 0100000011000000000]
br_ln74               (br               ) [ 0000000000000000000]
add_ln75              (add              ) [ 0000000000000000000]
zext_ln75_1           (zext             ) [ 0000000000000000000]
edca_queues_addr_2    (getelementptr    ) [ 0000000001000000000]
add_ln77              (add              ) [ 0000000000000000000]
store_ln77            (store            ) [ 0000000000000000000]
add_ln78              (add              ) [ 0000000000000000000]
store_ln78            (store            ) [ 0000000000000000000]
br_ln79               (br               ) [ 0110101011101010101]
specloopname_ln74     (specloopname     ) [ 0000000000000000000]
edca_queues_load      (load             ) [ 0000000000000000000]
zext_ln75_2           (zext             ) [ 0000000000000000000]
inout_frame_addr_2    (getelementptr    ) [ 0000000000000000000]
store_ln75            (store            ) [ 0000000000000000000]
br_ln74               (br               ) [ 0100000011000000000]
vo_0                  (phi              ) [ 0000000000100000000]
zext_ln60             (zext             ) [ 0000000000000000000]
icmp_ln60             (icmp             ) [ 0000000000110000000]
empty_4               (speclooptripcount) [ 0000000000000000000]
vo                    (add              ) [ 0100000000110000000]
br_ln60               (br               ) [ 0000000000000000000]
zext_ln61_1           (zext             ) [ 0000000000000000000]
inout_frame_addr_4    (getelementptr    ) [ 0000000000010000000]
add_ln61              (add              ) [ 0000000000010000000]
add_ln63              (add              ) [ 0000000000000000000]
store_ln63            (store            ) [ 0000000000000000000]
add_ln64              (add              ) [ 0000000000000000000]
store_ln64            (store            ) [ 0000000000000000000]
br_ln65               (br               ) [ 0110101010111010101]
specloopname_ln60     (specloopname     ) [ 0000000000000000000]
inout_frame_load_3    (load             ) [ 0000000000000000000]
zext_ln61_2           (zext             ) [ 0000000000000000000]
add_ln61_1            (add              ) [ 0000000000000000000]
zext_ln61_3           (zext             ) [ 0000000000000000000]
edca_queues_addr_4    (getelementptr    ) [ 0000000000000000000]
store_ln61            (store            ) [ 0000000000000000000]
br_ln60               (br               ) [ 0100000000110000000]
vi_0                  (phi              ) [ 0000000000001000000]
zext_ln50             (zext             ) [ 0000000000000000000]
icmp_ln50             (icmp             ) [ 0000000000001100000]
empty_3               (speclooptripcount) [ 0000000000000000000]
vi                    (add              ) [ 0100000000001100000]
br_ln50               (br               ) [ 0000000000000000000]
zext_ln51_1           (zext             ) [ 0000000000000000000]
inout_frame_addr_3    (getelementptr    ) [ 0000000000000100000]
add_ln51              (add              ) [ 0000000000000100000]
add_ln53              (add              ) [ 0000000000000000000]
store_ln53            (store            ) [ 0000000000000000000]
add_ln54              (add              ) [ 0000000000000000000]
store_ln54            (store            ) [ 0000000000000000000]
br_ln55               (br               ) [ 0110101010101110101]
specloopname_ln50     (specloopname     ) [ 0000000000000000000]
inout_frame_load_2    (load             ) [ 0000000000000000000]
zext_ln51_2           (zext             ) [ 0000000000000000000]
add_ln51_1            (add              ) [ 0000000000000000000]
zext_ln51_3           (zext             ) [ 0000000000000000000]
edca_queues_addr_3    (getelementptr    ) [ 0000000000000000000]
store_ln51            (store            ) [ 0000000000000000000]
br_ln50               (br               ) [ 0100000000001100000]
be_0                  (phi              ) [ 0000000000000010000]
zext_ln40             (zext             ) [ 0000000000000000000]
icmp_ln40             (icmp             ) [ 0000000000000011000]
empty_2               (speclooptripcount) [ 0000000000000000000]
be                    (add              ) [ 0100000000000011000]
br_ln40               (br               ) [ 0000000000000000000]
zext_ln41_1           (zext             ) [ 0000000000000000000]
inout_frame_addr_1    (getelementptr    ) [ 0000000000000001000]
add_ln41              (add              ) [ 0000000000000001000]
add_ln43              (add              ) [ 0000000000000000000]
store_ln43            (store            ) [ 0000000000000000000]
add_ln44              (add              ) [ 0000000000000000000]
store_ln44            (store            ) [ 0000000000000000000]
br_ln45               (br               ) [ 0110101010101011101]
specloopname_ln40     (specloopname     ) [ 0000000000000000000]
inout_frame_load_1    (load             ) [ 0000000000000000000]
zext_ln41_2           (zext             ) [ 0000000000000000000]
add_ln41_1            (add              ) [ 0000000000000000000]
zext_ln41_3           (zext             ) [ 0000000000000000000]
edca_queues_addr_1    (getelementptr    ) [ 0000000000000000000]
store_ln41            (store            ) [ 0000000000000000000]
br_ln40               (br               ) [ 0100000000000011000]
bk_0                  (phi              ) [ 0000000000000000100]
zext_ln30             (zext             ) [ 0000000000000000000]
icmp_ln30             (icmp             ) [ 0000000000000000110]
empty                 (speclooptripcount) [ 0000000000000000000]
bk                    (add              ) [ 0100000000000000110]
br_ln30               (br               ) [ 0000000000000000000]
zext_ln31_1           (zext             ) [ 0000000000000000000]
inout_frame_addr      (getelementptr    ) [ 0000000000000000010]
add_ln31              (add              ) [ 0000000000000000010]
add_ln33              (add              ) [ 0000000000000000000]
store_ln33            (store            ) [ 0000000000000000000]
add_ln34              (add              ) [ 0000000000000000000]
store_ln34            (store            ) [ 0000000000000000000]
br_ln35               (br               ) [ 0110101010101010111]
specloopname_ln30     (specloopname     ) [ 0000000000000000000]
inout_frame_load      (load             ) [ 0000000000000000000]
zext_ln31_2           (zext             ) [ 0000000000000000000]
edca_queues_addr      (getelementptr    ) [ 0000000000000000000]
store_ln31            (store            ) [ 0000000000000000000]
br_ln30               (br               ) [ 0100000000000000110]
p_0                   (phi              ) [ 0000000000000000001]
ret_ln130             (ret              ) [ 0000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="operation">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="operation"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ac">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ac"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout_frame">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_frame"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="available_spaces_be">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="write_pointer_be">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="edca_queues">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_queues"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="read_pointer_bk">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="read_pointer_be">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="read_pointer_vi">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="read_pointer_vo">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="enqueue_dequeue_fram"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="ac_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ac_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="operation_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="2" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="operation_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="edca_queues_addr_7_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_7/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="edca_queues_load_3/2 edca_queues_load_2/4 edca_queues_load_1/6 edca_queues_load/8 store_ln61/11 store_ln51/13 store_ln41/15 store_ln31/17 "/>
</bind>
</comp>

<comp id="123" class="1004" name="inout_frame_addr_7_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_7/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln105/3 store_ln95/5 store_ln85/7 store_ln75/9 inout_frame_load_3/10 inout_frame_load_2/12 inout_frame_load_1/14 inout_frame_load/16 "/>
</bind>
</comp>

<comp id="137" class="1004" name="edca_queues_addr_6_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="11" slack="0"/>
<pin id="141" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_6/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="inout_frame_addr_6_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="8" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="7" slack="0"/>
<pin id="149" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_6/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="edca_queues_addr_5_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_5/6 "/>
</bind>
</comp>

<comp id="161" class="1004" name="inout_frame_addr_5_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="7" slack="0"/>
<pin id="165" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_5/7 "/>
</bind>
</comp>

<comp id="169" class="1004" name="edca_queues_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="9" slack="0"/>
<pin id="173" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_2/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="inout_frame_addr_2_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="7" slack="0"/>
<pin id="181" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_2/9 "/>
</bind>
</comp>

<comp id="185" class="1004" name="inout_frame_addr_4_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_4/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="edca_queues_addr_4_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_4/11 "/>
</bind>
</comp>

<comp id="202" class="1004" name="inout_frame_addr_3_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_3/12 "/>
</bind>
</comp>

<comp id="210" class="1004" name="edca_queues_addr_3_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="11" slack="0"/>
<pin id="214" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_3/13 "/>
</bind>
</comp>

<comp id="218" class="1004" name="inout_frame_addr_1_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_1/14 "/>
</bind>
</comp>

<comp id="226" class="1004" name="edca_queues_addr_1_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_1/15 "/>
</bind>
</comp>

<comp id="234" class="1004" name="inout_frame_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr/16 "/>
</bind>
</comp>

<comp id="242" class="1004" name="edca_queues_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="9" slack="0"/>
<pin id="246" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr/17 "/>
</bind>
</comp>

<comp id="250" class="1005" name="vo4_0_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="7" slack="1"/>
<pin id="252" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vo4_0 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="vo4_0_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="7" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vo4_0/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="vi3_0_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="1"/>
<pin id="264" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vi3_0 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="vi3_0_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi3_0/4 "/>
</bind>
</comp>

<comp id="274" class="1005" name="be2_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="be2_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="be2_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="be2_0/6 "/>
</bind>
</comp>

<comp id="286" class="1005" name="bk1_0_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="1"/>
<pin id="288" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bk1_0 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="bk1_0_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk1_0/8 "/>
</bind>
</comp>

<comp id="298" class="1005" name="vo_0_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="1"/>
<pin id="300" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vo_0 (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="vo_0_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="1" slack="1"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vo_0/10 "/>
</bind>
</comp>

<comp id="309" class="1005" name="vi_0_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="1"/>
<pin id="311" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vi_0 (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="vi_0_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="7" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="1" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi_0/12 "/>
</bind>
</comp>

<comp id="320" class="1005" name="be_0_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="1"/>
<pin id="322" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="be_0 (phireg) "/>
</bind>
</comp>

<comp id="324" class="1004" name="be_0_phi_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="7" slack="0"/>
<pin id="326" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="1" slack="1"/>
<pin id="328" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="be_0/14 "/>
</bind>
</comp>

<comp id="331" class="1005" name="bk_0_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="7" slack="1"/>
<pin id="333" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bk_0 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="bk_0_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="1" slack="1"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk_0/16 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_0_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="1"/>
<pin id="344" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_0_phi_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="350" dir="0" index="2" bw="1" slack="1"/>
<pin id="351" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="352" dir="0" index="4" bw="1" slack="1"/>
<pin id="353" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="354" dir="0" index="6" bw="1" slack="1"/>
<pin id="355" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="8" bw="1" slack="1"/>
<pin id="357" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="10" bw="1" slack="1"/>
<pin id="359" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="12" bw="1" slack="1"/>
<pin id="361" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="14" bw="1" slack="1"/>
<pin id="363" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="16" bw="1" slack="2"/>
<pin id="365" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="18" bw="1" slack="2"/>
<pin id="367" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="20" bw="1" slack="2"/>
<pin id="369" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="22" bw="1" slack="2"/>
<pin id="371" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="24" bw="1" slack="2"/>
<pin id="373" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="26" bw="1" slack="2"/>
<pin id="375" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="28" bw="1" slack="2"/>
<pin id="377" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="30" bw="1" slack="2"/>
<pin id="379" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="32" bw="1" slack="2"/>
<pin id="381" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="34" bw="1" slack="2"/>
<pin id="383" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="36" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/18 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 icmp_ln26/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="grp_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/1 icmp_ln36/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="2" slack="0"/>
<pin id="417" dir="0" index="1" bw="2" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 icmp_ln46/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/1 icmp_ln57/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="icmp_ln25_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="2" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="available_spaces_bk_s_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_bk_s/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="write_pointer_bk_loa_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_bk_loa/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="available_spaces_be_s_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="3" slack="0"/>
<pin id="443" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_be_s/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="write_pointer_be_loa_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_be_loa/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="available_spaces_vi_s_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="3" slack="0"/>
<pin id="451" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vi_s/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="write_pointer_vi_loa_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="2" slack="0"/>
<pin id="455" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vi_loa/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="available_spaces_vo_s_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vo_s/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="write_pointer_vo_loa_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="2" slack="0"/>
<pin id="463" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vo_loa/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="icmp_ln69_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="2" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="read_pointer_bk_load_load_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_bk_load/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="read_pointer_be_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_be_load/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="read_pointer_vi_load_load_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_vi_load/1 "/>
</bind>
</comp>

<comp id="483" class="1004" name="read_pointer_vo_load_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_pointer_vo_load/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln113_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="2" slack="0"/>
<pin id="489" dir="0" index="1" bw="2" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="store_ln114_store_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="2" slack="0"/>
<pin id="496" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="store_ln115_store_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="2" slack="0"/>
<pin id="502" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="store_ln116_store_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="3" slack="0"/>
<pin id="507" dir="0" index="1" bw="3" slack="0"/>
<pin id="508" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln116/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln117_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="2" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln118_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="2" slack="0"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln118/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln119_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="0"/>
<pin id="525" dir="0" index="1" bw="3" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln119/1 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln120_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="2" slack="0"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln121_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="2" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln121/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln122_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="3" slack="0"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln122/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln123_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="2" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln124_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="2" slack="0"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln125_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="3" slack="0"/>
<pin id="561" dir="0" index="1" bw="3" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln125/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln101_1_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101_1/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="or_ln101_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="1" slack="0"/>
<pin id="574" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln105_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="2" slack="0"/>
<pin id="579" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="mul_ln105_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="2" slack="0"/>
<pin id="583" dir="0" index="1" bw="8" slack="0"/>
<pin id="584" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln105/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln91_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="3" slack="0"/>
<pin id="589" dir="0" index="1" bw="3" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/1 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln95_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="2" slack="0"/>
<pin id="595" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/1 "/>
</bind>
</comp>

<comp id="597" class="1004" name="mul_ln95_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="2" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln95/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln81_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="3" slack="0"/>
<pin id="605" dir="0" index="1" bw="3" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln81/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln85_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="0"/>
<pin id="611" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/1 "/>
</bind>
</comp>

<comp id="613" class="1004" name="mul_ln85_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="2" slack="0"/>
<pin id="615" dir="0" index="1" bw="8" slack="0"/>
<pin id="616" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln85/1 "/>
</bind>
</comp>

<comp id="619" class="1004" name="icmp_ln71_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="0" index="1" bw="3" slack="0"/>
<pin id="622" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln75_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="0"/>
<pin id="627" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="mul_ln75_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="2" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75/1 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln57_1_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57_1/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="or_ln57_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="zext_ln61_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="mul_ln61_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="2" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/1 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln47_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="3" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/1 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln51_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="2" slack="0"/>
<pin id="665" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/1 "/>
</bind>
</comp>

<comp id="667" class="1004" name="mul_ln51_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="2" slack="0"/>
<pin id="669" dir="0" index="1" bw="8" slack="0"/>
<pin id="670" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln51/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="icmp_ln37_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="3" slack="0"/>
<pin id="675" dir="0" index="1" bw="1" slack="0"/>
<pin id="676" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/1 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln41_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="2" slack="0"/>
<pin id="681" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/1 "/>
</bind>
</comp>

<comp id="683" class="1004" name="mul_ln41_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="2" slack="0"/>
<pin id="685" dir="0" index="1" bw="8" slack="0"/>
<pin id="686" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln27_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln31_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="0"/>
<pin id="697" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="mul_ln31_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="2" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln31/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln104_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="7" slack="0"/>
<pin id="707" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln104_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="7" slack="0"/>
<pin id="711" dir="0" index="1" bw="6" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="vo_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vo_1/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln105_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="9" slack="1"/>
<pin id="723" dir="0" index="1" bw="7" slack="0"/>
<pin id="724" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln105_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="0"/>
<pin id="728" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/2 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln105_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="0"/>
<pin id="732" dir="0" index="1" bw="11" slack="0"/>
<pin id="733" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105_1/2 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln105_3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_3/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln107_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="2" slack="1"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln107/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="store_ln107_store_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="2" slack="0"/>
<pin id="748" dir="0" index="1" bw="2" slack="0"/>
<pin id="749" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln107/2 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln108_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="3" slack="1"/>
<pin id="754" dir="0" index="1" bw="1" slack="0"/>
<pin id="755" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln108/2 "/>
</bind>
</comp>

<comp id="757" class="1004" name="store_ln108_store_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="3" slack="0"/>
<pin id="759" dir="0" index="1" bw="3" slack="0"/>
<pin id="760" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln108/2 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln105_2_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="7" slack="1"/>
<pin id="765" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_2/3 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln94_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="7" slack="0"/>
<pin id="770" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="icmp_ln94_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="7" slack="0"/>
<pin id="774" dir="0" index="1" bw="6" slack="0"/>
<pin id="775" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="vi_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="7" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vi_1/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="add_ln95_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="9" slack="1"/>
<pin id="786" dir="0" index="1" bw="7" slack="0"/>
<pin id="787" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/4 "/>
</bind>
</comp>

<comp id="789" class="1004" name="zext_ln95_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/4 "/>
</bind>
</comp>

<comp id="793" class="1004" name="add_ln95_1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="9" slack="0"/>
<pin id="795" dir="0" index="1" bw="11" slack="0"/>
<pin id="796" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln95_3_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="0"/>
<pin id="801" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_3/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="add_ln97_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="2" slack="1"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln97/4 "/>
</bind>
</comp>

<comp id="809" class="1004" name="store_ln97_store_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="2" slack="0"/>
<pin id="811" dir="0" index="1" bw="2" slack="0"/>
<pin id="812" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="add_ln98_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="3" slack="1"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="store_ln98_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="0"/>
<pin id="822" dir="0" index="1" bw="3" slack="0"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/4 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln95_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="7" slack="1"/>
<pin id="828" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_2/5 "/>
</bind>
</comp>

<comp id="831" class="1004" name="zext_ln84_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="7" slack="0"/>
<pin id="833" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/6 "/>
</bind>
</comp>

<comp id="835" class="1004" name="icmp_ln84_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="0" index="1" bw="6" slack="0"/>
<pin id="838" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/6 "/>
</bind>
</comp>

<comp id="841" class="1004" name="be_1_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="7" slack="0"/>
<pin id="843" dir="0" index="1" bw="1" slack="0"/>
<pin id="844" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="be_1/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln85_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="9" slack="1"/>
<pin id="849" dir="0" index="1" bw="7" slack="0"/>
<pin id="850" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/6 "/>
</bind>
</comp>

<comp id="852" class="1004" name="zext_ln85_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="9" slack="0"/>
<pin id="854" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/6 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln85_1_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="9" slack="0"/>
<pin id="858" dir="0" index="1" bw="10" slack="0"/>
<pin id="859" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/6 "/>
</bind>
</comp>

<comp id="862" class="1004" name="zext_ln85_3_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="0"/>
<pin id="864" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_3/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="add_ln87_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="1"/>
<pin id="869" dir="0" index="1" bw="1" slack="0"/>
<pin id="870" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="store_ln87_store_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="0"/>
<pin id="874" dir="0" index="1" bw="2" slack="0"/>
<pin id="875" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln88_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="3" slack="1"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/6 "/>
</bind>
</comp>

<comp id="883" class="1004" name="store_ln88_store_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="0"/>
<pin id="885" dir="0" index="1" bw="3" slack="0"/>
<pin id="886" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/6 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln85_2_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="7" slack="1"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_2/7 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln74_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="7" slack="0"/>
<pin id="896" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/8 "/>
</bind>
</comp>

<comp id="898" class="1004" name="icmp_ln74_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="7" slack="0"/>
<pin id="900" dir="0" index="1" bw="6" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/8 "/>
</bind>
</comp>

<comp id="904" class="1004" name="bk_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="7" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bk_1/8 "/>
</bind>
</comp>

<comp id="910" class="1004" name="add_ln75_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="7" slack="0"/>
<pin id="912" dir="0" index="1" bw="9" slack="1"/>
<pin id="913" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/8 "/>
</bind>
</comp>

<comp id="915" class="1004" name="zext_ln75_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="9" slack="0"/>
<pin id="917" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/8 "/>
</bind>
</comp>

<comp id="920" class="1004" name="add_ln77_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="2" slack="1"/>
<pin id="922" dir="0" index="1" bw="1" slack="0"/>
<pin id="923" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/8 "/>
</bind>
</comp>

<comp id="925" class="1004" name="store_ln77_store_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="2" slack="0"/>
<pin id="927" dir="0" index="1" bw="2" slack="0"/>
<pin id="928" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/8 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln78_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="3" slack="1"/>
<pin id="933" dir="0" index="1" bw="1" slack="0"/>
<pin id="934" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/8 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln78_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="3" slack="0"/>
<pin id="938" dir="0" index="1" bw="3" slack="0"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/8 "/>
</bind>
</comp>

<comp id="942" class="1004" name="zext_ln75_2_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="7" slack="1"/>
<pin id="944" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/9 "/>
</bind>
</comp>

<comp id="947" class="1004" name="zext_ln60_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="0"/>
<pin id="949" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/10 "/>
</bind>
</comp>

<comp id="951" class="1004" name="icmp_ln60_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="7" slack="0"/>
<pin id="953" dir="0" index="1" bw="6" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/10 "/>
</bind>
</comp>

<comp id="957" class="1004" name="vo_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="7" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vo/10 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln61_1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="7" slack="0"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/10 "/>
</bind>
</comp>

<comp id="968" class="1004" name="add_ln61_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="9" slack="1"/>
<pin id="970" dir="0" index="1" bw="7" slack="0"/>
<pin id="971" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/10 "/>
</bind>
</comp>

<comp id="973" class="1004" name="add_ln63_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="2" slack="1"/>
<pin id="975" dir="0" index="1" bw="1" slack="0"/>
<pin id="976" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="store_ln63_store_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="2" slack="0"/>
<pin id="980" dir="0" index="1" bw="2" slack="0"/>
<pin id="981" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/10 "/>
</bind>
</comp>

<comp id="984" class="1004" name="add_ln64_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="3" slack="1"/>
<pin id="986" dir="0" index="1" bw="1" slack="0"/>
<pin id="987" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/10 "/>
</bind>
</comp>

<comp id="989" class="1004" name="store_ln64_store_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="3" slack="0"/>
<pin id="991" dir="0" index="1" bw="3" slack="0"/>
<pin id="992" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/10 "/>
</bind>
</comp>

<comp id="995" class="1004" name="zext_ln61_2_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="9" slack="1"/>
<pin id="997" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/11 "/>
</bind>
</comp>

<comp id="998" class="1004" name="add_ln61_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="9" slack="0"/>
<pin id="1000" dir="0" index="1" bw="11" slack="0"/>
<pin id="1001" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_1/11 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="zext_ln61_3_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="11" slack="0"/>
<pin id="1006" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_3/11 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="zext_ln50_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="7" slack="0"/>
<pin id="1011" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50/12 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="icmp_ln50_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="7" slack="0"/>
<pin id="1015" dir="0" index="1" bw="6" slack="0"/>
<pin id="1016" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/12 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="vi_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="7" slack="0"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vi/12 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln51_1_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="7" slack="0"/>
<pin id="1027" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_1/12 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="add_ln51_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="9" slack="1"/>
<pin id="1032" dir="0" index="1" bw="7" slack="0"/>
<pin id="1033" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/12 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="add_ln53_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="2" slack="1"/>
<pin id="1037" dir="0" index="1" bw="1" slack="0"/>
<pin id="1038" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/12 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="store_ln53_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="2" slack="0"/>
<pin id="1042" dir="0" index="1" bw="2" slack="0"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/12 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="add_ln54_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="1"/>
<pin id="1048" dir="0" index="1" bw="1" slack="0"/>
<pin id="1049" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/12 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="store_ln54_store_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="3" slack="0"/>
<pin id="1053" dir="0" index="1" bw="3" slack="0"/>
<pin id="1054" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/12 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="zext_ln51_2_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="9" slack="1"/>
<pin id="1059" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_2/13 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="add_ln51_1_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="9" slack="0"/>
<pin id="1062" dir="0" index="1" bw="11" slack="0"/>
<pin id="1063" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51_1/13 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln51_3_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="11" slack="0"/>
<pin id="1068" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51_3/13 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln40_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="7" slack="0"/>
<pin id="1073" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/14 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="icmp_ln40_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="7" slack="0"/>
<pin id="1077" dir="0" index="1" bw="6" slack="0"/>
<pin id="1078" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/14 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="be_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="7" slack="0"/>
<pin id="1083" dir="0" index="1" bw="1" slack="0"/>
<pin id="1084" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="be/14 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="zext_ln41_1_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="7" slack="0"/>
<pin id="1089" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/14 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="add_ln41_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="9" slack="1"/>
<pin id="1094" dir="0" index="1" bw="7" slack="0"/>
<pin id="1095" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/14 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln43_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="2" slack="1"/>
<pin id="1099" dir="0" index="1" bw="1" slack="0"/>
<pin id="1100" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/14 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="store_ln43_store_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="2" slack="0"/>
<pin id="1104" dir="0" index="1" bw="2" slack="0"/>
<pin id="1105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/14 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="add_ln44_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="3" slack="1"/>
<pin id="1110" dir="0" index="1" bw="1" slack="0"/>
<pin id="1111" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/14 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="store_ln44_store_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="3" slack="0"/>
<pin id="1115" dir="0" index="1" bw="3" slack="0"/>
<pin id="1116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/14 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="zext_ln41_2_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="9" slack="1"/>
<pin id="1121" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/15 "/>
</bind>
</comp>

<comp id="1122" class="1004" name="add_ln41_1_fu_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="9" slack="0"/>
<pin id="1124" dir="0" index="1" bw="10" slack="0"/>
<pin id="1125" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/15 "/>
</bind>
</comp>

<comp id="1128" class="1004" name="zext_ln41_3_fu_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="10" slack="0"/>
<pin id="1130" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/15 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="zext_ln30_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="7" slack="0"/>
<pin id="1135" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/16 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="icmp_ln30_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="7" slack="0"/>
<pin id="1139" dir="0" index="1" bw="6" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/16 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="bk_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="7" slack="0"/>
<pin id="1145" dir="0" index="1" bw="1" slack="0"/>
<pin id="1146" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bk/16 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="zext_ln31_1_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="7" slack="0"/>
<pin id="1151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/16 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="add_ln31_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="7" slack="0"/>
<pin id="1156" dir="0" index="1" bw="9" slack="1"/>
<pin id="1157" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/16 "/>
</bind>
</comp>

<comp id="1159" class="1004" name="add_ln33_fu_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="2" slack="1"/>
<pin id="1161" dir="0" index="1" bw="1" slack="0"/>
<pin id="1162" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/16 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="store_ln33_store_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="2" slack="0"/>
<pin id="1166" dir="0" index="1" bw="2" slack="0"/>
<pin id="1167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/16 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="add_ln34_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="3" slack="1"/>
<pin id="1172" dir="0" index="1" bw="1" slack="0"/>
<pin id="1173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/16 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="store_ln34_store_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="3" slack="0"/>
<pin id="1177" dir="0" index="1" bw="3" slack="0"/>
<pin id="1178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/16 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="zext_ln31_2_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="9" slack="1"/>
<pin id="1183" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/17 "/>
</bind>
</comp>

<comp id="1188" class="1005" name="available_spaces_bk_s_reg_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="3" slack="1"/>
<pin id="1190" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_bk_s "/>
</bind>
</comp>

<comp id="1194" class="1005" name="write_pointer_bk_loa_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="2" slack="1"/>
<pin id="1196" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_bk_loa "/>
</bind>
</comp>

<comp id="1199" class="1005" name="available_spaces_be_s_reg_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="3" slack="1"/>
<pin id="1201" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_be_s "/>
</bind>
</comp>

<comp id="1205" class="1005" name="write_pointer_be_loa_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="2" slack="1"/>
<pin id="1207" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_be_loa "/>
</bind>
</comp>

<comp id="1210" class="1005" name="available_spaces_vi_s_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="3" slack="1"/>
<pin id="1212" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vi_s "/>
</bind>
</comp>

<comp id="1216" class="1005" name="write_pointer_vi_loa_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="2" slack="1"/>
<pin id="1218" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vi_loa "/>
</bind>
</comp>

<comp id="1221" class="1005" name="available_spaces_vo_s_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="3" slack="1"/>
<pin id="1223" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vo_s "/>
</bind>
</comp>

<comp id="1227" class="1005" name="write_pointer_vo_loa_reg_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="2" slack="1"/>
<pin id="1229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vo_loa "/>
</bind>
</comp>

<comp id="1235" class="1005" name="read_pointer_bk_load_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="2" slack="1"/>
<pin id="1237" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_bk_load "/>
</bind>
</comp>

<comp id="1240" class="1005" name="read_pointer_be_load_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="2" slack="1"/>
<pin id="1242" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_be_load "/>
</bind>
</comp>

<comp id="1245" class="1005" name="read_pointer_vi_load_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="2" slack="1"/>
<pin id="1247" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_vi_load "/>
</bind>
</comp>

<comp id="1250" class="1005" name="read_pointer_vo_load_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="2" slack="1"/>
<pin id="1252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="read_pointer_vo_load "/>
</bind>
</comp>

<comp id="1270" class="1005" name="mul_ln105_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="9" slack="1"/>
<pin id="1272" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln105 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="mul_ln95_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="9" slack="1"/>
<pin id="1280" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln95 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="mul_ln85_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="9" slack="1"/>
<pin id="1288" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln85 "/>
</bind>
</comp>

<comp id="1294" class="1005" name="mul_ln75_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="9" slack="1"/>
<pin id="1296" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="mul_ln61_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="9" slack="1"/>
<pin id="1313" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61 "/>
</bind>
</comp>

<comp id="1319" class="1005" name="mul_ln51_reg_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="9" slack="1"/>
<pin id="1321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln51 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="mul_ln41_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="9" slack="1"/>
<pin id="1329" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln41 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="mul_ln31_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="9" slack="1"/>
<pin id="1337" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="vo_1_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="7" slack="0"/>
<pin id="1345" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vo_1 "/>
</bind>
</comp>

<comp id="1348" class="1005" name="edca_queues_addr_7_reg_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="11" slack="1"/>
<pin id="1350" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edca_queues_addr_7 "/>
</bind>
</comp>

<comp id="1356" class="1005" name="vi_1_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="7" slack="0"/>
<pin id="1358" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vi_1 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="edca_queues_addr_6_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="11" slack="1"/>
<pin id="1363" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edca_queues_addr_6 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="be_1_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="7" slack="0"/>
<pin id="1371" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="be_1 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="edca_queues_addr_5_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="11" slack="1"/>
<pin id="1376" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edca_queues_addr_5 "/>
</bind>
</comp>

<comp id="1382" class="1005" name="bk_1_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="7" slack="0"/>
<pin id="1384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bk_1 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="edca_queues_addr_2_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="11" slack="1"/>
<pin id="1389" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="edca_queues_addr_2 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="vo_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="7" slack="0"/>
<pin id="1397" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vo "/>
</bind>
</comp>

<comp id="1400" class="1005" name="inout_frame_addr_4_reg_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="7" slack="1"/>
<pin id="1402" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_4 "/>
</bind>
</comp>

<comp id="1405" class="1005" name="add_ln61_reg_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="9" slack="1"/>
<pin id="1407" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln61 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="vi_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="7" slack="0"/>
<pin id="1415" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vi "/>
</bind>
</comp>

<comp id="1418" class="1005" name="inout_frame_addr_3_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="7" slack="1"/>
<pin id="1420" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_3 "/>
</bind>
</comp>

<comp id="1423" class="1005" name="add_ln51_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="9" slack="1"/>
<pin id="1425" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="1431" class="1005" name="be_reg_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="7" slack="0"/>
<pin id="1433" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="be "/>
</bind>
</comp>

<comp id="1436" class="1005" name="inout_frame_addr_1_reg_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="7" slack="1"/>
<pin id="1438" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_1 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="add_ln41_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="9" slack="1"/>
<pin id="1443" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="bk_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="7" slack="0"/>
<pin id="1451" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bk "/>
</bind>
</comp>

<comp id="1454" class="1005" name="inout_frame_addr_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="7" slack="1"/>
<pin id="1456" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr "/>
</bind>
</comp>

<comp id="1459" class="1005" name="add_ln31_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="9" slack="1"/>
<pin id="1461" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="40" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="68" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="117" pin="3"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="68" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="68" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="68" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="174"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="68" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="68" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="68" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="130" pin="3"/><net_sink comp="117" pin=1"/></net>

<net id="201"><net_src comp="193" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="68" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="68" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="68" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="68" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="247"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="68" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="253"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="261"><net_src comp="254" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="265"><net_src comp="56" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="273"><net_src comp="266" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="56" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="56" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="323"><net_src comp="56" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="331" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="345"><net_src comp="96" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="385"><net_src comp="342" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="386"><net_src comp="342" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="387"><net_src comp="342" pin="1"/><net_sink comp="347" pin=4"/></net>

<net id="388"><net_src comp="342" pin="1"/><net_sink comp="347" pin=6"/></net>

<net id="389"><net_src comp="342" pin="1"/><net_sink comp="347" pin=8"/></net>

<net id="390"><net_src comp="342" pin="1"/><net_sink comp="347" pin=10"/></net>

<net id="391"><net_src comp="342" pin="1"/><net_sink comp="347" pin=12"/></net>

<net id="392"><net_src comp="342" pin="1"/><net_sink comp="347" pin=14"/></net>

<net id="393"><net_src comp="342" pin="1"/><net_sink comp="347" pin=16"/></net>

<net id="394"><net_src comp="342" pin="1"/><net_sink comp="347" pin=18"/></net>

<net id="395"><net_src comp="342" pin="1"/><net_sink comp="347" pin=20"/></net>

<net id="396"><net_src comp="342" pin="1"/><net_sink comp="347" pin=22"/></net>

<net id="397"><net_src comp="342" pin="1"/><net_sink comp="347" pin=24"/></net>

<net id="398"><net_src comp="342" pin="1"/><net_sink comp="347" pin=26"/></net>

<net id="399"><net_src comp="342" pin="1"/><net_sink comp="347" pin=28"/></net>

<net id="400"><net_src comp="342" pin="1"/><net_sink comp="347" pin=30"/></net>

<net id="401"><net_src comp="342" pin="1"/><net_sink comp="347" pin=32"/></net>

<net id="402"><net_src comp="342" pin="1"/><net_sink comp="347" pin=34"/></net>

<net id="407"><net_src comp="98" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="98" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="44" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="419"><net_src comp="98" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="98" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="431"><net_src comp="104" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="42" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="6" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="8" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="10" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="12" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="14" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="16" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="20" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="104" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="44" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="24" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="26" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="28" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="30" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="104" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="42" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="30" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="42" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="20" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="48" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="18" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="42" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="28" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="42" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="16" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="48" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="14" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="533"><net_src comp="42" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="26" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="42" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="12" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="48" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="10" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="42" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="24" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="8" pin="0"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="48" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="6" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="457" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="48" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="421" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="483" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="52" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="449" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="48" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="479" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="593" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="52" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="441" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="48" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="612"><net_src comp="475" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="52" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="433" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="48" pin="0"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="471" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="633"><net_src comp="625" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="52" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="457" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="54" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="421" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="461" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="647" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="52" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="449" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="54" pin="0"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="453" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="671"><net_src comp="663" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="52" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="441" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="54" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="682"><net_src comp="445" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="679" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="52" pin="0"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="433" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="54" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="437" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="52" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="254" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="254" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="58" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="254" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="64" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="705" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="721" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="66" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="745"><net_src comp="44" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="750"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="30" pin="0"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="70" pin="0"/><net_sink comp="752" pin=1"/></net>

<net id="761"><net_src comp="752" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="18" pin="0"/><net_sink comp="757" pin=1"/></net>

<net id="766"><net_src comp="250" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="771"><net_src comp="266" pin="4"/><net_sink comp="768" pin=0"/></net>

<net id="776"><net_src comp="266" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="58" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="266" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="64" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="788"><net_src comp="768" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="792"><net_src comp="784" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="789" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="76" pin="0"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="793" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="808"><net_src comp="44" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="804" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="28" pin="0"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="70" pin="0"/><net_sink comp="815" pin=1"/></net>

<net id="824"><net_src comp="815" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="14" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="829"><net_src comp="262" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="834"><net_src comp="278" pin="4"/><net_sink comp="831" pin=0"/></net>

<net id="839"><net_src comp="278" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="840"><net_src comp="58" pin="0"/><net_sink comp="835" pin=1"/></net>

<net id="845"><net_src comp="278" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="846"><net_src comp="64" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="851"><net_src comp="831" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="847" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="860"><net_src comp="852" pin="1"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="80" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="865"><net_src comp="856" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="871"><net_src comp="44" pin="0"/><net_sink comp="867" pin=1"/></net>

<net id="876"><net_src comp="867" pin="2"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="26" pin="0"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="70" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="878" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="10" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="274" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="897"><net_src comp="290" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="902"><net_src comp="290" pin="4"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="58" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="290" pin="4"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="64" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="894" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="918"><net_src comp="910" pin="2"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="924"><net_src comp="44" pin="0"/><net_sink comp="920" pin=1"/></net>

<net id="929"><net_src comp="920" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="24" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="70" pin="0"/><net_sink comp="931" pin=1"/></net>

<net id="940"><net_src comp="931" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="6" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="945"><net_src comp="286" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="950"><net_src comp="302" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="302" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="58" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="302" pin="4"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="64" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="302" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="972"><net_src comp="947" pin="1"/><net_sink comp="968" pin=1"/></net>

<net id="977"><net_src comp="44" pin="0"/><net_sink comp="973" pin=1"/></net>

<net id="982"><net_src comp="973" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="20" pin="0"/><net_sink comp="978" pin=1"/></net>

<net id="988"><net_src comp="86" pin="0"/><net_sink comp="984" pin=1"/></net>

<net id="993"><net_src comp="984" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="18" pin="0"/><net_sink comp="989" pin=1"/></net>

<net id="1002"><net_src comp="995" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="66" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1007"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="1012"><net_src comp="313" pin="4"/><net_sink comp="1009" pin=0"/></net>

<net id="1017"><net_src comp="313" pin="4"/><net_sink comp="1013" pin=0"/></net>

<net id="1018"><net_src comp="58" pin="0"/><net_sink comp="1013" pin=1"/></net>

<net id="1023"><net_src comp="313" pin="4"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="64" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1028"><net_src comp="313" pin="4"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1034"><net_src comp="1009" pin="1"/><net_sink comp="1030" pin=1"/></net>

<net id="1039"><net_src comp="44" pin="0"/><net_sink comp="1035" pin=1"/></net>

<net id="1044"><net_src comp="1035" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="16" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1050"><net_src comp="86" pin="0"/><net_sink comp="1046" pin=1"/></net>

<net id="1055"><net_src comp="1046" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="14" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1064"><net_src comp="1057" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="76" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1074"><net_src comp="324" pin="4"/><net_sink comp="1071" pin=0"/></net>

<net id="1079"><net_src comp="324" pin="4"/><net_sink comp="1075" pin=0"/></net>

<net id="1080"><net_src comp="58" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1085"><net_src comp="324" pin="4"/><net_sink comp="1081" pin=0"/></net>

<net id="1086"><net_src comp="64" pin="0"/><net_sink comp="1081" pin=1"/></net>

<net id="1090"><net_src comp="324" pin="4"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1096"><net_src comp="1071" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1101"><net_src comp="44" pin="0"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1097" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1107"><net_src comp="12" pin="0"/><net_sink comp="1102" pin=1"/></net>

<net id="1112"><net_src comp="86" pin="0"/><net_sink comp="1108" pin=1"/></net>

<net id="1117"><net_src comp="1108" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="10" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1126"><net_src comp="1119" pin="1"/><net_sink comp="1122" pin=0"/></net>

<net id="1127"><net_src comp="80" pin="0"/><net_sink comp="1122" pin=1"/></net>

<net id="1131"><net_src comp="1122" pin="2"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="1136"><net_src comp="335" pin="4"/><net_sink comp="1133" pin=0"/></net>

<net id="1141"><net_src comp="335" pin="4"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="58" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="335" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="64" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1152"><net_src comp="335" pin="4"/><net_sink comp="1149" pin=0"/></net>

<net id="1153"><net_src comp="1149" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1158"><net_src comp="1133" pin="1"/><net_sink comp="1154" pin=0"/></net>

<net id="1163"><net_src comp="44" pin="0"/><net_sink comp="1159" pin=1"/></net>

<net id="1168"><net_src comp="1159" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="8" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1174"><net_src comp="86" pin="0"/><net_sink comp="1170" pin=1"/></net>

<net id="1179"><net_src comp="1170" pin="2"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="6" pin="0"/><net_sink comp="1175" pin=1"/></net>

<net id="1184"><net_src comp="1181" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="1191"><net_src comp="433" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1192"><net_src comp="1188" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="1193"><net_src comp="1188" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1197"><net_src comp="437" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="1159" pin=0"/></net>

<net id="1202"><net_src comp="441" pin="1"/><net_sink comp="1199" pin=0"/></net>

<net id="1203"><net_src comp="1199" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="1204"><net_src comp="1199" pin="1"/><net_sink comp="1108" pin=0"/></net>

<net id="1208"><net_src comp="445" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1213"><net_src comp="449" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="815" pin=0"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1219"><net_src comp="453" pin="1"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1224"><net_src comp="457" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="1226"><net_src comp="1221" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1230"><net_src comp="461" pin="1"/><net_sink comp="1227" pin=0"/></net>

<net id="1231"><net_src comp="1227" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="1238"><net_src comp="471" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="920" pin=0"/></net>

<net id="1243"><net_src comp="475" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1248"><net_src comp="479" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1253"><net_src comp="483" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1273"><net_src comp="581" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1281"><net_src comp="597" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1289"><net_src comp="613" pin="2"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1297"><net_src comp="629" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1314"><net_src comp="651" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1322"><net_src comp="667" pin="2"/><net_sink comp="1319" pin=0"/></net>

<net id="1323"><net_src comp="1319" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1330"><net_src comp="683" pin="2"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1338"><net_src comp="699" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="1154" pin=1"/></net>

<net id="1346"><net_src comp="715" pin="2"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1351"><net_src comp="110" pin="3"/><net_sink comp="1348" pin=0"/></net>

<net id="1352"><net_src comp="1348" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1359"><net_src comp="778" pin="2"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="1364"><net_src comp="137" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1372"><net_src comp="841" pin="2"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1377"><net_src comp="153" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1385"><net_src comp="904" pin="2"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1390"><net_src comp="169" pin="3"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="1398"><net_src comp="957" pin="2"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1403"><net_src comp="185" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1404"><net_src comp="1400" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1408"><net_src comp="968" pin="2"/><net_sink comp="1405" pin=0"/></net>

<net id="1409"><net_src comp="1405" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1416"><net_src comp="1019" pin="2"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1421"><net_src comp="202" pin="3"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1426"><net_src comp="1030" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1434"><net_src comp="1081" pin="2"/><net_sink comp="1431" pin=0"/></net>

<net id="1435"><net_src comp="1431" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="1439"><net_src comp="218" pin="3"/><net_sink comp="1436" pin=0"/></net>

<net id="1440"><net_src comp="1436" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1444"><net_src comp="1092" pin="2"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1452"><net_src comp="1143" pin="2"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1457"><net_src comp="234" pin="3"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="1462"><net_src comp="1154" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="1181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout_frame | {3 5 7 9 }
	Port: available_spaces_bk | {1 8 16 }
	Port: write_pointer_bk | {1 16 }
	Port: available_spaces_be | {1 6 14 }
	Port: write_pointer_be | {1 14 }
	Port: available_spaces_vi | {1 4 12 }
	Port: write_pointer_vi | {1 12 }
	Port: available_spaces_vo | {1 2 10 }
	Port: write_pointer_vo | {1 10 }
	Port: edca_queues | {11 13 15 17 }
	Port: read_pointer_bk | {1 8 }
	Port: read_pointer_be | {1 6 }
	Port: read_pointer_vi | {1 4 }
	Port: read_pointer_vo | {1 2 }
 - Input state : 
	Port: enqueue_dequeue_frame : operation | {1 }
	Port: enqueue_dequeue_frame : ac | {1 }
	Port: enqueue_dequeue_frame : inout_frame | {10 11 12 13 14 15 16 17 }
	Port: enqueue_dequeue_frame : available_spaces_bk | {1 }
	Port: enqueue_dequeue_frame : write_pointer_bk | {1 }
	Port: enqueue_dequeue_frame : available_spaces_be | {1 }
	Port: enqueue_dequeue_frame : write_pointer_be | {1 }
	Port: enqueue_dequeue_frame : available_spaces_vi | {1 }
	Port: enqueue_dequeue_frame : write_pointer_vi | {1 }
	Port: enqueue_dequeue_frame : available_spaces_vo | {1 }
	Port: enqueue_dequeue_frame : write_pointer_vo | {1 }
	Port: enqueue_dequeue_frame : edca_queues | {2 3 4 5 6 7 8 9 }
	Port: enqueue_dequeue_frame : read_pointer_bk | {1 }
	Port: enqueue_dequeue_frame : read_pointer_be | {1 }
	Port: enqueue_dequeue_frame : read_pointer_vi | {1 }
	Port: enqueue_dequeue_frame : read_pointer_vo | {1 }
  - Chain level:
	State 1
		br_ln25 : 1
		br_ln69 : 1
		br_ln113 : 1
		br_ln70 : 1
		br_ln80 : 1
		br_ln90 : 1
		icmp_ln101_1 : 1
		or_ln101 : 2
		br_ln100 : 2
		zext_ln105 : 1
		mul_ln105 : 2
		icmp_ln91 : 1
		br_ln91 : 2
		zext_ln95 : 1
		mul_ln95 : 2
		icmp_ln81 : 1
		br_ln81 : 2
		zext_ln85 : 1
		mul_ln85 : 2
		icmp_ln71 : 1
		br_ln71 : 2
		zext_ln75 : 1
		mul_ln75 : 2
		br_ln26 : 1
		br_ln36 : 1
		br_ln46 : 1
		icmp_ln57_1 : 1
		or_ln57 : 2
		br_ln56 : 2
		zext_ln61 : 1
		mul_ln61 : 2
		icmp_ln47 : 1
		br_ln47 : 2
		zext_ln51 : 1
		mul_ln51 : 2
		icmp_ln37 : 1
		br_ln37 : 2
		zext_ln41 : 1
		mul_ln41 : 2
		icmp_ln27 : 1
		br_ln27 : 2
		zext_ln31 : 1
		mul_ln31 : 2
	State 2
		zext_ln104 : 1
		icmp_ln104 : 1
		vo_1 : 1
		br_ln104 : 2
		add_ln105 : 2
		zext_ln105_1 : 3
		add_ln105_1 : 4
		zext_ln105_3 : 5
		edca_queues_addr_7 : 6
		edca_queues_load_3 : 7
		store_ln107 : 1
		store_ln108 : 1
	State 3
		inout_frame_addr_7 : 1
		store_ln105 : 2
	State 4
		zext_ln94 : 1
		icmp_ln94 : 1
		vi_1 : 1
		br_ln94 : 2
		add_ln95 : 2
		zext_ln95_1 : 3
		add_ln95_1 : 4
		zext_ln95_3 : 5
		edca_queues_addr_6 : 6
		edca_queues_load_2 : 7
		store_ln97 : 1
		store_ln98 : 1
	State 5
		inout_frame_addr_6 : 1
		store_ln95 : 2
	State 6
		zext_ln84 : 1
		icmp_ln84 : 1
		be_1 : 1
		br_ln84 : 2
		add_ln85 : 2
		zext_ln85_1 : 3
		add_ln85_1 : 4
		zext_ln85_3 : 5
		edca_queues_addr_5 : 6
		edca_queues_load_1 : 7
		store_ln87 : 1
		store_ln88 : 1
	State 7
		inout_frame_addr_5 : 1
		store_ln85 : 2
	State 8
		zext_ln74 : 1
		icmp_ln74 : 1
		bk_1 : 1
		br_ln74 : 2
		add_ln75 : 2
		zext_ln75_1 : 3
		edca_queues_addr_2 : 4
		edca_queues_load : 5
		store_ln77 : 1
		store_ln78 : 1
	State 9
		inout_frame_addr_2 : 1
		store_ln75 : 2
	State 10
		zext_ln60 : 1
		icmp_ln60 : 1
		vo : 1
		br_ln60 : 2
		zext_ln61_1 : 1
		inout_frame_addr_4 : 2
		inout_frame_load_3 : 3
		add_ln61 : 2
		store_ln63 : 1
		store_ln64 : 1
	State 11
		add_ln61_1 : 1
		zext_ln61_3 : 2
		edca_queues_addr_4 : 3
		store_ln61 : 4
	State 12
		zext_ln50 : 1
		icmp_ln50 : 1
		vi : 1
		br_ln50 : 2
		zext_ln51_1 : 1
		inout_frame_addr_3 : 2
		inout_frame_load_2 : 3
		add_ln51 : 2
		store_ln53 : 1
		store_ln54 : 1
	State 13
		add_ln51_1 : 1
		zext_ln51_3 : 2
		edca_queues_addr_3 : 3
		store_ln51 : 4
	State 14
		zext_ln40 : 1
		icmp_ln40 : 1
		be : 1
		br_ln40 : 2
		zext_ln41_1 : 1
		inout_frame_addr_1 : 2
		inout_frame_load_1 : 3
		add_ln41 : 2
		store_ln43 : 1
		store_ln44 : 1
	State 15
		add_ln41_1 : 1
		zext_ln41_3 : 2
		edca_queues_addr_1 : 3
		store_ln41 : 4
	State 16
		zext_ln30 : 1
		icmp_ln30 : 1
		bk : 1
		br_ln30 : 2
		zext_ln31_1 : 1
		inout_frame_addr : 2
		inout_frame_load : 3
		add_ln31 : 2
		store_ln33 : 1
		store_ln34 : 1
	State 17
		edca_queues_addr : 1
		store_ln31 : 2
	State 18
		ret_ln130 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         vo_1_fu_715        |    0    |    0    |    15   |
|          |      add_ln105_fu_721      |    0    |    0    |    16   |
|          |     add_ln105_1_fu_730     |    0    |    0    |    18   |
|          |      add_ln107_fu_741      |    0    |    0    |    10   |
|          |      add_ln108_fu_752      |    0    |    0    |    12   |
|          |         vi_1_fu_778        |    0    |    0    |    15   |
|          |       add_ln95_fu_784      |    0    |    0    |    16   |
|          |      add_ln95_1_fu_793     |    0    |    0    |    18   |
|          |       add_ln97_fu_804      |    0    |    0    |    10   |
|          |       add_ln98_fu_815      |    0    |    0    |    12   |
|          |         be_1_fu_841        |    0    |    0    |    15   |
|          |       add_ln85_fu_847      |    0    |    0    |    16   |
|          |      add_ln85_1_fu_856     |    0    |    0    |    17   |
|          |       add_ln87_fu_867      |    0    |    0    |    10   |
|          |       add_ln88_fu_878      |    0    |    0    |    12   |
|          |         bk_1_fu_904        |    0    |    0    |    15   |
|          |       add_ln75_fu_910      |    0    |    0    |    16   |
|          |       add_ln77_fu_920      |    0    |    0    |    10   |
|    add   |       add_ln78_fu_931      |    0    |    0    |    12   |
|          |          vo_fu_957         |    0    |    0    |    15   |
|          |       add_ln61_fu_968      |    0    |    0    |    16   |
|          |       add_ln63_fu_973      |    0    |    0    |    10   |
|          |       add_ln64_fu_984      |    0    |    0    |    12   |
|          |      add_ln61_1_fu_998     |    0    |    0    |    18   |
|          |         vi_fu_1019         |    0    |    0    |    15   |
|          |      add_ln51_fu_1030      |    0    |    0    |    16   |
|          |      add_ln53_fu_1035      |    0    |    0    |    10   |
|          |      add_ln54_fu_1046      |    0    |    0    |    12   |
|          |     add_ln51_1_fu_1060     |    0    |    0    |    18   |
|          |         be_fu_1081         |    0    |    0    |    15   |
|          |      add_ln41_fu_1092      |    0    |    0    |    16   |
|          |      add_ln43_fu_1097      |    0    |    0    |    10   |
|          |      add_ln44_fu_1108      |    0    |    0    |    12   |
|          |     add_ln41_1_fu_1122     |    0    |    0    |    17   |
|          |         bk_fu_1143         |    0    |    0    |    15   |
|          |      add_ln31_fu_1154      |    0    |    0    |    16   |
|          |      add_ln33_fu_1159      |    0    |    0    |    10   |
|          |      add_ln34_fu_1170      |    0    |    0    |    12   |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln105_fu_581      |    0    |    0    |    42   |
|          |       mul_ln95_fu_597      |    0    |    0    |    42   |
|          |       mul_ln85_fu_613      |    0    |    0    |    42   |
|    mul   |       mul_ln75_fu_629      |    0    |    0    |    42   |
|          |       mul_ln61_fu_651      |    0    |    0    |    42   |
|          |       mul_ln51_fu_667      |    0    |    0    |    42   |
|          |       mul_ln41_fu_683      |    0    |    0    |    42   |
|          |       mul_ln31_fu_699      |    0    |    0    |    42   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_403         |    0    |    0    |    8    |
|          |         grp_fu_409         |    0    |    0    |    8    |
|          |         grp_fu_415         |    0    |    0    |    8    |
|          |         grp_fu_421         |    0    |    0    |    8    |
|          |      icmp_ln25_fu_427      |    0    |    0    |    8    |
|          |      icmp_ln69_fu_465      |    0    |    0    |    8    |
|          |      icmp_ln113_fu_487     |    0    |    0    |    8    |
|          |     icmp_ln101_1_fu_565    |    0    |    0    |    9    |
|          |      icmp_ln91_fu_587      |    0    |    0    |    9    |
|          |      icmp_ln81_fu_603      |    0    |    0    |    9    |
|          |      icmp_ln71_fu_619      |    0    |    0    |    9    |
|   icmp   |     icmp_ln57_1_fu_635     |    0    |    0    |    9    |
|          |      icmp_ln47_fu_657      |    0    |    0    |    9    |
|          |      icmp_ln37_fu_673      |    0    |    0    |    9    |
|          |      icmp_ln27_fu_689      |    0    |    0    |    9    |
|          |      icmp_ln104_fu_709     |    0    |    0    |    11   |
|          |      icmp_ln94_fu_772      |    0    |    0    |    11   |
|          |      icmp_ln84_fu_835      |    0    |    0    |    11   |
|          |      icmp_ln74_fu_898      |    0    |    0    |    11   |
|          |      icmp_ln60_fu_951      |    0    |    0    |    11   |
|          |      icmp_ln50_fu_1013     |    0    |    0    |    11   |
|          |      icmp_ln40_fu_1075     |    0    |    0    |    11   |
|          |      icmp_ln30_fu_1137     |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln101_fu_571      |    0    |    0    |    2    |
|          |       or_ln57_fu_641       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   |     ac_read_read_fu_98     |    0    |    0    |    0    |
|          | operation_read_read_fu_104 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln105_fu_577     |    0    |    0    |    0    |
|          |      zext_ln95_fu_593      |    0    |    0    |    0    |
|          |      zext_ln85_fu_609      |    0    |    0    |    0    |
|          |      zext_ln75_fu_625      |    0    |    0    |    0    |
|          |      zext_ln61_fu_647      |    0    |    0    |    0    |
|          |      zext_ln51_fu_663      |    0    |    0    |    0    |
|          |      zext_ln41_fu_679      |    0    |    0    |    0    |
|          |      zext_ln31_fu_695      |    0    |    0    |    0    |
|          |      zext_ln104_fu_705     |    0    |    0    |    0    |
|          |     zext_ln105_1_fu_726    |    0    |    0    |    0    |
|          |     zext_ln105_3_fu_736    |    0    |    0    |    0    |
|          |     zext_ln105_2_fu_763    |    0    |    0    |    0    |
|          |      zext_ln94_fu_768      |    0    |    0    |    0    |
|          |     zext_ln95_1_fu_789     |    0    |    0    |    0    |
|          |     zext_ln95_3_fu_799     |    0    |    0    |    0    |
|          |     zext_ln95_2_fu_826     |    0    |    0    |    0    |
|          |      zext_ln84_fu_831      |    0    |    0    |    0    |
|          |     zext_ln85_1_fu_852     |    0    |    0    |    0    |
|   zext   |     zext_ln85_3_fu_862     |    0    |    0    |    0    |
|          |     zext_ln85_2_fu_889     |    0    |    0    |    0    |
|          |      zext_ln74_fu_894      |    0    |    0    |    0    |
|          |     zext_ln75_1_fu_915     |    0    |    0    |    0    |
|          |     zext_ln75_2_fu_942     |    0    |    0    |    0    |
|          |      zext_ln60_fu_947      |    0    |    0    |    0    |
|          |     zext_ln61_1_fu_963     |    0    |    0    |    0    |
|          |     zext_ln61_2_fu_995     |    0    |    0    |    0    |
|          |     zext_ln61_3_fu_1004    |    0    |    0    |    0    |
|          |      zext_ln50_fu_1009     |    0    |    0    |    0    |
|          |     zext_ln51_1_fu_1025    |    0    |    0    |    0    |
|          |     zext_ln51_2_fu_1057    |    0    |    0    |    0    |
|          |     zext_ln51_3_fu_1066    |    0    |    0    |    0    |
|          |      zext_ln40_fu_1071     |    0    |    0    |    0    |
|          |     zext_ln41_1_fu_1087    |    0    |    0    |    0    |
|          |     zext_ln41_2_fu_1119    |    0    |    0    |    0    |
|          |     zext_ln41_3_fu_1128    |    0    |    0    |    0    |
|          |      zext_ln30_fu_1133     |    0    |    0    |    0    |
|          |     zext_ln31_1_fu_1149    |    0    |    0    |    0    |
|          |     zext_ln31_2_fu_1181    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   1086  |
|----------|----------------------------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|edca_queues|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln31_reg_1459      |    9   |
|       add_ln41_reg_1441      |    9   |
|       add_ln51_reg_1423      |    9   |
|       add_ln61_reg_1405      |    9   |
|available_spaces_be_s_reg_1199|    3   |
|available_spaces_bk_s_reg_1188|    3   |
|available_spaces_vi_s_reg_1210|    3   |
|available_spaces_vo_s_reg_1221|    3   |
|         be2_0_reg_274        |    7   |
|         be_0_reg_320         |    7   |
|         be_1_reg_1369        |    7   |
|          be_reg_1431         |    7   |
|         bk1_0_reg_286        |    7   |
|         bk_0_reg_331         |    7   |
|         bk_1_reg_1382        |    7   |
|          bk_reg_1449         |    7   |
|  edca_queues_addr_2_reg_1387 |   11   |
|  edca_queues_addr_5_reg_1374 |   11   |
|  edca_queues_addr_6_reg_1361 |   11   |
|  edca_queues_addr_7_reg_1348 |   11   |
|  inout_frame_addr_1_reg_1436 |    7   |
|  inout_frame_addr_3_reg_1418 |    7   |
|  inout_frame_addr_4_reg_1400 |    7   |
|   inout_frame_addr_reg_1454  |    7   |
|      mul_ln105_reg_1270      |    9   |
|       mul_ln31_reg_1335      |    9   |
|       mul_ln41_reg_1327      |    9   |
|       mul_ln51_reg_1319      |    9   |
|       mul_ln61_reg_1311      |    9   |
|       mul_ln75_reg_1294      |    9   |
|       mul_ln85_reg_1286      |    9   |
|       mul_ln95_reg_1278      |    9   |
|          p_0_reg_342         |    1   |
| read_pointer_be_load_reg_1240|    2   |
| read_pointer_bk_load_reg_1235|    2   |
| read_pointer_vi_load_reg_1245|    2   |
| read_pointer_vo_load_reg_1250|    2   |
|         vi3_0_reg_262        |    7   |
|         vi_0_reg_309         |    7   |
|         vi_1_reg_1356        |    7   |
|          vi_reg_1413         |    7   |
|         vo4_0_reg_250        |    7   |
|         vo_0_reg_298         |    7   |
|         vo_1_reg_1343        |    7   |
|          vo_reg_1395         |    7   |
| write_pointer_be_loa_reg_1205|    2   |
| write_pointer_bk_loa_reg_1194|    2   |
| write_pointer_vi_loa_reg_1216|    2   |
| write_pointer_vo_loa_reg_1227|    2   |
+------------------------------+--------+
|             Total            |   321  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |  12  |  11  |   132  ||    53   |
| grp_access_fu_130 |  p0  |  12  |   7  |   84   ||    53   |
|   vo4_0_reg_250   |  p0  |   2  |   7  |   14   ||    9    |
|   vi3_0_reg_262   |  p0  |   2  |   7  |   14   ||    9    |
|   be2_0_reg_274   |  p0  |   2  |   7  |   14   ||    9    |
|   bk1_0_reg_286   |  p0  |   2  |   7  |   14   ||    9    |
|    p_0_reg_342    |  p0  |   2  |   1  |    2   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   274  ||  12.312 ||   142   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |  1086  |    -   |
|   Memory  |    1   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   142  |    -   |
|  Register |    -   |    -   |    -   |   321  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   12   |   321  |  1228  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
