# Reading pref.tcl
# do Test_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:15:59 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Terminal_Count.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Terminal_Count
# -- Compiling architecture arc_tc of Terminal_Count
# End time: 11:15:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:15:59 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Registry.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registry
# -- Compiling architecture arc_reg of Registry
# End time: 11:15:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:15:59 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/MUX2x1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MUX2x1
# -- Compiling architecture arc_mux of MUX2x1
# End time: 11:15:59 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/full_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:00 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/full_adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity full_adder
# -- Compiling architecture arc_fa of full_adder
# End time: 11:16:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:00 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 11:16:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:00 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder
# -- Compiling architecture arc_adder of adder
# End time: 11:16:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:00 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/Counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Counter
# -- Compiling architecture arc_cc of Counter
# End time: 11:16:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:00 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialReceiver.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialReceiver
# -- Compiling architecture arc_sr of SerialReceiver
# End time: 11:16:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:00 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/SerialControl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SerialControl
# -- Compiling architecture arc_sc of SerialControl
# End time: 11:16:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:16:00 on Apr 23,2023
# vcom -reportprogress 300 -93 -work work D:/ISEL/2223/LEIC/s2/LIC/Testes/ShiftRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ShiftRegister
# -- Compiling architecture arc_sr of ShiftRegister
# End time: 11:16:00 on Apr 23,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.serialreceiver
# vsim work.serialreceiver 
# Start time: 11:16:06 on Apr 23,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.serialreceiver(arc_sr)
# Loading work.counter(arc_cc)
# Loading work.adder(arc_adder)
# Loading work.full_adder(arc_fa)
# Loading work.mux2x1(arc_mux)
# Loading work.registry(arc_reg)
# Loading work.ffd(logicfunction)
# Loading work.terminal_count(arc_tc)
# Loading work.serialcontrol(arc_sc)
# Loading work.shiftregister(arc_sr)
add wave -position end  sim:/serialreceiver/SS
add wave -position end  sim:/serialreceiver/SCLK
add wave -position end  sim:/serialreceiver/CLK
add wave -position end  sim:/serialreceiver/SDX
add wave -position end  sim:/serialreceiver/accept
add wave -position end  sim:/serialreceiver/Reset
add wave -position end  sim:/serialreceiver/DXval
add wave -position end  sim:/serialreceiver/D
add wave -position end  sim:/serialreceiver/data
add wave -position end  sim:/serialreceiver/equal
add wave -position end  sim:/serialreceiver/clear
add wave -position end  sim:/serialreceiver/enwr
add wave -position end  sim:/serialreceiver/cenable
force -freeze { sim:/serialreceiver/CLK} 1 0, 0 {50 ps} -r 100
# ** UI-Msg (suppressible): (vsim-4008) Object ' sim:/serialreceiver/CLK' not found.
# 
force -freeze sim:/serialreceiver/CLK 1 0, 0 {50 ps} -r 100
force -freeze sim:/serialreceiver/SS 1 0
force -freeze sim:/serialreceiver/SCLK 0 0
force -freeze sim:/serialreceiver/SDX 1 0
force -freeze sim:/serialreceiver/accept 0 0
force -freeze sim:/serialreceiver/Reset 0 0
run
run
run
run
force -freeze sim:/serialreceiver/SS 0 0
run
run
run
run
force -freeze sim:/serialreceiver/SCLK 1 0
run
force -freeze sim:/serialreceiver/SDX 0 0
force -freeze sim:/serialreceiver/SCLK 0 0
run
run
force -freeze sim:/serialreceiver/SCLK 1 0
run
force -freeze sim:/serialreceiver/SDX 1 0
force -freeze sim:/serialreceiver/SCLK 0 0
run
run
force -freeze sim:/serialreceiver/SCLK 1 0
run
force -freeze sim:/serialreceiver/SDX 0 0
force -freeze sim:/serialreceiver/SCLK 0 0
run
force -freeze sim:/serialreceiver/SCLK 1 0
run
force -freeze sim:/serialreceiver/SDX 1 0
force -freeze sim:/serialreceiver/SCLK 0 0
run
force -freeze sim:/serialreceiver/SCLK 1 0
run
force -freeze sim:/serialreceiver/SS 1 0
run
run
run
force -freeze sim:/serialreceiver/accept 1 0
run
run
run
run
run
# End time: 11:18:53 on Apr 23,2023, Elapsed time: 0:02:47
# Errors: 0, Warnings: 0
