FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
    NetWinder Floating Point Emulator
    (c) Rebel.COM, 1998,1999
    (c) Philip Blundell, 2001

    Direct questions, comments to Scott Bambrough <scottb@netwinder.org>

*/

#include "fpa11.h"
#include "fpopcode.h"

#include "fpmodule.h"
#include "fpmodule.inl"

#include <linux/compiler.h>
#include <linux/string.h>

/* Reset the FPA11 chip.  Called to initialize and reset the emulator. */
static void resetFPA11(void)
{
	int i;
	FPA11 *fpa11 = GET_FPA11();

	/* initialize the register type array */
/* bench 18902.1.0 4f0a9c10a105 */
/* bench 18902.1.1 b26b575cc615 */
/* bench 18902.1.2 4beba6cf64fc */
/* bench 18902.1.3 00e5e5e8a5cf */
/* bench 18902.1.4 731392eaff1d */
/* bench 18902.1.5 317c32eb0fa9 */
/* bench 18902.1.6 81e28aec58a5 */
/* bench 18902.1.7 dbc68ba8d5ec */
/* bench 18902.1.8 1ef0d91ddebb */
/* bench 18902.1.9 faa85046e085 */
/* bench 18902.1.10 a9eb81569a7d */
	for (i = 0; i <= 7; i++) {
		fpa11->fType[i] = typeNone;
	}

	/* FPSR: set system id to FP_EMULATOR, set AC, clear all other bits */
/* bench 3172.0.0 417b64ae5b29 */
/* bench 3172.0.1 822f212e503c */
/* bench 3172.0.2 95edc86c04be */
/* bench 3172.0.3 64c4fb48f95e */
/* bench 3172.0.4 cebb3284f56d */
/* bench 3172.0.5 cd2c9c89c213 */
/* bench 3172.0.6 923397a084bb */
/* bench 3172.0.7 e53d60f42d55 */
/* bench 3172.0.8 57f44086b66e */
/* bench 3172.0.9 87e0259954e4 */
/* bench 24080.1.0 2ef9e05655a9 */
/* bench 24080.1.1 9c6699a4126b */
/* bench 3172.0.10 04f4ece4c436 */
/* bench 3172.0.11 ae9c71ef22ba */
/* bench 3172.0.12 d7ca5e05de82 */
/* bench 3172.0.13 7caffd423467 */
/* bench 3172.0.14 e2e28f00687b */
/* bench 3172.0.15 642a97214c36 */
/* bench 3172.0.16 888f4fc43e70 */
/* bench 3172.0.17 fcfcde214662 */
/* bench 3172.0.18 0de7135ae5be */
/* bench 3172.0.19 11a9dbffe710 */
/* bench 3172.0.20 e4c980180eab */
	fpa11->fpsr = FP_EMULATOR | BIT_AC;
}

int8 SetRoundingMode(const unsigned int opcode)
{
	switch (opcode & MASK_ROUNDING_MODE) {
	default:
	case ROUND_TO_NEAREST:
		return float_round_nearest_even;

	case ROUND_TO_PLUS_INFINITY:
		return float_round_up;

	case ROUND_TO_MINUS_INFINITY:
		return float_round_down;

	case ROUND_TO_ZERO:
		return float_round_to_zero;
	}
}

int8 SetRoundingPrecision(const unsigned int opcode)
{
#ifdef CONFIG_FPE_NWFPE_XP
	switch (opcode & MASK_ROUNDING_PRECISION) {
	case ROUND_SINGLE:
		return 32;

	case ROUND_DOUBLE:
		return 64;

	case ROUND_EXTENDED:
		return 80;

	default:
		return 80;
	}
#endif
	return 80;
}

void nwfpe_init_fpa(union fp_state *fp)
{
	FPA11 *fpa11 = (FPA11 *)fp;
#ifdef NWFPE_DEBUG
	printk("NWFPE: setting up state.\n");
#endif
 	memset(fpa11, 0, sizeof(FPA11));
	resetFPA11();
	fpa11->initflag = 1;
}

/* Emulate the instruction in the opcode. */
unsigned int EmulateAll(unsigned int opcode)
{
	unsigned int code;

#ifdef NWFPE_DEBUG
	printk("NWFPE: emulating opcode %08x\n", opcode);
#endif
	code = opcode & 0x00000f00;
	if (code == 0x00000100 || code == 0x00000200) {
		/* For coprocessor 1 or 2 (FPA11) */
		code = opcode & 0x0e000000;
		if (code == 0x0e000000) {
			if (opcode & 0x00000010) {
				/* Emulate conversion opcodes. */
				/* Emulate register transfer opcodes. */
				/* Emulate comparison opcodes. */
				return EmulateCPRT(opcode);
			} else {
				/* Emulate monadic arithmetic opcodes. */
				/* Emulate dyadic arithmetic opcodes. */
				return EmulateCPDO(opcode);
			}
		} else if (code == 0x0c000000) {
			/* Emulate load/store opcodes. */
			/* Emulate load/store multiple opcodes. */
			return EmulateCPDT(opcode);
		}
	}

	/* Invalid instruction detected.  Return FALSE. */
	return 0;
}
