Xilinx warnings (FF/Latch trimming) in Verilog for a MSB downsampling
