{"vcs1":{"timestamp_begin":1731001040.609278869, "rt":3.25, "ut":1.61, "st":0.34}}
{"vcselab":{"timestamp_begin":1731001043.964770798, "rt":1.30, "ut":0.35, "st":0.23}}
{"link":{"timestamp_begin":1731001045.357621167, "rt":0.41, "ut":0.18, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731001039.682228002}
{"VCS_COMP_START_TIME": 1731001039.682228002}
{"VCS_COMP_END_TIME": 1731001047.071462072}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 334768}}
{"stitch_vcselab": {"peak_mem": 231616}}
