ncelab: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncelab	08.20-s015: Started on Feb 02, 2016 at 13:25:49 EST
ncelab
    +access+rwc
    -messages
    worklib.testbench

	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
   mips_mem memMod(alu__out, rt_data, mem_data, 4'h0, excpt1, 1'b0, kernel1, 
                          |
ncelab: *W,CUVMPW (./src/mips_core.sv,242|26): port sizes differ in port connection.
                   32'hz, 32'hz, 32'hz, 4'bz, 1'bz, 1'bz, 1'bz,
                    |
ncelab: *W,CUVMPW (./src/mips_core.sv,243|20): port sizes differ in port connection.
                   32'hz, 32'hz, 32'hz, 4'bz, 1'bz, 1'bz, 1'bz,
                                  |
ncelab: *E,CUVMOT (./src/mips_core.sv,243|34): illegal output port specification.
                   32'hz, 32'hz, 32'hz, 4'bz, 1'bz, 1'bz, 1'bz,
                                              |
ncelab: *E,CUVMOT (./src/mips_core.sv,243|46): illegal output port specification.
                   32'hz, 32'hz, 32'hz, 4'bz, 1'bz, 1'bz, 1'bz,
                                                          |
ncelab: *E,CUVMOT (./src/mips_core.sv,243|58): illegal output port specification.
TOOL:	ncelab	08.20-s015: Exiting on Feb 02, 2016 at 13:25:49 EST  (total: 00:00:00)
