Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\SVN\DECA-revC\system-cd\DECA_socket_server\DECA_Qsys.qsys --block-symbol-file --output-directory=D:\SVN\DECA-revC\system-cd\DECA_socket_server\DECA_Qsys --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DECA_socket_server/DECA_Qsys.qsys
Progress: Reading input file
Progress: Adding ddr3_status [altera_avalon_pio 15.0]
Progress: Parameterizing module ddr3_status
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module descriptor_memory
Progress: Adding dipsw_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding ext_clk_50 [clock_source 15.0]
Progress: Parameterizing module ext_clk_50
Progress: Adding high_res_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_pio
Progress: Adding mem_if_ddr3_emif [altera_mem_if_ddr3_emif 15.0]
Progress: Parameterizing module mem_if_ddr3_emif
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding nENET_reg_reset [altera_avalon_pio 15.0]
Progress: Parameterizing module nENET_reg_reset
Progress: Adding nios2_gen2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2
Progress: Adding performance_counter [altera_avalon_performance_counter 15.0]
Progress: Parameterizing module performance_counter
Progress: Adding pll [altpll 15.0]
Progress: Parameterizing module pll
Progress: Adding sgdma_rx [altera_avalon_sgdma 15.0]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 15.0]
Progress: Parameterizing module sgdma_tx
Progress: Adding slow_periph_bridge [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module slow_periph_bridge
Progress: Adding sys_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module sys_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding tse_mac [altera_eth_tse 15.0]
Progress: Parameterizing module tse_mac
Progress: Adding user_pio_pushbtn [altera_avalon_pio 15.0]
Progress: Parameterizing module user_pio_pushbtn
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DECA_Qsys.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DECA_Qsys.mem_if_ddr3_emif.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: DECA_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DECA_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: DECA_Qsys.tse_mac.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\SVN\DECA-revC\system-cd\DECA_socket_server\DECA_Qsys.qsys --synthesis=VERILOG --output-directory=D:\SVN\DECA-revC\system-cd\DECA_socket_server\DECA_Qsys\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Progress: Loading DECA_socket_server/DECA_Qsys.qsys
Progress: Reading input file
Progress: Adding ddr3_status [altera_avalon_pio 15.0]
Progress: Parameterizing module ddr3_status
Progress: Adding descriptor_memory [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module descriptor_memory
Progress: Adding dipsw_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding ext_clk_50 [clock_source 15.0]
Progress: Parameterizing module ext_clk_50
Progress: Adding high_res_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module high_res_timer
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 15.0]
Progress: Parameterizing module led_pio
Progress: Adding mem_if_ddr3_emif [altera_mem_if_ddr3_emif 15.0]
Progress: Parameterizing module mem_if_ddr3_emif
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding nENET_reg_reset [altera_avalon_pio 15.0]
Progress: Parameterizing module nENET_reg_reset
Progress: Adding nios2_gen2 [altera_nios2_gen2 15.0]
Progress: Parameterizing module nios2_gen2
Progress: Adding performance_counter [altera_avalon_performance_counter 15.0]
Progress: Parameterizing module performance_counter
Progress: Adding pll [altpll 15.0]
Progress: Parameterizing module pll
Progress: Adding sgdma_rx [altera_avalon_sgdma 15.0]
Progress: Parameterizing module sgdma_rx
Progress: Adding sgdma_tx [altera_avalon_sgdma 15.0]
Progress: Parameterizing module sgdma_tx
Progress: Adding slow_periph_bridge [altera_avalon_mm_clock_crossing_bridge 15.0]
Progress: Parameterizing module slow_periph_bridge
Progress: Adding sys_timer [altera_avalon_timer 15.0]
Progress: Parameterizing module sys_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding tse_mac [altera_eth_tse 15.0]
Progress: Parameterizing module tse_mac
Progress: Adding user_pio_pushbtn [altera_avalon_pio 15.0]
Progress: Parameterizing module user_pio_pushbtn
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DECA_Qsys.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DECA_Qsys.mem_if_ddr3_emif.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: DECA_Qsys.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DECA_Qsys.sysid: Time stamp will be automatically updated when this component is generated.
Info: DECA_Qsys.tse_mac.receive/sgdma_rx.in: Ready latency is 2 for source and 0 for sink. Avalon-ST Adapter will be inserted..
Info: DECA_Qsys: Generating DECA_Qsys "DECA_Qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave mem_if_ddr3_emif.avl because the master has readdata signal 32 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave mem_if_ddr3_emif.avl because the master has burstcount signal 1 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave mem_if_ddr3_emif.avl because the master has writedata signal 32 bit wide, but the slave is 64 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave mem_if_ddr3_emif.avl because the master has address signal 29 bit wide, but the slave is 26 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave mem_if_ddr3_emif.avl because the master has byteenable signal 4 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave mem_if_ddr3_emif.avl because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: ddr3_status: Starting RTL generation for module 'DECA_Qsys_ddr3_status'
Info: ddr3_status:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_Qsys_ddr3_status --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0001_ddr3_status_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0001_ddr3_status_gen//DECA_Qsys_ddr3_status_component_configuration.pl  --do_build_sim=0  ]
Info: ddr3_status: Done RTL generation for module 'DECA_Qsys_ddr3_status'
Info: ddr3_status: "DECA_Qsys" instantiated altera_avalon_pio "ddr3_status"
Info: descriptor_memory: Starting RTL generation for module 'DECA_Qsys_descriptor_memory'
Info: descriptor_memory:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DECA_Qsys_descriptor_memory --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0002_descriptor_memory_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0002_descriptor_memory_gen//DECA_Qsys_descriptor_memory_component_configuration.pl  --do_build_sim=0  ]
Info: descriptor_memory: Done RTL generation for module 'DECA_Qsys_descriptor_memory'
Info: descriptor_memory: "DECA_Qsys" instantiated altera_avalon_onchip_memory2 "descriptor_memory"
Info: dipsw_pio: Starting RTL generation for module 'DECA_Qsys_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_Qsys_dipsw_pio --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0003_dipsw_pio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0003_dipsw_pio_gen//DECA_Qsys_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'DECA_Qsys_dipsw_pio'
Info: dipsw_pio: "DECA_Qsys" instantiated altera_avalon_pio "dipsw_pio"
Info: high_res_timer: Starting RTL generation for module 'DECA_Qsys_high_res_timer'
Info: high_res_timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DECA_Qsys_high_res_timer --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0004_high_res_timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0004_high_res_timer_gen//DECA_Qsys_high_res_timer_component_configuration.pl  --do_build_sim=0  ]
Info: high_res_timer: Done RTL generation for module 'DECA_Qsys_high_res_timer'
Info: high_res_timer: "DECA_Qsys" instantiated altera_avalon_timer "high_res_timer"
Info: jtag_uart: Starting RTL generation for module 'DECA_Qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DECA_Qsys_jtag_uart --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0005_jtag_uart_gen//DECA_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DECA_Qsys_jtag_uart'
Info: jtag_uart: "DECA_Qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'DECA_Qsys_led_pio'
Info: led_pio:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_Qsys_led_pio --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0006_led_pio_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0006_led_pio_gen//DECA_Qsys_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'DECA_Qsys_led_pio'
Info: led_pio: "DECA_Qsys" instantiated altera_avalon_pio "led_pio"
Info: mem_if_ddr3_emif: "DECA_Qsys" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif"
Info: mm_clock_crossing_bridge_0: "DECA_Qsys" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: nENET_reg_reset: Starting RTL generation for module 'DECA_Qsys_nENET_reg_reset'
Info: nENET_reg_reset:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_Qsys_nENET_reg_reset --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0007_nENET_reg_reset_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0007_nENET_reg_reset_gen//DECA_Qsys_nENET_reg_reset_component_configuration.pl  --do_build_sim=0  ]
Info: nENET_reg_reset: Done RTL generation for module 'DECA_Qsys_nENET_reg_reset'
Info: nENET_reg_reset: "DECA_Qsys" instantiated altera_avalon_pio "nENET_reg_reset"
Info: nios2_gen2: "DECA_Qsys" instantiated altera_nios2_gen2 "nios2_gen2"
Info: performance_counter: Starting RTL generation for module 'DECA_Qsys_performance_counter'
Info: performance_counter:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=DECA_Qsys_performance_counter --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0008_performance_counter_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0008_performance_counter_gen//DECA_Qsys_performance_counter_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter: Done RTL generation for module 'DECA_Qsys_performance_counter'
Info: performance_counter: "DECA_Qsys" instantiated altera_avalon_performance_counter "performance_counter"
Info: pll: "DECA_Qsys" instantiated altpll "pll"
Info: sgdma_rx: Starting RTL generation for module 'DECA_Qsys_sgdma_rx'
Info: sgdma_rx:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=DECA_Qsys_sgdma_rx --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0011_sgdma_rx_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0011_sgdma_rx_gen//DECA_Qsys_sgdma_rx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_rx: Done RTL generation for module 'DECA_Qsys_sgdma_rx'
Info: sgdma_rx: "DECA_Qsys" instantiated altera_avalon_sgdma "sgdma_rx"
Info: sgdma_tx: Starting RTL generation for module 'DECA_Qsys_sgdma_tx'
Info: sgdma_tx:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=DECA_Qsys_sgdma_tx --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0012_sgdma_tx_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0012_sgdma_tx_gen//DECA_Qsys_sgdma_tx_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma_tx: Done RTL generation for module 'DECA_Qsys_sgdma_tx'
Info: sgdma_tx: "DECA_Qsys" instantiated altera_avalon_sgdma "sgdma_tx"
Info: sys_timer: Starting RTL generation for module 'DECA_Qsys_sys_timer'
Info: sys_timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DECA_Qsys_sys_timer --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0013_sys_timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0013_sys_timer_gen//DECA_Qsys_sys_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_timer: Done RTL generation for module 'DECA_Qsys_sys_timer'
Info: sys_timer: "DECA_Qsys" instantiated altera_avalon_timer "sys_timer"
Info: sysid: "DECA_Qsys" instantiated altera_avalon_sysid_qsys "sysid"
Info: tse_mac: "DECA_Qsys" instantiated altera_eth_tse "tse_mac"
Info: user_pio_pushbtn: Starting RTL generation for module 'DECA_Qsys_user_pio_pushbtn'
Info: user_pio_pushbtn:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DECA_Qsys_user_pio_pushbtn --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0015_user_pio_pushbtn_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0015_user_pio_pushbtn_gen//DECA_Qsys_user_pio_pushbtn_component_configuration.pl  --do_build_sim=0  ]
Info: user_pio_pushbtn: Done RTL generation for module 'DECA_Qsys_user_pio_pushbtn'
Info: user_pio_pushbtn: "DECA_Qsys" instantiated altera_avalon_pio "user_pio_pushbtn"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DECA_Qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DECA_Qsys" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "DECA_Qsys" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: irq_mapper: "DECA_Qsys" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DECA_Qsys" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: avalon_st_adapter: "DECA_Qsys" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "DECA_Qsys" instantiated altera_reset_controller "rst_controller"
Info: pll0: "mem_if_ddr3_emif" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating altgpio
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the DECA_Qsys_mem_if_ddr3_emif_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif" instantiated altera_mem_if_ddr3_phy_core "p0"
Info: m0: "mem_if_ddr3_emif" instantiated altera_mem_if_ddr3_afi_mux "m0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif" instantiated altera_mem_if_ddr3_qseq "s0"
Info: c0: "mem_if_ddr3_emif" instantiated altera_mem_if_nextgen_ddr3_controller "c0"
Info: cpu: Starting RTL generation for module 'DECA_Qsys_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DECA_Qsys_nios2_gen2_cpu --dir=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0023_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/xxpeng/AppData/Local/Temp/alt6604_5910920842039109267.dir/0023_cpu_gen//DECA_Qsys_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.06.18 17:12:53 (*) Starting Nios II generation
Info: cpu: # 2015.06.18 17:12:53 (*)   Checking for plaintext license.
Info: cpu: # 2015.06.18 17:13:02 (*)   Plaintext license not found.
Info: cpu: # 2015.06.18 17:13:02 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2015.06.18 17:13:11 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2015.06.18 17:13:11 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.06.18 17:13:11 (*)   Creating all objects for CPU
Info: cpu: # 2015.06.18 17:13:11 (*)     Testbench
Info: cpu: # 2015.06.18 17:13:11 (*)     Instruction decoding
Info: cpu: # 2015.06.18 17:13:11 (*)       Instruction fields
Info: cpu: # 2015.06.18 17:13:11 (*)       Instruction decodes
Info: cpu: # 2015.06.18 17:13:12 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2015.06.18 17:13:12 (*)       Instruction controls
Info: cpu: # 2015.06.18 17:13:12 (*)     Pipeline frontend
Info: cpu: # 2015.06.18 17:13:12 (*)     Pipeline backend
Info: cpu: # 2015.06.18 17:13:14 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.06.18 17:13:16 (*)   Creating encrypted RTL
Info: cpu: # 2015.06.18 17:13:17 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DECA_Qsys_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: i_tse_mac: "tse_mac" instantiated altera_eth_tse_mac "i_tse_mac"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_master_translator.sv
Info: tse_mac_control_port_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "tse_mac_control_port_translator"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_slave_translator.sv
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_master_agent.sv
Info: tse_mac_control_port_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "tse_mac_control_port_agent"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: tse_mac_control_port_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "tse_mac_control_port_agent_rsp_fifo"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: router_015: "mm_interconnect_0" instantiated altera_merlin_router "router_015"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_006: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_006"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_006: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_006"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mem_if_ddr3_emif_avl_cmd_width_adapter: "mm_interconnect_2" instantiated altera_merlin_width_adapter "mem_if_ddr3_emif_avl_cmd_width_adapter"
Info: Reusing file D:/SVN/DECA-revC/system-cd/DECA_socket_server/DECA_Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: ng0: "c0" instantiated altera_mem_if_nextgen_ddr3_controller_core "ng0"
Info: a0: "c0" instantiated alt_mem_ddrx_mm_st_converter "a0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DECA_Qsys: Done "DECA_Qsys" with 82 modules, 322 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
