---
// Auto-generated instruction documentation
// Do not edit by hand

[[inst_v_lw_and]]
==== V.LW.AND

*Syntax:* v.lw.and<.{aq, rl, f, aqrl, aqf, rlf, aqrlf}> [SrcL<.ud>], SrcR.<T>, ->Dst.<W>

*Description:* Vector instruction (VEC engine).

*Encoding:*

image::../generated/encodings/enc_v_lw_and.svg[V.LW.AND encoding,width=800]

*Uop-Class:* VEC

*Compression:* L64 (len=64)

*Uop-Class payload:* `{"note": "vector-prefix override: dispatch to VEC (subkind=AMO)", "source": "override", "uop_kind": "VEC", "vec_subkind": "AMO"}`
