Classic Timing Analyzer report for EntryVerifier
Mon Jun 22 22:43:28 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                              ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From       ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.390 ns    ; data[1]    ; valid~reg0  ; --         ; enable   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.650 ns    ; valid~reg0 ; valid       ; enable     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.927 ns    ; data[1]    ; data_out[1] ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.784 ns   ; data[0]    ; valid~reg0  ; --         ; enable   ; 0            ;
; Total number of failed paths ;       ;               ;             ;            ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; enable          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------+
; tsu                                                                 ;
+-------+--------------+------------+---------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To         ; To Clock ;
+-------+--------------+------------+---------+------------+----------+
; N/A   ; None         ; 4.390 ns   ; data[1] ; valid~reg0 ; enable   ;
; N/A   ; None         ; 4.363 ns   ; data[2] ; valid~reg0 ; enable   ;
; N/A   ; None         ; 4.164 ns   ; data[3] ; valid~reg0 ; enable   ;
; N/A   ; None         ; 4.032 ns   ; data[0] ; valid~reg0 ; enable   ;
+-------+--------------+------------+---------+------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To    ; From Clock ;
+-------+--------------+------------+------------+-------+------------+
; N/A   ; None         ; 6.650 ns   ; valid~reg0 ; valid ; enable     ;
+-------+--------------+------------+------------+-------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+---------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To          ;
+-------+-------------------+-----------------+---------+-------------+
; N/A   ; None              ; 9.927 ns        ; data[1] ; data_out[1] ;
; N/A   ; None              ; 8.885 ns        ; data[3] ; data_out[3] ;
; N/A   ; None              ; 8.885 ns        ; data[2] ; data_out[2] ;
; N/A   ; None              ; 8.723 ns        ; data[0] ; data_out[0] ;
+-------+-------------------+-----------------+---------+-------------+


+---------------------------------------------------------------------------+
; th                                                                        ;
+---------------+-------------+-----------+---------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To         ; To Clock ;
+---------------+-------------+-----------+---------+------------+----------+
; N/A           ; None        ; -3.784 ns ; data[0] ; valid~reg0 ; enable   ;
; N/A           ; None        ; -3.916 ns ; data[3] ; valid~reg0 ; enable   ;
; N/A           ; None        ; -4.115 ns ; data[2] ; valid~reg0 ; enable   ;
; N/A           ; None        ; -4.142 ns ; data[1] ; valid~reg0 ; enable   ;
+---------------+-------------+-----------+---------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 22 22:43:27 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EntryVerifier -c EntryVerifier --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "enable" is an undefined clock
Info: No valid register-to-register data paths exist for clock "enable"
Info: tsu for register "valid~reg0" (data pin = "data[1]", clock pin = "enable") is 4.390 ns
    Info: + Longest pin to register delay is 6.678 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B6; Fanout = 2; PIN Node = 'data[1]'
        Info: 2: + IC(5.541 ns) + CELL(0.178 ns) = 6.582 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 1; COMB Node = 'Verification~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.678 ns; Loc. = LCFF_X1_Y24_N25; Fanout = 1; REG Node = 'valid~reg0'
        Info: Total cell delay = 1.137 ns ( 17.03 % )
        Info: Total interconnect delay = 5.541 ns ( 82.97 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "enable" to destination register is 2.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_D5; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X1_Y24_N25; Fanout = 1; REG Node = 'valid~reg0'
        Info: Total cell delay = 1.476 ns ( 65.60 % )
        Info: Total interconnect delay = 0.774 ns ( 34.40 % )
Info: tco from clock "enable" to destination pin "valid" through register "valid~reg0" is 6.650 ns
    Info: + Longest clock path from clock "enable" to source register is 2.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_D5; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X1_Y24_N25; Fanout = 1; REG Node = 'valid~reg0'
        Info: Total cell delay = 1.476 ns ( 65.60 % )
        Info: Total interconnect delay = 0.774 ns ( 34.40 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.123 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y24_N25; Fanout = 1; REG Node = 'valid~reg0'
        Info: 2: + IC(1.283 ns) + CELL(2.840 ns) = 4.123 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'valid'
        Info: Total cell delay = 2.840 ns ( 68.88 % )
        Info: Total interconnect delay = 1.283 ns ( 31.12 % )
Info: Longest tpd from source pin "data[1]" to destination pin "data_out[1]" is 9.927 ns
    Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_B6; Fanout = 2; PIN Node = 'data[1]'
    Info: 2: + IC(6.068 ns) + CELL(2.996 ns) = 9.927 ns; Loc. = PIN_H10; Fanout = 0; PIN Node = 'data_out[1]'
    Info: Total cell delay = 3.859 ns ( 38.87 % )
    Info: Total interconnect delay = 6.068 ns ( 61.13 % )
Info: th for register "valid~reg0" (data pin = "data[0]", clock pin = "enable") is -3.784 ns
    Info: + Longest clock path from clock "enable" to destination register is 2.250 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_D5; Fanout = 1; CLK Node = 'enable'
        Info: 2: + IC(0.774 ns) + CELL(0.602 ns) = 2.250 ns; Loc. = LCFF_X1_Y24_N25; Fanout = 1; REG Node = 'valid~reg0'
        Info: Total cell delay = 1.476 ns ( 65.60 % )
        Info: Total interconnect delay = 0.774 ns ( 34.40 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.320 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_E3; Fanout = 2; PIN Node = 'data[0]'
        Info: 2: + IC(4.839 ns) + CELL(0.521 ns) = 6.224 ns; Loc. = LCCOMB_X1_Y24_N24; Fanout = 1; COMB Node = 'Verification~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.320 ns; Loc. = LCFF_X1_Y24_N25; Fanout = 1; REG Node = 'valid~reg0'
        Info: Total cell delay = 1.481 ns ( 23.43 % )
        Info: Total interconnect delay = 4.839 ns ( 76.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 169 megabytes
    Info: Processing ended: Mon Jun 22 22:43:28 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


