  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=loop_pipeline.h' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/loop_pipeline.h' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=loop_pipeline.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/loop_pipeline.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=loop_pipeline_tb.cpp' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/loop_pipeline_tb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=matrix_cyclic_block' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying ini 'syn.interface.s_axilite_data64=1' from C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/hls_config.cfg(8)
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.78 seconds; current allocated memory: 259.066 MB.
INFO: [HLS 200-10] Analyzing design file 'loop_pipeline.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.305 seconds; current allocated memory: 261.770 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 401 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 147 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 125 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 120 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 118 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 107 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 116 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 193 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 169 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 157 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 170 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/Users/cfk30/OneDrive/Documents/ECE4910/thesis/flash_attn/flash_attn/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at loop_pipeline.cpp:28:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_39_2> at loop_pipeline.cpp:39:20 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_3' is marked as complete unroll implied by the pipeline pragma (loop_pipeline.cpp:41:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_3' (loop_pipeline.cpp:41:21) in function 'matrix_cyclic_block' completely with a factor of 4 (loop_pipeline.cpp:7:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'A' due to pipeline pragma (loop_pipeline.cpp:22:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'B' due to pipeline pragma (loop_pipeline.cpp:23:6)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 2. (loop_pipeline.cpp:22:6)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (loop_pipeline.cpp:23:6)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.755 seconds; current allocated memory: 263.492 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 263.492 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 268.055 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 269.668 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_cyclic_block' (loop_pipeline.cpp:6:20)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 290.758 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'read_A_and_B'(loop_pipeline.cpp:26:2) and 'VITIS_LOOP_28_1'(loop_pipeline.cpp:28:20) in function 'matrix_cyclic_block' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Matrix_Loop'(loop_pipeline.cpp:38:2) and 'VITIS_LOOP_39_2'(loop_pipeline.cpp:39:20) in function 'matrix_cyclic_block' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'read_A_and_B' (loop_pipeline.cpp:26:2) in function 'matrix_cyclic_block'.
INFO: [XFORM 203-541] Flattening a loop nest 'Matrix_Loop' (loop_pipeline.cpp:38:2) in function 'matrix_cyclic_block'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 302.918 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_cyclic_block' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'read_A_and_B_VITIS_LOOP_28_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'read_A_and_B_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 306.441 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 307.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Matrix_Loop_VITIS_LOOP_39_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'Matrix_Loop_VITIS_LOOP_39_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 307.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 307.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_cyclic_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 308.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 308.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1' pipeline 'read_A_and_B_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_cyclic_block_Pipeline_read_A_and_B_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 310.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2' pipeline 'Matrix_Loop_VITIS_LOOP_39_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_cyclic_block_Pipeline_Matrix_Loop_VITIS_LOOP_39_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 313.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_cyclic_block' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_in_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_in_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_in_V_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_in_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_out_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_out_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_out_V_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_out_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_in2_V_data_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_in2_V_keep_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_in2_V_strb_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_cyclic_block/stream_in2_V_last_V' to 'axis'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_cyclic_block' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_cyclic_block'.
INFO: [RTMG 210-278] Implementing memory 'matrix_cyclic_block_A_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.521 seconds; current allocated memory: 315.250 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 318.598 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.599 seconds; current allocated memory: 321.312 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_cyclic_block.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_cyclic_block.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 144.45 MHz
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 18.905 seconds; peak allocated memory: 321.609 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 23s
