{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616106590203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616106590203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 18 18:29:50 2021 " "Processing started: Thu Mar 18 18:29:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616106590203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106590203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pdp8 -c pdp8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pdp8 -c pdp8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106590203 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616106590886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616106590887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Behavioral " "Found design unit 1: Memory-Behavioral" {  } { { "Memory.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-Behavioral " "Found design unit 1: UART-Behavioral" {  } { { "UART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/UART.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604835 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/UART.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_statemachine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_statemachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_StateMachine-Behavioral " "Found design unit 1: CPU_StateMachine-Behavioral" {  } { { "CPU_StateMachine.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604838 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_StateMachine " "Found entity 1: CPU_StateMachine" {  } { { "CPU_StateMachine.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU_StateMachine.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "CPU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604841 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "panel_phoney.vhd 2 1 " "Found 2 design units, including 1 entities, in source file panel_phoney.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Panel_Phoney-Behavioral " "Found design unit 1: Panel_Phoney-Behavioral" {  } { { "panel_phoney.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel_phoney.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604844 ""} { "Info" "ISGN_ENTITY_NAME" "1 Panel_Phoney " "Found entity 1: Panel_Phoney" {  } { { "panel_phoney.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel_phoney.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iot_distributor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iot_distributor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOT_Distributor-Behavioral " "Found design unit 1: IOT_Distributor-Behavioral" {  } { { "IOT_Distributor.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/IOT_Distributor.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604846 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOT_Distributor " "Found entity 1: IOT_Distributor" {  } { { "IOT_Distributor.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/IOT_Distributor.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pdp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pdp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pdp8-Behavioral " "Found design unit 1: pdp8-Behavioral" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604852 ""} { "Info" "ISGN_ENTITY_NAME" "1 pdp8 " "Found entity 1: pdp8" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "corerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file corerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 corerom-SYN " "Found design unit 1: corerom-SYN" {  } { { "corerom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604855 ""} { "Info" "ISGN_ENTITY_NAME" "1 corerom " "Found entity 1: corerom" {  } { { "corerom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/corerom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internalsram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file internalsram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 internalsram-SYN " "Found design unit 1: internalsram-SYN" {  } { { "InternalSRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604858 ""} { "Info" "ISGN_ENTITY_NAME" "1 InternalSRAM " "Found entity 1: InternalSRAM" {  } { { "InternalSRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106604858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106604858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pdp8 " "Elaborating entity \"pdp8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616106604937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOT_Distributor IOT_Distributor:Inst_IOT_Distributor " "Elaborating entity \"IOT_Distributor\" for hierarchy \"IOT_Distributor:Inst_IOT_Distributor\"" {  } { { "pdp8.vhd" "Inst_IOT_Distributor" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106604971 ""}
{ "Warning" "WSGN_SEARCH_FILE" "panel.vhd 2 1 " "Using design file panel.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Panel-Behavioral " "Found design unit 1: Panel-Behavioral" {  } { { "panel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106605021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Panel " "Found entity 1: Panel" {  } { { "panel.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/panel.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106605021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1616106605021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Panel Panel:Inst_Panel " "Elaborating entity \"Panel\" for hierarchy \"Panel:Inst_Panel\"" {  } { { "pdp8.vhd" "Inst_Panel" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Inst_Memory " "Elaborating entity \"Memory\" for hierarchy \"Memory:Inst_Memory\"" {  } { { "pdp8.vhd" "Inst_Memory" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InternalSRAM Memory:Inst_Memory\|InternalSRAM:mySRAM " "Elaborating entity \"InternalSRAM\" for hierarchy \"Memory:Inst_Memory\|InternalSRAM:mySRAM\"" {  } { { "Memory.vhd" "mySRAM" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/Memory.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\"" {  } { { "InternalSRAM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\"" {  } { { "InternalSRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605252 ""}  } { { "InternalSRAM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/InternalSRAM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616106605252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_94s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_94s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_94s3 " "Found entity 1: altsyncram_94s3" {  } { { "db/altsyncram_94s3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_94s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106605321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106605321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_94s3 Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated " "Elaborating entity \"altsyncram_94s3\" for hierarchy \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jjp2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jjp2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jjp2 " "Found entity 1: altsyncram_jjp2" {  } { { "db/altsyncram_jjp2.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_jjp2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106605412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106605412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jjp2 Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|altsyncram_jjp2:altsyncram1 " "Elaborating entity \"altsyncram_jjp2\" for hierarchy \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|altsyncram_jjp2:altsyncram1\"" {  } { { "db/altsyncram_94s3.tdf" "altsyncram1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_94s3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_94s3.tdf" "mgl_prim2" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_94s3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_94s3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_94s3.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000 " "Parameter \"CVALUE\" = \"000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397899597 " "Parameter \"NODE_NAME\" = \"1397899597\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 12 " "Parameter \"WIDTH_WORD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106605656 ""}  } { { "db/altsyncram_94s3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/altsyncram_94s3.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616106605656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106605837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106606043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Memory:Inst_Memory\|InternalSRAM:mySRAM\|altsyncram:altsyncram_component\|altsyncram_94s3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106606237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Inst_CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:Inst_CPU\"" {  } { { "pdp8.vhd" "Inst_CPU" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106606306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_StateMachine CPU:Inst_CPU\|CPU_StateMachine:Inst_CPU_StateMachine " "Elaborating entity \"CPU_StateMachine\" for hierarchy \"CPU:Inst_CPU\|CPU_StateMachine:Inst_CPU_StateMachine\"" {  } { { "CPU.vhd" "Inst_CPU_StateMachine" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/CPU.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106606349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:Inst_UART " "Elaborating entity \"UART\" for hierarchy \"UART:Inst_UART\"" {  } { { "pdp8.vhd" "Inst_UART" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106606399 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616106606705 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.18.18:30:12 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl " "2021.03.18.18:30:12 Progress: Loading sldd144d38a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106612092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106616291 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106616511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106619084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106619272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106619423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106619590 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106619596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106619597 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1616106620409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldd144d38a/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106620780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106620780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106620904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106620904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106620924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106620924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106621001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106621001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106621109 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106621109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106621109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/ip/sldd144d38a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106621194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106621194 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "CPU:Inst_CPU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"CPU:Inst_CPU\|Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1616106623391 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1616106623391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:Inst_CPU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"CPU:Inst_CPU\|lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106623481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:Inst_CPU\|lpm_mult:Mult0 " "Instantiated megafunction \"CPU:Inst_CPU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1616106623481 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1616106623481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vct " "Found entity 1: mult_vct" {  } { { "db/mult_vct.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/db/mult_vct.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616106623566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106623566 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "an\[4\] VCC " "Pin \"an\[4\]\" is stuck at VCC" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|an[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[5\] VCC " "Pin \"an\[5\]\" is stuck at VCC" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|an[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[6\] VCC " "Pin \"an\[6\]\" is stuck at VCC" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|an[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "an\[7\] VCC " "Pin \"an\[7\]\" is stuck at VCC" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|an[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[8\] GND " "Pin \"led\[8\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[9\] GND " "Pin \"led\[9\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[10\] GND " "Pin \"led\[10\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[11\] GND " "Pin \"led\[11\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[12\] GND " "Pin \"led\[12\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[13\] GND " "Pin \"led\[13\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[14\] GND " "Pin \"led\[14\]\" is stuck at GND" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1616106624776 "|pdp8|led[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1616106624776 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106624926 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616106629394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616106629394 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "No output dependent on input pin \"sw\[12\]\"" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616106629607 "|pdp8|sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "No output dependent on input pin \"sw\[13\]\"" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616106629607 "|pdp8|sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[14\] " "No output dependent on input pin \"sw\[14\]\"" {  } { { "pdp8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/Retro-Computers/PDP-8/PDP8_Book(Almy)/VHDL/pdp8.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1616106629607 "|pdp8|sw[14]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1616106629607 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1220 " "Implemented 1220 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616106629607 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616106629607 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1144 " "Implemented 1144 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616106629607 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1616106629607 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1616106629607 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616106629607 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616106629677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 18 18:30:29 2021 " "Processing ended: Thu Mar 18 18:30:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616106629677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616106629677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616106629677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616106629677 ""}
