// Seed: 3574336285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri  id_18 = 1;
  wire id_19;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  wand  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    input  wor   id_5,
    input  wor   id_6
);
  always_latch @(*) id_0 = id_6;
  wire id_8;
  wor  id_9 = 1;
  module_0(
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
