// Seed: 362656211
module module_0 ();
  logic id_1 = 1;
  initial if (1) if (1) if (-1) id_1 <= (id_1 + id_1);
  initial
    if (1) id_1 = id_1;
    else @(posedge -1'b0) id_1 = id_1;
  localparam id_2 = 1;
  assign module_1.id_3 = 0;
  wire id_3;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd51,
    parameter id_2 = 32'd54
) (
    _id_1,
    _id_2[id_1 :-1+1'd0]
);
  input logic [7:0] _id_2;
  input wire _id_1;
  tri ["" : id_2] id_3;
  assign id_3 = -1;
  wire [1 : -1] id_4;
  parameter id_5 = 1 == 1;
  assign id_4 = id_1;
  assign id_4 = id_2;
  assign id_3 = 1 == -1;
  module_0 modCall_1 ();
  logic id_6;
  ;
endmodule
