
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.823874                       # Number of seconds simulated
sim_ticks                                823873624000                       # Number of ticks simulated
final_tick                               1324176329000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151725                       # Simulator instruction rate (inst/s)
host_op_rate                                   151725                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41667494                       # Simulator tick rate (ticks/s)
host_mem_usage                                2344728                       # Number of bytes of host memory used
host_seconds                                 19772.57                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst      1487360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     73802304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           75289664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst      1487360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1487360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     40773632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        40773632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        23240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1153161                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1176401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        637088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             637088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      1805325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     89579642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              91384967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      1805325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1805325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        49490153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49490153                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        49490153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      1805325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     89579642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            140875120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1176401                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     637088                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                   1176401                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   637088                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   75289664                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                40773632                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             75289664                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             40773632                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    106                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               74507                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               73445                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               74048                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               70595                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               74532                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               76498                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               76036                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               73742                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               68583                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               72191                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              70020                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              72904                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              74464                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              75007                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              75400                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              74323                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               39797                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               40076                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               38831                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               38671                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               40286                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               41551                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               42181                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               39863                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               37850                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               38739                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              38170                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              39870                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              40662                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              39988                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              40038                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              40515                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  823871136000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6               1176401                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               637088                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  857337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  219137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   79577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                   22778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   27397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   27696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   27700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   27700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   27700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   27700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   27700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   27700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  27700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       873837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.811222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.983867                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   219.967351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65       573645     65.65%     65.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       159674     18.27%     83.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        60433      6.92%     90.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        23712      2.71%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        12900      1.48%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         7497      0.86%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         5771      0.66%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         4361      0.50%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         3122      0.36%     97.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         2710      0.31%     97.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         2162      0.25%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         2087      0.24%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1597      0.18%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897         1333      0.15%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961         1230      0.14%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025         1216      0.14%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          959      0.11%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          732      0.08%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          640      0.07%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          960      0.11%     99.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345          587      0.07%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          413      0.05%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          434      0.05%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537         1449      0.17%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          344      0.04%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          245      0.03%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          185      0.02%     99.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          638      0.07%     99.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          168      0.02%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          136      0.02%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          122      0.01%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          367      0.04%     99.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          125      0.01%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           79      0.01%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241           81      0.01%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          272      0.03%     99.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369           96      0.01%     99.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433           73      0.01%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497           75      0.01%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          184      0.02%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625           65      0.01%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           59      0.01%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           37      0.00%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          138      0.02%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           54      0.01%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           39      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           41      0.00%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073          101      0.01%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           25      0.00%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           44      0.01%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           47      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           53      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           21      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           19      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           13      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           32      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           27      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           16      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           16      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           35      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           11      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            6      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           13      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           27      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            7      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            4      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            3      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            2      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            1      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       873837                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                  26742084500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             57555912000                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 5881475000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat               24932352500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     22734.16                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  21195.66                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                48929.83                       # Average memory access latency
system.mem_ctrls.avgRdBW                        91.38                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        49.49                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                91.38                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                49.49                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.10                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.07                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.89                       # Average write queue length over time
system.mem_ctrls.readRowHits                   708881                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  230654                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     454301.70                       # Average gap between requests
system.membus.throughput                    140875120                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              672368                       # Transaction distribution
system.membus.trans_dist::ReadResp             672368                       # Transaction distribution
system.membus.trans_dist::Writeback            637088                       # Transaction distribution
system.membus.trans_dist::ReadExReq            504033                       # Transaction distribution
system.membus.trans_dist::ReadExResp           504033                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2989890                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2989890                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port    116063296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           116063296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              116063296                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy          3455096500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5580289500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       547150444                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    388802463                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     31610210                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    375859191                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       279147410                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     74.269146                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        50101008                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect       875004                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            805317367                       # DTB read hits
system.switch_cpus.dtb.read_misses           16337846                       # DTB read misses
system.switch_cpus.dtb.read_acv                106699                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        821655213                       # DTB read accesses
system.switch_cpus.dtb.write_hits           426949896                       # DTB write hits
system.switch_cpus.dtb.write_misses           3440187                       # DTB write misses
system.switch_cpus.dtb.write_acv                 1051                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       430390083                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1232267263                       # DTB hits
system.switch_cpus.dtb.data_misses           19778033                       # DTB misses
system.switch_cpus.dtb.data_acv                107750                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1252045296                       # DTB accesses
system.switch_cpus.itb.fetch_hits           522987759                       # ITB hits
system.switch_cpus.itb.fetch_misses           1606918                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       524594677                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                 1471                       # Number of system calls
system.switch_cpus.numCycles               1647747248                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    612878634                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3549500098                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           547150444                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    329248418                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             675259636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       175714241                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      164739673                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles       198666                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles     13827256                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          630                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         522987759                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      13687030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1603071118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.214188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.064012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        927811482     57.88%     57.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         64326061      4.01%     61.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         67299664      4.20%     66.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         67053890      4.18%     70.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         75218567      4.69%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         62873462      3.92%     78.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         69785948      4.35%     83.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         34160579      2.13%     85.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        234541465     14.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1603071118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.332060                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.154153                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        657962624                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     153732569                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         643774578                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      13949299                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      133652047                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     70262626                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred       2605225                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     3438967986                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       8745792                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      133652047                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        685252352                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        41740921                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     69824030                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         629363005                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      43238762                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     3343221130                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         17364                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         996957                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      36158562                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2289550324                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4133793617                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4105860414                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups     27933203                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1397224081                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        892326227                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      2256213                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts      1761329                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         120471961                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1047162514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    499528013                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     56382120                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     13815081                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         3104358414                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      3199821                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2621159298                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     17426641                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   1095681704                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    738511430                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved       535894                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1603071118                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.635086                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.819922                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    651293939     40.63%     40.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    256780775     16.02%     56.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    236062263     14.73%     71.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    167525637     10.45%     81.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    147498167      9.20%     91.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     84641699      5.28%     96.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     41254820      2.57%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     15163541      0.95%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2850277      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1603071118                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1879185      2.69%      2.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      2.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             4      0.00%      2.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp        127357      0.18%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      2.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       39880553     57.09%     59.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      27970746     40.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          138      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1298988627     49.56%     49.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       443999      0.02%     49.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      3380036      0.13%     49.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp      1391238      0.05%     49.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt       572322      0.02%     49.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult       128258      0.00%     49.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv       128337      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     49.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    879695774     33.56%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    436430569     16.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2621159298                       # Type of FU issued
system.switch_cpus.iq.rate                   1.590753                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            69857845                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.026652                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6904853960                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   4176980096                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2477660949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads     27820238                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes     26560932                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     12599638                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2677034187                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses        13982818                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     90516438                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    377259531                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       626690                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       306592                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores    186707509                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          285                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1128214                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      133652047                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        25668134                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1069864                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   3175533414                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8823831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1047162514                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    499528013                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      1738639                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         834915                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        206847                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       306592                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     26439378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      7218572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     33657950                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2540691588                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     822193748                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     80467708                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              67975179                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1252799630                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        387899946                       # Number of branches executed
system.switch_cpus.iew.exec_stores          430605882                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.541918                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2518669143                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2490260587                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1352644994                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1898973655                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.511312                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.712303                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    930065901                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      2663927                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     29095634                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1469419071                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.392415                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.296526                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    813364775     55.35%     55.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    269135317     18.32%     73.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    114704592      7.81%     81.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54943067      3.74%     85.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     44288803      3.01%     88.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     37370883      2.54%     90.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     23879043      1.63%     92.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18477631      1.26%     93.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     93254960      6.35%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1469419071                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2046040684                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2046040684                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              982723480                       # Number of memory references committed
system.switch_cpus.commit.loads             669902978                       # Number of loads committed
system.switch_cpus.commit.membars             1331228                       # Number of memory barriers committed
system.switch_cpus.commit.branches          320071823                       # Number of branches committed
system.switch_cpus.commit.fp_insts            9094135                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1970277568                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     30290140                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      93254960                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           4259261689                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          6086045610                       # The number of ROB writes
system.switch_cpus.timesIdled                  422849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                44676130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.823874                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.823874                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.213778                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.213778                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3215595440                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1716838014                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads          11130329                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          7695786                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3098933                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2662525                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               278                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               278                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008484                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008484                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 2648352429                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         3011400.703219                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          3011400.703219                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                   1176752                       # number of replacements
system.l2.tags.tagsinuse                 32351.823971                       # Cycle average of tags in use
system.l2.tags.total_refs                    18393501                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1209005                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.213751                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11423.037007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  1087.881903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 18502.140215                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        122.079737                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1216.685109                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.348603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.033200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.564641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.003726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.037130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987299                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst      9525906                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      4824503                       # number of ReadReq hits
system.l2.ReadReq_hits::total                14350409                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2455288                       # number of Writeback hits
system.l2.Writeback_hits::total               2455288                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       421622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                421622                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst       9525906                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5246125                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14772031                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst      9525906                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5246125                       # number of overall hits
system.l2.overall_hits::total                14772031                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        23240                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       649128                       # number of ReadReq misses
system.l2.ReadReq_misses::total                672368                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       504033                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              504033                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        23240                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1153161                       # number of demand (read+write) misses
system.l2.demand_misses::total                1176401                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        23240                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1153161                       # number of overall misses
system.l2.overall_misses::total               1176401                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   2059570750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  54931239750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     56990810500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  39987997000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39987997000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   2059570750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  94919236750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      96978807500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   2059570750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  94919236750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     96978807500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst      9549146                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5473631                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            15022777                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2455288                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2455288                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       925655                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            925655                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst      9549146                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      6399286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15948432                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst      9549146                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      6399286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15948432                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.002434                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.118592                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.044757                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.544515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.544515                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.002434                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.180202                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.073763                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.002434                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.180202                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.073763                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 88621.805077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 84623.124792                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84761.336798                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 79336.069265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79336.069265                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 88621.805077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 82312.215510                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82436.862515                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 88621.805077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 82312.215510                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82436.862515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               637088                       # number of writebacks
system.l2.writebacks::total                    637088                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        23240                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       649128                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           672368                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       504033                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         504033                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        23240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1153161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1176401                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        23240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1153161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1176401                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst   1792733250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  47471797250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  49264530500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  34200896000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34200896000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1792733250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  81672693250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  83465426500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1792733250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  81672693250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  83465426500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.002434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.118592                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.044757                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.544515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.544515                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.002434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.180202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.073763                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.002434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.180202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.073763                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 77139.984940                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 73131.643143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73270.189093                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 67854.477782                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67854.477782                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 77139.984940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 70825.056735                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70949.809206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 77139.984940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 70825.056735                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70949.809206                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1429634407                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           15022777                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15022777                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2455288                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           925655                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          925655                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     19098292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     15253860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              34352152                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    611145344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    566692736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1177838080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1177838080                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        11657148000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       14331429931                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        9877002468                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2648352658                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 13634290.641027                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  13634290.641027                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements           9549146                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           768693250                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           9550170                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             80.490007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   988.314147                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst    35.685853                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.965151                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.034849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    513407128                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       513407128                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    513407128                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        513407128                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    513407128                       # number of overall hits
system.cpu.icache.overall_hits::total       513407128                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst      9580619                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       9580619                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst      9580619                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        9580619                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst      9580619                       # number of overall misses
system.cpu.icache.overall_misses::total       9580619                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst  50368558299                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50368558299                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst  50368558299                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50368558299                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst  50368558299                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50368558299                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    522987747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    522987747                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    522987747                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    522987747                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    522987747                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    522987747                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.018319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018319                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.018319                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018319                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.018319                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018319                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5257.338623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5257.338623                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5257.338623                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5257.338623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5257.338623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5257.338623                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        22258                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               256                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    86.945312                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        31473                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        31473                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        31473                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        31473                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        31473                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        31473                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst      9549146                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      9549146                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst      9549146                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      9549146                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst      9549146                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      9549146                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst  30704031558                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  30704031558                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst  30704031558                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  30704031558                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst  30704031558                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  30704031558                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.018259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.018259                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018259                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.018259                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018259                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3215.369370                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3215.369370                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3215.369370                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3215.369370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3215.369370                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3215.369370                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           64                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            5                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.062500                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.004883                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         2648352657                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 23467835.901990                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  23467835.901990                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           6399286                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1019                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1071800012                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6400305                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.460771                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1010.845878                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     8.154122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.987154                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.007963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995117                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    703803019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       703803019                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    307423591                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307423591                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data      1456481                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1456481                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data      1331228                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1331228                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1011226610                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1011226610                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1011226610                       # number of overall hits
system.cpu.dcache.overall_hits::total      1011226610                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      8507415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8507415                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      4065682                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4065682                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         2061                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2061                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     12573097                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12573097                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     12573097                       # number of overall misses
system.cpu.dcache.overall_misses::total      12573097                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 186036432438                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 186036432438                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 219987360686                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 219987360686                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10308500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10308500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 406023793124                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 406023793124                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 406023793124                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 406023793124                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    712310434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    712310434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    311489273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    311489273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data      1458542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1458542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data      1331228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1331228                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1023799707                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1023799707                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1023799707                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1023799707                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.011943                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011943                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.013052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013052                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.001413                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001413                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.012281                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012281                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.012281                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012281                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 21867.562878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21867.562878                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 54108.353946                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54108.353946                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5001.698205                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5001.698205                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 32293.061377                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32293.061377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 32293.061377                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32293.061377                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      8657572                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1691                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            156622                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.276858                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   105.687500                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2455288                       # number of writebacks
system.cpu.dcache.writebacks::total           2455288                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3035566                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3035566                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      3140306                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3140306                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6175872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6175872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6175872                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6175872                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5471849                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5471849                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       925376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       925376                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         2061                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2061                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      6397225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6397225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      6397225                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6397225                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  70373543277                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  70373543277                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  41859448325                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  41859448325                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      6186500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6186500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 112232991602                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 112232991602                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 112232991602                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 112232991602                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007682                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.001413                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001413                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006249                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006249                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006249                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006249                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12861.017049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12861.017049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 45235.070204                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 45235.070204                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data  3001.698205                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3001.698205                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17544.011912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17544.011912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17544.011912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17544.011912                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
