// hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_hzbbfwy.v

// This file was auto-generated from hssi_ss_axilite_avmm_bridge_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_hzbbfwy (
		input  wire        clk_clk,                           //                    clk.clk,          Clock Input
		input  wire        reset_reset_n,                     //                  reset.reset_n,      Reset Input
		input  wire [25:0] axi4_lite_awaddr,                  //              axi4_lite.awaddr
		input  wire [2:0]  axi4_lite_awprot,                  //                       .awprot
		input  wire        axi4_lite_awvalid,                 //                       .awvalid
		output wire        axi4_lite_awready,                 //                       .awready
		input  wire [31:0] axi4_lite_wdata,                   //                       .wdata
		input  wire [3:0]  axi4_lite_wstrb,                   //                       .wstrb
		input  wire        axi4_lite_wvalid,                  //                       .wvalid
		output wire        axi4_lite_wready,                  //                       .wready
		output wire [1:0]  axi4_lite_bresp,                   //                       .bresp
		output wire        axi4_lite_bvalid,                  //                       .bvalid
		input  wire        axi4_lite_bready,                  //                       .bready
		input  wire [25:0] axi4_lite_araddr,                  //                       .araddr
		input  wire [2:0]  axi4_lite_arprot,                  //                       .arprot
		input  wire        axi4_lite_arvalid,                 //                       .arvalid
		output wire        axi4_lite_arready,                 //                       .arready
		output wire [31:0] axi4_lite_rdata,                   //                       .rdata
		output wire [1:0]  axi4_lite_rresp,                   //                       .rresp
		output wire        axi4_lite_rvalid,                  //                       .rvalid
		input  wire        axi4_lite_rready,                  //                       .rready
		output wire [13:0] p0_eth_reconfig_address,           //        p0_eth_reconfig.address
		output wire [0:0]  p0_eth_reconfig_burstcount,        //                       .burstcount
		output wire        p0_eth_reconfig_read,              //                       .read
		output wire        p0_eth_reconfig_write,             //                       .write
		input  wire        p0_eth_reconfig_waitrequest,       //                       .waitrequest
		input  wire        p0_eth_reconfig_readdatavalid,     //                       .readdatavalid
		output wire [3:0]  p0_eth_reconfig_byteenable,        //                       .byteenable
		input  wire [31:0] p0_eth_reconfig_readdata,          //                       .readdata
		output wire [31:0] p0_eth_reconfig_writedata,         //                       .writedata
		output wire        p0_eth_reconfig_lock,              //                       .lock
		output wire        p0_eth_reconfig_debugaccess,       //                       .debugaccess
		output wire [13:0] p1_eth_reconfig_address,           //        p1_eth_reconfig.address
		output wire [0:0]  p1_eth_reconfig_burstcount,        //                       .burstcount
		output wire        p1_eth_reconfig_read,              //                       .read
		output wire        p1_eth_reconfig_write,             //                       .write
		input  wire        p1_eth_reconfig_waitrequest,       //                       .waitrequest
		input  wire        p1_eth_reconfig_readdatavalid,     //                       .readdatavalid
		output wire [3:0]  p1_eth_reconfig_byteenable,        //                       .byteenable
		input  wire [31:0] p1_eth_reconfig_readdata,          //                       .readdata
		output wire [31:0] p1_eth_reconfig_writedata,         //                       .writedata
		output wire        p1_eth_reconfig_lock,              //                       .lock
		output wire        p1_eth_reconfig_debugaccess,       //                       .debugaccess
		output wire [13:0] p2_eth_reconfig_address,           //        p2_eth_reconfig.address
		output wire [0:0]  p2_eth_reconfig_burstcount,        //                       .burstcount
		output wire        p2_eth_reconfig_read,              //                       .read
		output wire        p2_eth_reconfig_write,             //                       .write
		input  wire        p2_eth_reconfig_waitrequest,       //                       .waitrequest
		input  wire        p2_eth_reconfig_readdatavalid,     //                       .readdatavalid
		output wire [3:0]  p2_eth_reconfig_byteenable,        //                       .byteenable
		input  wire [31:0] p2_eth_reconfig_readdata,          //                       .readdata
		output wire [31:0] p2_eth_reconfig_writedata,         //                       .writedata
		output wire        p2_eth_reconfig_lock,              //                       .lock
		output wire        p2_eth_reconfig_debugaccess,       //                       .debugaccess
		output wire [13:0] p3_eth_reconfig_address,           //        p3_eth_reconfig.address
		output wire [0:0]  p3_eth_reconfig_burstcount,        //                       .burstcount
		output wire        p3_eth_reconfig_read,              //                       .read
		output wire        p3_eth_reconfig_write,             //                       .write
		input  wire        p3_eth_reconfig_waitrequest,       //                       .waitrequest
		input  wire        p3_eth_reconfig_readdatavalid,     //                       .readdatavalid
		output wire [3:0]  p3_eth_reconfig_byteenable,        //                       .byteenable
		input  wire [31:0] p3_eth_reconfig_readdata,          //                       .readdata
		output wire [31:0] p3_eth_reconfig_writedata,         //                       .writedata
		output wire        p3_eth_reconfig_lock,              //                       .lock
		output wire        p3_eth_reconfig_debugaccess,       //                       .debugaccess
		output wire [16:0] p0_c0_xcvr_reconfig_address,       //    p0_c0_xcvr_reconfig.address
		output wire [0:0]  p0_c0_xcvr_reconfig_burstcount,    //                       .burstcount
		output wire        p0_c0_xcvr_reconfig_read,          //                       .read
		output wire        p0_c0_xcvr_reconfig_write,         //                       .write
		input  wire        p0_c0_xcvr_reconfig_waitrequest,   //                       .waitrequest
		input  wire        p0_c0_xcvr_reconfig_readdatavalid, //                       .readdatavalid
		output wire [0:0]  p0_c0_xcvr_reconfig_byteenable,    //                       .byteenable
		input  wire [7:0]  p0_c0_xcvr_reconfig_readdata,      //                       .readdata
		output wire [7:0]  p0_c0_xcvr_reconfig_writedata,     //                       .writedata
		output wire        p0_c0_xcvr_reconfig_lock,          //                       .lock
		output wire        p0_c0_xcvr_reconfig_debugaccess,   //                       .debugaccess
		output wire [16:0] p1_c0_xcvr_reconfig_address,       //    p1_c0_xcvr_reconfig.address
		output wire [0:0]  p1_c0_xcvr_reconfig_burstcount,    //                       .burstcount
		output wire        p1_c0_xcvr_reconfig_read,          //                       .read
		output wire        p1_c0_xcvr_reconfig_write,         //                       .write
		input  wire        p1_c0_xcvr_reconfig_waitrequest,   //                       .waitrequest
		input  wire        p1_c0_xcvr_reconfig_readdatavalid, //                       .readdatavalid
		output wire [0:0]  p1_c0_xcvr_reconfig_byteenable,    //                       .byteenable
		input  wire [7:0]  p1_c0_xcvr_reconfig_readdata,      //                       .readdata
		output wire [7:0]  p1_c0_xcvr_reconfig_writedata,     //                       .writedata
		output wire        p1_c0_xcvr_reconfig_lock,          //                       .lock
		output wire        p1_c0_xcvr_reconfig_debugaccess,   //                       .debugaccess
		output wire [16:0] p2_c0_xcvr_reconfig_address,       //    p2_c0_xcvr_reconfig.address
		output wire [0:0]  p2_c0_xcvr_reconfig_burstcount,    //                       .burstcount
		output wire        p2_c0_xcvr_reconfig_read,          //                       .read
		output wire        p2_c0_xcvr_reconfig_write,         //                       .write
		input  wire        p2_c0_xcvr_reconfig_waitrequest,   //                       .waitrequest
		input  wire        p2_c0_xcvr_reconfig_readdatavalid, //                       .readdatavalid
		output wire [0:0]  p2_c0_xcvr_reconfig_byteenable,    //                       .byteenable
		input  wire [7:0]  p2_c0_xcvr_reconfig_readdata,      //                       .readdata
		output wire [7:0]  p2_c0_xcvr_reconfig_writedata,     //                       .writedata
		output wire        p2_c0_xcvr_reconfig_lock,          //                       .lock
		output wire        p2_c0_xcvr_reconfig_debugaccess,   //                       .debugaccess
		output wire [16:0] p3_c0_xcvr_reconfig_address,       //    p3_c0_xcvr_reconfig.address
		output wire [0:0]  p3_c0_xcvr_reconfig_burstcount,    //                       .burstcount
		output wire        p3_c0_xcvr_reconfig_read,          //                       .read
		output wire        p3_c0_xcvr_reconfig_write,         //                       .write
		input  wire        p3_c0_xcvr_reconfig_waitrequest,   //                       .waitrequest
		input  wire        p3_c0_xcvr_reconfig_readdatavalid, //                       .readdatavalid
		output wire [0:0]  p3_c0_xcvr_reconfig_byteenable,    //                       .byteenable
		input  wire [7:0]  p3_c0_xcvr_reconfig_readdata,      //                       .readdata
		output wire [7:0]  p3_c0_xcvr_reconfig_writedata,     //                       .writedata
		output wire        p3_c0_xcvr_reconfig_lock,          //                       .lock
		output wire        p3_c0_xcvr_reconfig_debugaccess,   //                       .debugaccess
		output wire [7:0]  p0_ptp_parser_reconfig_awaddr,     // p0_ptp_parser_reconfig.awaddr
		output wire [2:0]  p0_ptp_parser_reconfig_awprot,     //                       .awprot
		output wire        p0_ptp_parser_reconfig_awvalid,    //                       .awvalid
		input  wire        p0_ptp_parser_reconfig_awready,    //                       .awready
		output wire [31:0] p0_ptp_parser_reconfig_wdata,      //                       .wdata
		output wire [3:0]  p0_ptp_parser_reconfig_wstrb,      //                       .wstrb
		output wire        p0_ptp_parser_reconfig_wvalid,     //                       .wvalid
		input  wire        p0_ptp_parser_reconfig_wready,     //                       .wready
		input  wire [1:0]  p0_ptp_parser_reconfig_bresp,      //                       .bresp
		input  wire        p0_ptp_parser_reconfig_bvalid,     //                       .bvalid
		output wire        p0_ptp_parser_reconfig_bready,     //                       .bready
		output wire [7:0]  p0_ptp_parser_reconfig_araddr,     //                       .araddr
		output wire [2:0]  p0_ptp_parser_reconfig_arprot,     //                       .arprot
		output wire        p0_ptp_parser_reconfig_arvalid,    //                       .arvalid
		input  wire        p0_ptp_parser_reconfig_arready,    //                       .arready
		input  wire [31:0] p0_ptp_parser_reconfig_rdata,      //                       .rdata
		input  wire [1:0]  p0_ptp_parser_reconfig_rresp,      //                       .rresp
		input  wire        p0_ptp_parser_reconfig_rvalid,     //                       .rvalid
		output wire        p0_ptp_parser_reconfig_rready,     //                       .rready
		output wire [7:0]  p1_ptp_parser_reconfig_awaddr,     // p1_ptp_parser_reconfig.awaddr
		output wire [2:0]  p1_ptp_parser_reconfig_awprot,     //                       .awprot
		output wire        p1_ptp_parser_reconfig_awvalid,    //                       .awvalid
		input  wire        p1_ptp_parser_reconfig_awready,    //                       .awready
		output wire [31:0] p1_ptp_parser_reconfig_wdata,      //                       .wdata
		output wire [3:0]  p1_ptp_parser_reconfig_wstrb,      //                       .wstrb
		output wire        p1_ptp_parser_reconfig_wvalid,     //                       .wvalid
		input  wire        p1_ptp_parser_reconfig_wready,     //                       .wready
		input  wire [1:0]  p1_ptp_parser_reconfig_bresp,      //                       .bresp
		input  wire        p1_ptp_parser_reconfig_bvalid,     //                       .bvalid
		output wire        p1_ptp_parser_reconfig_bready,     //                       .bready
		output wire [7:0]  p1_ptp_parser_reconfig_araddr,     //                       .araddr
		output wire [2:0]  p1_ptp_parser_reconfig_arprot,     //                       .arprot
		output wire        p1_ptp_parser_reconfig_arvalid,    //                       .arvalid
		input  wire        p1_ptp_parser_reconfig_arready,    //                       .arready
		input  wire [31:0] p1_ptp_parser_reconfig_rdata,      //                       .rdata
		input  wire [1:0]  p1_ptp_parser_reconfig_rresp,      //                       .rresp
		input  wire        p1_ptp_parser_reconfig_rvalid,     //                       .rvalid
		output wire        p1_ptp_parser_reconfig_rready,     //                       .rready
		output wire [7:0]  p2_ptp_parser_reconfig_awaddr,     // p2_ptp_parser_reconfig.awaddr
		output wire [2:0]  p2_ptp_parser_reconfig_awprot,     //                       .awprot
		output wire        p2_ptp_parser_reconfig_awvalid,    //                       .awvalid
		input  wire        p2_ptp_parser_reconfig_awready,    //                       .awready
		output wire [31:0] p2_ptp_parser_reconfig_wdata,      //                       .wdata
		output wire [3:0]  p2_ptp_parser_reconfig_wstrb,      //                       .wstrb
		output wire        p2_ptp_parser_reconfig_wvalid,     //                       .wvalid
		input  wire        p2_ptp_parser_reconfig_wready,     //                       .wready
		input  wire [1:0]  p2_ptp_parser_reconfig_bresp,      //                       .bresp
		input  wire        p2_ptp_parser_reconfig_bvalid,     //                       .bvalid
		output wire        p2_ptp_parser_reconfig_bready,     //                       .bready
		output wire [7:0]  p2_ptp_parser_reconfig_araddr,     //                       .araddr
		output wire [2:0]  p2_ptp_parser_reconfig_arprot,     //                       .arprot
		output wire        p2_ptp_parser_reconfig_arvalid,    //                       .arvalid
		input  wire        p2_ptp_parser_reconfig_arready,    //                       .arready
		input  wire [31:0] p2_ptp_parser_reconfig_rdata,      //                       .rdata
		input  wire [1:0]  p2_ptp_parser_reconfig_rresp,      //                       .rresp
		input  wire        p2_ptp_parser_reconfig_rvalid,     //                       .rvalid
		output wire        p2_ptp_parser_reconfig_rready,     //                       .rready
		output wire [7:0]  p3_ptp_parser_reconfig_awaddr,     // p3_ptp_parser_reconfig.awaddr
		output wire [2:0]  p3_ptp_parser_reconfig_awprot,     //                       .awprot
		output wire        p3_ptp_parser_reconfig_awvalid,    //                       .awvalid
		input  wire        p3_ptp_parser_reconfig_awready,    //                       .awready
		output wire [31:0] p3_ptp_parser_reconfig_wdata,      //                       .wdata
		output wire [3:0]  p3_ptp_parser_reconfig_wstrb,      //                       .wstrb
		output wire        p3_ptp_parser_reconfig_wvalid,     //                       .wvalid
		input  wire        p3_ptp_parser_reconfig_wready,     //                       .wready
		input  wire [1:0]  p3_ptp_parser_reconfig_bresp,      //                       .bresp
		input  wire        p3_ptp_parser_reconfig_bvalid,     //                       .bvalid
		output wire        p3_ptp_parser_reconfig_bready,     //                       .bready
		output wire [7:0]  p3_ptp_parser_reconfig_araddr,     //                       .araddr
		output wire [2:0]  p3_ptp_parser_reconfig_arprot,     //                       .arprot
		output wire        p3_ptp_parser_reconfig_arvalid,    //                       .arvalid
		input  wire        p3_ptp_parser_reconfig_arready,    //                       .arready
		input  wire [31:0] p3_ptp_parser_reconfig_rdata,      //                       .rdata
		input  wire [1:0]  p3_ptp_parser_reconfig_rresp,      //                       .rresp
		input  wire        p3_ptp_parser_reconfig_rvalid,     //                       .rvalid
		output wire        p3_ptp_parser_reconfig_rready,     //                       .rready
		output wire [8:0]  ss_reconfig_address,               //            ss_reconfig.address
		output wire [0:0]  ss_reconfig_burstcount,            //                       .burstcount
		output wire        ss_reconfig_read,                  //                       .read
		output wire        ss_reconfig_write,                 //                       .write
		input  wire        ss_reconfig_waitrequest,           //                       .waitrequest
		input  wire        ss_reconfig_readdatavalid,         //                       .readdatavalid
		output wire [3:0]  ss_reconfig_byteenable,            //                       .byteenable
		input  wire [31:0] ss_reconfig_readdata,              //                       .readdata
		output wire [31:0] ss_reconfig_writedata,             //                       .writedata
		output wire        ss_reconfig_lock,                  //                       .lock
		output wire        ss_reconfig_debugaccess,           //                       .debugaccess
		input  wire [25:0] cpu_reconfig_address,              //           cpu_reconfig.address
		input  wire [0:0]  cpu_reconfig_burstcount,           //                       .burstcount
		input  wire        cpu_reconfig_read,                 //                       .read
		input  wire        cpu_reconfig_write,                //                       .write
		output wire        cpu_reconfig_waitrequest,          //                       .waitrequest
		output wire        cpu_reconfig_readdatavalid,        //                       .readdatavalid
		input  wire [3:0]  cpu_reconfig_byteenable,           //                       .byteenable
		output wire [31:0] cpu_reconfig_readdata,             //                       .readdata
		input  wire [31:0] cpu_reconfig_writedata,            //                       .writedata
		input  wire        cpu_reconfig_lock,                 //                       .lock
		input  wire        cpu_reconfig_debugaccess,          //                       .debugaccess
		output wire [9:0]  p0_rsfec_reconfig_address,         //      p0_rsfec_reconfig.address
		output wire [0:0]  p0_rsfec_reconfig_burstcount,      //                       .burstcount
		output wire        p0_rsfec_reconfig_read,            //                       .read
		output wire        p0_rsfec_reconfig_write,           //                       .write
		input  wire        p0_rsfec_reconfig_waitrequest,     //                       .waitrequest
		input  wire        p0_rsfec_reconfig_readdatavalid,   //                       .readdatavalid
		output wire [0:0]  p0_rsfec_reconfig_byteenable,      //                       .byteenable
		input  wire [7:0]  p0_rsfec_reconfig_readdata,        //                       .readdata
		output wire [7:0]  p0_rsfec_reconfig_writedata,       //                       .writedata
		output wire        p0_rsfec_reconfig_lock,            //                       .lock
		output wire        p0_rsfec_reconfig_debugaccess,     //                       .debugaccess
		output wire [16:0] p0_ptp0_reconfig_address,          //       p0_ptp0_reconfig.address
		output wire [0:0]  p0_ptp0_reconfig_burstcount,       //                       .burstcount
		output wire        p0_ptp0_reconfig_read,             //                       .read
		output wire        p0_ptp0_reconfig_write,            //                       .write
		input  wire        p0_ptp0_reconfig_waitrequest,      //                       .waitrequest
		input  wire        p0_ptp0_reconfig_readdatavalid,    //                       .readdatavalid
		output wire [0:0]  p0_ptp0_reconfig_byteenable,       //                       .byteenable
		input  wire [7:0]  p0_ptp0_reconfig_readdata,         //                       .readdata
		output wire [7:0]  p0_ptp0_reconfig_writedata,        //                       .writedata
		output wire        p0_ptp0_reconfig_lock,             //                       .lock
		output wire        p0_ptp0_reconfig_debugaccess,      //                       .debugaccess
		output wire [16:0] p0_ptp1_reconfig_address,          //       p0_ptp1_reconfig.address
		output wire [0:0]  p0_ptp1_reconfig_burstcount,       //                       .burstcount
		output wire        p0_ptp1_reconfig_read,             //                       .read
		output wire        p0_ptp1_reconfig_write,            //                       .write
		input  wire        p0_ptp1_reconfig_waitrequest,      //                       .waitrequest
		input  wire        p0_ptp1_reconfig_readdatavalid,    //                       .readdatavalid
		output wire [0:0]  p0_ptp1_reconfig_byteenable,       //                       .byteenable
		input  wire [7:0]  p0_ptp1_reconfig_readdata,         //                       .readdata
		output wire [7:0]  p0_ptp1_reconfig_writedata,        //                       .writedata
		output wire        p0_ptp1_reconfig_lock,             //                       .lock
		output wire        p0_ptp1_reconfig_debugaccess       //                       .debugaccess
	);

	wire  [31:0] cpu_reconfig_inst_avalon_anti_slave_0_readdata;                                // mm_interconnect_0:cpu_reconfig_inst_avalon_anti_slave_0_readdata -> cpu_reconfig_inst:av_readdata
	wire         cpu_reconfig_inst_avalon_anti_slave_0_waitrequest;                             // mm_interconnect_0:cpu_reconfig_inst_avalon_anti_slave_0_waitrequest -> cpu_reconfig_inst:av_waitrequest
	wire  [25:0] cpu_reconfig_inst_avalon_anti_slave_0_address;                                 // cpu_reconfig_inst:av_address -> mm_interconnect_0:cpu_reconfig_inst_avalon_anti_slave_0_address
	wire         cpu_reconfig_inst_avalon_anti_slave_0_read;                                    // cpu_reconfig_inst:av_read -> mm_interconnect_0:cpu_reconfig_inst_avalon_anti_slave_0_read
	wire   [3:0] cpu_reconfig_inst_avalon_anti_slave_0_byteenable;                              // cpu_reconfig_inst:av_byteenable -> mm_interconnect_0:cpu_reconfig_inst_avalon_anti_slave_0_byteenable
	wire         cpu_reconfig_inst_avalon_anti_slave_0_readdatavalid;                           // mm_interconnect_0:cpu_reconfig_inst_avalon_anti_slave_0_readdatavalid -> cpu_reconfig_inst:av_readdatavalid
	wire         cpu_reconfig_inst_avalon_anti_slave_0_write;                                   // cpu_reconfig_inst:av_write -> mm_interconnect_0:cpu_reconfig_inst_avalon_anti_slave_0_write
	wire  [31:0] cpu_reconfig_inst_avalon_anti_slave_0_writedata;                               // cpu_reconfig_inst:av_writedata -> mm_interconnect_0:cpu_reconfig_inst_avalon_anti_slave_0_writedata
	wire  [25:0] axi4_lite_inst_m0_awaddr;                                                      // axi4_lite_inst:m0_awaddr -> mm_interconnect_0:axi4_lite_inst_m0_awaddr
	wire   [1:0] axi4_lite_inst_m0_bresp;                                                       // mm_interconnect_0:axi4_lite_inst_m0_bresp -> axi4_lite_inst:m0_bresp
	wire         axi4_lite_inst_m0_arready;                                                     // mm_interconnect_0:axi4_lite_inst_m0_arready -> axi4_lite_inst:m0_arready
	wire  [31:0] axi4_lite_inst_m0_rdata;                                                       // mm_interconnect_0:axi4_lite_inst_m0_rdata -> axi4_lite_inst:m0_rdata
	wire   [3:0] axi4_lite_inst_m0_wstrb;                                                       // axi4_lite_inst:m0_wstrb -> mm_interconnect_0:axi4_lite_inst_m0_wstrb
	wire         axi4_lite_inst_m0_wready;                                                      // mm_interconnect_0:axi4_lite_inst_m0_wready -> axi4_lite_inst:m0_wready
	wire         axi4_lite_inst_m0_awready;                                                     // mm_interconnect_0:axi4_lite_inst_m0_awready -> axi4_lite_inst:m0_awready
	wire         axi4_lite_inst_m0_rready;                                                      // axi4_lite_inst:m0_rready -> mm_interconnect_0:axi4_lite_inst_m0_rready
	wire         axi4_lite_inst_m0_bready;                                                      // axi4_lite_inst:m0_bready -> mm_interconnect_0:axi4_lite_inst_m0_bready
	wire         axi4_lite_inst_m0_wvalid;                                                      // axi4_lite_inst:m0_wvalid -> mm_interconnect_0:axi4_lite_inst_m0_wvalid
	wire  [25:0] axi4_lite_inst_m0_araddr;                                                      // axi4_lite_inst:m0_araddr -> mm_interconnect_0:axi4_lite_inst_m0_araddr
	wire   [2:0] axi4_lite_inst_m0_arprot;                                                      // axi4_lite_inst:m0_arprot -> mm_interconnect_0:axi4_lite_inst_m0_arprot
	wire   [1:0] axi4_lite_inst_m0_rresp;                                                       // mm_interconnect_0:axi4_lite_inst_m0_rresp -> axi4_lite_inst:m0_rresp
	wire   [2:0] axi4_lite_inst_m0_awprot;                                                      // axi4_lite_inst:m0_awprot -> mm_interconnect_0:axi4_lite_inst_m0_awprot
	wire  [31:0] axi4_lite_inst_m0_wdata;                                                       // axi4_lite_inst:m0_wdata -> mm_interconnect_0:axi4_lite_inst_m0_wdata
	wire         axi4_lite_inst_m0_arvalid;                                                     // axi4_lite_inst:m0_arvalid -> mm_interconnect_0:axi4_lite_inst_m0_arvalid
	wire         axi4_lite_inst_m0_bvalid;                                                      // mm_interconnect_0:axi4_lite_inst_m0_bvalid -> axi4_lite_inst:m0_bvalid
	wire         axi4_lite_inst_m0_awvalid;                                                     // axi4_lite_inst:m0_awvalid -> mm_interconnect_0:axi4_lite_inst_m0_awvalid
	wire         axi4_lite_inst_m0_rvalid;                                                      // mm_interconnect_0:axi4_lite_inst_m0_rvalid -> axi4_lite_inst:m0_rvalid
	wire  [31:0] mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdata;              // ss_reconfig_inst:av_readdata -> mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_waitrequest;           // ss_reconfig_inst:av_waitrequest -> mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_waitrequest
	wire   [8:0] mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_address;               // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_address -> ss_reconfig_inst:av_address
	wire         mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_read;                  // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_read -> ss_reconfig_inst:av_read
	wire   [3:0] mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_byteenable;            // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_byteenable -> ss_reconfig_inst:av_byteenable
	wire         mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdatavalid;         // ss_reconfig_inst:av_readdatavalid -> mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_write;                 // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_write -> ss_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_writedata;             // mm_interconnect_0:ss_reconfig_inst_avalon_anti_master_0_writedata -> ss_reconfig_inst:av_writedata
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_awburst;                     // mm_interconnect_0:default_slave_inst_axi_error_if_awburst -> default_slave_inst:awburst
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_arlen;                       // mm_interconnect_0:default_slave_inst_axi_error_if_arlen -> default_slave_inst:arlen
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_wstrb;                       // mm_interconnect_0:default_slave_inst_axi_error_if_wstrb -> default_slave_inst:wstrb
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_wready;                      // default_slave_inst:wready -> mm_interconnect_0:default_slave_inst_axi_error_if_wready
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_rid;                         // default_slave_inst:rid -> mm_interconnect_0:default_slave_inst_axi_error_if_rid
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_rready;                      // mm_interconnect_0:default_slave_inst_axi_error_if_rready -> default_slave_inst:rready
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_awlen;                       // mm_interconnect_0:default_slave_inst_axi_error_if_awlen -> default_slave_inst:awlen
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_wid;                         // mm_interconnect_0:default_slave_inst_axi_error_if_wid -> default_slave_inst:wid
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_arcache;                     // mm_interconnect_0:default_slave_inst_axi_error_if_arcache -> default_slave_inst:arcache
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_wvalid;                      // mm_interconnect_0:default_slave_inst_axi_error_if_wvalid -> default_slave_inst:wvalid
	wire  [25:0] mm_interconnect_0_default_slave_inst_axi_error_if_araddr;                      // mm_interconnect_0:default_slave_inst_axi_error_if_araddr -> default_slave_inst:araddr
	wire   [2:0] mm_interconnect_0_default_slave_inst_axi_error_if_arprot;                      // mm_interconnect_0:default_slave_inst_axi_error_if_arprot -> default_slave_inst:arprot
	wire   [2:0] mm_interconnect_0_default_slave_inst_axi_error_if_awprot;                      // mm_interconnect_0:default_slave_inst_axi_error_if_awprot -> default_slave_inst:awprot
	wire  [31:0] mm_interconnect_0_default_slave_inst_axi_error_if_wdata;                       // mm_interconnect_0:default_slave_inst_axi_error_if_wdata -> default_slave_inst:wdata
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_arvalid;                     // mm_interconnect_0:default_slave_inst_axi_error_if_arvalid -> default_slave_inst:arvalid
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_awcache;                     // mm_interconnect_0:default_slave_inst_axi_error_if_awcache -> default_slave_inst:awcache
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_arid;                        // mm_interconnect_0:default_slave_inst_axi_error_if_arid -> default_slave_inst:arid
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_arlock;                      // mm_interconnect_0:default_slave_inst_axi_error_if_arlock -> default_slave_inst:arlock
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_awlock;                      // mm_interconnect_0:default_slave_inst_axi_error_if_awlock -> default_slave_inst:awlock
	wire  [25:0] mm_interconnect_0_default_slave_inst_axi_error_if_awaddr;                      // mm_interconnect_0:default_slave_inst_axi_error_if_awaddr -> default_slave_inst:awaddr
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_bresp;                       // default_slave_inst:bresp -> mm_interconnect_0:default_slave_inst_axi_error_if_bresp
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_arready;                     // default_slave_inst:arready -> mm_interconnect_0:default_slave_inst_axi_error_if_arready
	wire  [31:0] mm_interconnect_0_default_slave_inst_axi_error_if_rdata;                       // default_slave_inst:rdata -> mm_interconnect_0:default_slave_inst_axi_error_if_rdata
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_awready;                     // default_slave_inst:awready -> mm_interconnect_0:default_slave_inst_axi_error_if_awready
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_arburst;                     // mm_interconnect_0:default_slave_inst_axi_error_if_arburst -> default_slave_inst:arburst
	wire   [2:0] mm_interconnect_0_default_slave_inst_axi_error_if_arsize;                      // mm_interconnect_0:default_slave_inst_axi_error_if_arsize -> default_slave_inst:arsize
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_bready;                      // mm_interconnect_0:default_slave_inst_axi_error_if_bready -> default_slave_inst:bready
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_rlast;                       // default_slave_inst:rlast -> mm_interconnect_0:default_slave_inst_axi_error_if_rlast
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_wlast;                       // mm_interconnect_0:default_slave_inst_axi_error_if_wlast -> default_slave_inst:wlast
	wire   [1:0] mm_interconnect_0_default_slave_inst_axi_error_if_rresp;                       // default_slave_inst:rresp -> mm_interconnect_0:default_slave_inst_axi_error_if_rresp
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_awid;                        // mm_interconnect_0:default_slave_inst_axi_error_if_awid -> default_slave_inst:awid
	wire   [3:0] mm_interconnect_0_default_slave_inst_axi_error_if_bid;                         // default_slave_inst:bid -> mm_interconnect_0:default_slave_inst_axi_error_if_bid
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_bvalid;                      // default_slave_inst:bvalid -> mm_interconnect_0:default_slave_inst_axi_error_if_bvalid
	wire   [2:0] mm_interconnect_0_default_slave_inst_axi_error_if_awsize;                      // mm_interconnect_0:default_slave_inst_axi_error_if_awsize -> default_slave_inst:awsize
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_awvalid;                     // mm_interconnect_0:default_slave_inst_axi_error_if_awvalid -> default_slave_inst:awvalid
	wire         mm_interconnect_0_default_slave_inst_axi_error_if_rvalid;                      // default_slave_inst:rvalid -> mm_interconnect_0:default_slave_inst_axi_error_if_rvalid
	wire  [31:0] mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdata;          // p0_eth_reconfig_inst:av_readdata -> mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest;       // p0_eth_reconfig_inst:av_waitrequest -> mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [13:0] mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_address;           // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_address -> p0_eth_reconfig_inst:av_address
	wire         mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_read;              // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_read -> p0_eth_reconfig_inst:av_read
	wire         mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid;     // p0_eth_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_write;             // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_write -> p0_eth_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_writedata;         // mm_interconnect_0:p0_eth_reconfig_inst_avalon_anti_master_0_writedata -> p0_eth_reconfig_inst:av_writedata
	wire  [31:0] mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_readdata;          // p1_eth_reconfig_inst:av_readdata -> mm_interconnect_0:p1_eth_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_waitrequest;       // p1_eth_reconfig_inst:av_waitrequest -> mm_interconnect_0:p1_eth_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [13:0] mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_address;           // mm_interconnect_0:p1_eth_reconfig_inst_avalon_anti_master_0_address -> p1_eth_reconfig_inst:av_address
	wire         mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_read;              // mm_interconnect_0:p1_eth_reconfig_inst_avalon_anti_master_0_read -> p1_eth_reconfig_inst:av_read
	wire         mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_readdatavalid;     // p1_eth_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p1_eth_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_write;             // mm_interconnect_0:p1_eth_reconfig_inst_avalon_anti_master_0_write -> p1_eth_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_writedata;         // mm_interconnect_0:p1_eth_reconfig_inst_avalon_anti_master_0_writedata -> p1_eth_reconfig_inst:av_writedata
	wire  [31:0] mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_readdata;          // p2_eth_reconfig_inst:av_readdata -> mm_interconnect_0:p2_eth_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_waitrequest;       // p2_eth_reconfig_inst:av_waitrequest -> mm_interconnect_0:p2_eth_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [13:0] mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_address;           // mm_interconnect_0:p2_eth_reconfig_inst_avalon_anti_master_0_address -> p2_eth_reconfig_inst:av_address
	wire         mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_read;              // mm_interconnect_0:p2_eth_reconfig_inst_avalon_anti_master_0_read -> p2_eth_reconfig_inst:av_read
	wire         mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_readdatavalid;     // p2_eth_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p2_eth_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_write;             // mm_interconnect_0:p2_eth_reconfig_inst_avalon_anti_master_0_write -> p2_eth_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_writedata;         // mm_interconnect_0:p2_eth_reconfig_inst_avalon_anti_master_0_writedata -> p2_eth_reconfig_inst:av_writedata
	wire  [31:0] mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_readdata;          // p3_eth_reconfig_inst:av_readdata -> mm_interconnect_0:p3_eth_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_waitrequest;       // p3_eth_reconfig_inst:av_waitrequest -> mm_interconnect_0:p3_eth_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [13:0] mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_address;           // mm_interconnect_0:p3_eth_reconfig_inst_avalon_anti_master_0_address -> p3_eth_reconfig_inst:av_address
	wire         mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_read;              // mm_interconnect_0:p3_eth_reconfig_inst_avalon_anti_master_0_read -> p3_eth_reconfig_inst:av_read
	wire         mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_readdatavalid;     // p3_eth_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p3_eth_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_write;             // mm_interconnect_0:p3_eth_reconfig_inst_avalon_anti_master_0_write -> p3_eth_reconfig_inst:av_write
	wire  [31:0] mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_writedata;         // mm_interconnect_0:p3_eth_reconfig_inst_avalon_anti_master_0_writedata -> p3_eth_reconfig_inst:av_writedata
	wire   [7:0] mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata;      // p0_c0_xcvr_reconfig_inst:av_readdata -> mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest;   // p0_c0_xcvr_reconfig_inst:av_waitrequest -> mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [16:0] mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address;       // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address -> p0_c0_xcvr_reconfig_inst:av_address
	wire         mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read;          // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read -> p0_c0_xcvr_reconfig_inst:av_read
	wire         mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid; // p0_c0_xcvr_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write;         // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write -> p0_c0_xcvr_reconfig_inst:av_write
	wire   [7:0] mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata;     // mm_interconnect_0:p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata -> p0_c0_xcvr_reconfig_inst:av_writedata
	wire   [7:0] mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata;      // p1_c0_xcvr_reconfig_inst:av_readdata -> mm_interconnect_0:p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest;   // p1_c0_xcvr_reconfig_inst:av_waitrequest -> mm_interconnect_0:p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [16:0] mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_address;       // mm_interconnect_0:p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_address -> p1_c0_xcvr_reconfig_inst:av_address
	wire         mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_read;          // mm_interconnect_0:p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_read -> p1_c0_xcvr_reconfig_inst:av_read
	wire         mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid; // p1_c0_xcvr_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_write;         // mm_interconnect_0:p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_write -> p1_c0_xcvr_reconfig_inst:av_write
	wire   [7:0] mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata;     // mm_interconnect_0:p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata -> p1_c0_xcvr_reconfig_inst:av_writedata
	wire   [7:0] mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata;      // p2_c0_xcvr_reconfig_inst:av_readdata -> mm_interconnect_0:p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest;   // p2_c0_xcvr_reconfig_inst:av_waitrequest -> mm_interconnect_0:p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [16:0] mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_address;       // mm_interconnect_0:p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_address -> p2_c0_xcvr_reconfig_inst:av_address
	wire         mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_read;          // mm_interconnect_0:p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_read -> p2_c0_xcvr_reconfig_inst:av_read
	wire         mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid; // p2_c0_xcvr_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_write;         // mm_interconnect_0:p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_write -> p2_c0_xcvr_reconfig_inst:av_write
	wire   [7:0] mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata;     // mm_interconnect_0:p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata -> p2_c0_xcvr_reconfig_inst:av_writedata
	wire   [7:0] mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata;      // p3_c0_xcvr_reconfig_inst:av_readdata -> mm_interconnect_0:p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest;   // p3_c0_xcvr_reconfig_inst:av_waitrequest -> mm_interconnect_0:p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [16:0] mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_address;       // mm_interconnect_0:p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_address -> p3_c0_xcvr_reconfig_inst:av_address
	wire         mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_read;          // mm_interconnect_0:p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_read -> p3_c0_xcvr_reconfig_inst:av_read
	wire         mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid; // p3_c0_xcvr_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_write;         // mm_interconnect_0:p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_write -> p3_c0_xcvr_reconfig_inst:av_write
	wire   [7:0] mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata;     // mm_interconnect_0:p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata -> p3_c0_xcvr_reconfig_inst:av_writedata
	wire   [7:0] mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_readdata;        // p0_rsfec_reconfig_inst:av_readdata -> mm_interconnect_0:p0_rsfec_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_waitrequest;     // p0_rsfec_reconfig_inst:av_waitrequest -> mm_interconnect_0:p0_rsfec_reconfig_inst_avalon_anti_master_0_waitrequest
	wire   [9:0] mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_address;         // mm_interconnect_0:p0_rsfec_reconfig_inst_avalon_anti_master_0_address -> p0_rsfec_reconfig_inst:av_address
	wire         mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_read;            // mm_interconnect_0:p0_rsfec_reconfig_inst_avalon_anti_master_0_read -> p0_rsfec_reconfig_inst:av_read
	wire         mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_readdatavalid;   // p0_rsfec_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p0_rsfec_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_write;           // mm_interconnect_0:p0_rsfec_reconfig_inst_avalon_anti_master_0_write -> p0_rsfec_reconfig_inst:av_write
	wire   [7:0] mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_writedata;       // mm_interconnect_0:p0_rsfec_reconfig_inst_avalon_anti_master_0_writedata -> p0_rsfec_reconfig_inst:av_writedata
	wire   [7:0] mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_readdata;         // p0_ptp0_reconfig_inst:av_readdata -> mm_interconnect_0:p0_ptp0_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_waitrequest;      // p0_ptp0_reconfig_inst:av_waitrequest -> mm_interconnect_0:p0_ptp0_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [16:0] mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_address;          // mm_interconnect_0:p0_ptp0_reconfig_inst_avalon_anti_master_0_address -> p0_ptp0_reconfig_inst:av_address
	wire         mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_read;             // mm_interconnect_0:p0_ptp0_reconfig_inst_avalon_anti_master_0_read -> p0_ptp0_reconfig_inst:av_read
	wire         mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_readdatavalid;    // p0_ptp0_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p0_ptp0_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_write;            // mm_interconnect_0:p0_ptp0_reconfig_inst_avalon_anti_master_0_write -> p0_ptp0_reconfig_inst:av_write
	wire   [7:0] mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_writedata;        // mm_interconnect_0:p0_ptp0_reconfig_inst_avalon_anti_master_0_writedata -> p0_ptp0_reconfig_inst:av_writedata
	wire   [7:0] mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_readdata;         // p0_ptp1_reconfig_inst:av_readdata -> mm_interconnect_0:p0_ptp1_reconfig_inst_avalon_anti_master_0_readdata
	wire         mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_waitrequest;      // p0_ptp1_reconfig_inst:av_waitrequest -> mm_interconnect_0:p0_ptp1_reconfig_inst_avalon_anti_master_0_waitrequest
	wire  [16:0] mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_address;          // mm_interconnect_0:p0_ptp1_reconfig_inst_avalon_anti_master_0_address -> p0_ptp1_reconfig_inst:av_address
	wire         mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_read;             // mm_interconnect_0:p0_ptp1_reconfig_inst_avalon_anti_master_0_read -> p0_ptp1_reconfig_inst:av_read
	wire         mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_readdatavalid;    // p0_ptp1_reconfig_inst:av_readdatavalid -> mm_interconnect_0:p0_ptp1_reconfig_inst_avalon_anti_master_0_readdatavalid
	wire         mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_write;            // mm_interconnect_0:p0_ptp1_reconfig_inst_avalon_anti_master_0_write -> p0_ptp1_reconfig_inst:av_write
	wire   [7:0] mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_writedata;        // mm_interconnect_0:p0_ptp1_reconfig_inst_avalon_anti_master_0_writedata -> p0_ptp1_reconfig_inst:av_writedata
	wire   [7:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awaddr;                       // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_awaddr -> p0_ptp_parser_reconfig_inst:s0_awaddr
	wire   [1:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bresp;                        // p0_ptp_parser_reconfig_inst:s0_bresp -> mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_bresp
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arready;                      // p0_ptp_parser_reconfig_inst:s0_arready -> mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_arready
	wire  [31:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rdata;                        // p0_ptp_parser_reconfig_inst:s0_rdata -> mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_rdata
	wire   [3:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wstrb;                        // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_wstrb -> p0_ptp_parser_reconfig_inst:s0_wstrb
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wready;                       // p0_ptp_parser_reconfig_inst:s0_wready -> mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_wready
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awready;                      // p0_ptp_parser_reconfig_inst:s0_awready -> mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_awready
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rready;                       // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_rready -> p0_ptp_parser_reconfig_inst:s0_rready
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bready;                       // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_bready -> p0_ptp_parser_reconfig_inst:s0_bready
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wvalid;                       // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_wvalid -> p0_ptp_parser_reconfig_inst:s0_wvalid
	wire   [7:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_araddr;                       // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_araddr -> p0_ptp_parser_reconfig_inst:s0_araddr
	wire   [2:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arprot;                       // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_arprot -> p0_ptp_parser_reconfig_inst:s0_arprot
	wire   [1:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rresp;                        // p0_ptp_parser_reconfig_inst:s0_rresp -> mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_rresp
	wire   [2:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awprot;                       // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_awprot -> p0_ptp_parser_reconfig_inst:s0_awprot
	wire  [31:0] mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wdata;                        // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_wdata -> p0_ptp_parser_reconfig_inst:s0_wdata
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arvalid;                      // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_arvalid -> p0_ptp_parser_reconfig_inst:s0_arvalid
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bvalid;                       // p0_ptp_parser_reconfig_inst:s0_bvalid -> mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_bvalid
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awvalid;                      // mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_awvalid -> p0_ptp_parser_reconfig_inst:s0_awvalid
	wire         mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rvalid;                       // p0_ptp_parser_reconfig_inst:s0_rvalid -> mm_interconnect_0:p0_ptp_parser_reconfig_inst_s0_rvalid
	wire   [7:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awaddr;                       // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_awaddr -> p1_ptp_parser_reconfig_inst:s0_awaddr
	wire   [1:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bresp;                        // p1_ptp_parser_reconfig_inst:s0_bresp -> mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_bresp
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arready;                      // p1_ptp_parser_reconfig_inst:s0_arready -> mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_arready
	wire  [31:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rdata;                        // p1_ptp_parser_reconfig_inst:s0_rdata -> mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_rdata
	wire   [3:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wstrb;                        // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_wstrb -> p1_ptp_parser_reconfig_inst:s0_wstrb
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wready;                       // p1_ptp_parser_reconfig_inst:s0_wready -> mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_wready
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awready;                      // p1_ptp_parser_reconfig_inst:s0_awready -> mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_awready
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rready;                       // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_rready -> p1_ptp_parser_reconfig_inst:s0_rready
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bready;                       // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_bready -> p1_ptp_parser_reconfig_inst:s0_bready
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wvalid;                       // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_wvalid -> p1_ptp_parser_reconfig_inst:s0_wvalid
	wire   [7:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_araddr;                       // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_araddr -> p1_ptp_parser_reconfig_inst:s0_araddr
	wire   [2:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arprot;                       // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_arprot -> p1_ptp_parser_reconfig_inst:s0_arprot
	wire   [1:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rresp;                        // p1_ptp_parser_reconfig_inst:s0_rresp -> mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_rresp
	wire   [2:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awprot;                       // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_awprot -> p1_ptp_parser_reconfig_inst:s0_awprot
	wire  [31:0] mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wdata;                        // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_wdata -> p1_ptp_parser_reconfig_inst:s0_wdata
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arvalid;                      // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_arvalid -> p1_ptp_parser_reconfig_inst:s0_arvalid
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bvalid;                       // p1_ptp_parser_reconfig_inst:s0_bvalid -> mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_bvalid
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awvalid;                      // mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_awvalid -> p1_ptp_parser_reconfig_inst:s0_awvalid
	wire         mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rvalid;                       // p1_ptp_parser_reconfig_inst:s0_rvalid -> mm_interconnect_0:p1_ptp_parser_reconfig_inst_s0_rvalid
	wire   [7:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awaddr;                       // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_awaddr -> p2_ptp_parser_reconfig_inst:s0_awaddr
	wire   [1:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bresp;                        // p2_ptp_parser_reconfig_inst:s0_bresp -> mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_bresp
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arready;                      // p2_ptp_parser_reconfig_inst:s0_arready -> mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_arready
	wire  [31:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rdata;                        // p2_ptp_parser_reconfig_inst:s0_rdata -> mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_rdata
	wire   [3:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wstrb;                        // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_wstrb -> p2_ptp_parser_reconfig_inst:s0_wstrb
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wready;                       // p2_ptp_parser_reconfig_inst:s0_wready -> mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_wready
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awready;                      // p2_ptp_parser_reconfig_inst:s0_awready -> mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_awready
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rready;                       // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_rready -> p2_ptp_parser_reconfig_inst:s0_rready
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bready;                       // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_bready -> p2_ptp_parser_reconfig_inst:s0_bready
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wvalid;                       // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_wvalid -> p2_ptp_parser_reconfig_inst:s0_wvalid
	wire   [7:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_araddr;                       // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_araddr -> p2_ptp_parser_reconfig_inst:s0_araddr
	wire   [2:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arprot;                       // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_arprot -> p2_ptp_parser_reconfig_inst:s0_arprot
	wire   [1:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rresp;                        // p2_ptp_parser_reconfig_inst:s0_rresp -> mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_rresp
	wire   [2:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awprot;                       // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_awprot -> p2_ptp_parser_reconfig_inst:s0_awprot
	wire  [31:0] mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wdata;                        // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_wdata -> p2_ptp_parser_reconfig_inst:s0_wdata
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arvalid;                      // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_arvalid -> p2_ptp_parser_reconfig_inst:s0_arvalid
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bvalid;                       // p2_ptp_parser_reconfig_inst:s0_bvalid -> mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_bvalid
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awvalid;                      // mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_awvalid -> p2_ptp_parser_reconfig_inst:s0_awvalid
	wire         mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rvalid;                       // p2_ptp_parser_reconfig_inst:s0_rvalid -> mm_interconnect_0:p2_ptp_parser_reconfig_inst_s0_rvalid
	wire   [7:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awaddr;                       // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_awaddr -> p3_ptp_parser_reconfig_inst:s0_awaddr
	wire   [1:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bresp;                        // p3_ptp_parser_reconfig_inst:s0_bresp -> mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_bresp
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arready;                      // p3_ptp_parser_reconfig_inst:s0_arready -> mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_arready
	wire  [31:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rdata;                        // p3_ptp_parser_reconfig_inst:s0_rdata -> mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_rdata
	wire   [3:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wstrb;                        // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_wstrb -> p3_ptp_parser_reconfig_inst:s0_wstrb
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wready;                       // p3_ptp_parser_reconfig_inst:s0_wready -> mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_wready
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awready;                      // p3_ptp_parser_reconfig_inst:s0_awready -> mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_awready
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rready;                       // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_rready -> p3_ptp_parser_reconfig_inst:s0_rready
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bready;                       // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_bready -> p3_ptp_parser_reconfig_inst:s0_bready
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wvalid;                       // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_wvalid -> p3_ptp_parser_reconfig_inst:s0_wvalid
	wire   [7:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_araddr;                       // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_araddr -> p3_ptp_parser_reconfig_inst:s0_araddr
	wire   [2:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arprot;                       // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_arprot -> p3_ptp_parser_reconfig_inst:s0_arprot
	wire   [1:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rresp;                        // p3_ptp_parser_reconfig_inst:s0_rresp -> mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_rresp
	wire   [2:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awprot;                       // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_awprot -> p3_ptp_parser_reconfig_inst:s0_awprot
	wire  [31:0] mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wdata;                        // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_wdata -> p3_ptp_parser_reconfig_inst:s0_wdata
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arvalid;                      // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_arvalid -> p3_ptp_parser_reconfig_inst:s0_arvalid
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bvalid;                       // p3_ptp_parser_reconfig_inst:s0_bvalid -> mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_bvalid
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awvalid;                      // mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_awvalid -> p3_ptp_parser_reconfig_inst:s0_awvalid
	wire         mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rvalid;                       // p3_ptp_parser_reconfig_inst:s0_rvalid -> mm_interconnect_0:p3_ptp_parser_reconfig_inst_s0_rvalid

	hssi_ss_1_altera_merlin_axi_translator_1950_yxywpoy #(
		.USE_S0_AWID                       (0),
		.USE_S0_AWREGION                   (0),
		.USE_M0_AWREGION                   (0),
		.USE_S0_AWLEN                      (0),
		.USE_S0_AWSIZE                     (0),
		.USE_S0_AWBURST                    (0),
		.USE_S0_AWLOCK                     (0),
		.USE_M0_AWLOCK                     (0),
		.USE_S0_AWCACHE                    (0),
		.USE_M0_AWCACHE                    (0),
		.USE_M0_AWPROT                     (0),
		.USE_S0_AWQOS                      (0),
		.USE_M0_AWQOS                      (0),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (0),
		.USE_S0_BID                        (0),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (0),
		.USE_S0_ARREGION                   (0),
		.USE_M0_ARREGION                   (0),
		.USE_S0_ARLEN                      (0),
		.USE_S0_ARSIZE                     (0),
		.USE_S0_ARBURST                    (0),
		.USE_S0_ARLOCK                     (0),
		.USE_M0_ARLOCK                     (0),
		.USE_M0_ARCACHE                    (0),
		.USE_M0_ARQOS                      (0),
		.USE_M0_ARPROT                     (0),
		.USE_S0_ARCACHE                    (0),
		.USE_S0_ARQOS                      (0),
		.USE_S0_RID                        (0),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (0),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (32),
		.M0_SAI_WIDTH                      (4),
		.S0_SAI_WIDTH                      (4),
		.USER_DATA_WIDTH                   (4),
		.M0_USER_ADDRCHK_WIDTH             (4),
		.S0_USER_ADDRCHK_WIDTH             (4),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (26),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (26),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (0),
		.USE_M0_ARUSER                     (0),
		.USE_M0_WUSER                      (0),
		.USE_M0_RUSER                      (0),
		.USE_M0_BUSER                      (0),
		.M0_AXI_VERSION                    ("AXI4Lite"),
		.M0_BURST_LENGTH_WIDTH             (4),
		.S0_BURST_LENGTH_WIDTH             (4),
		.M0_LOCK_WIDTH                     (2),
		.S0_LOCK_WIDTH                     (2),
		.S0_AXI_VERSION                    ("AXI4Lite"),
		.ACE_LITE_SUPPORT                  (0),
		.USE_M0_AWUSER_ADDRCHK             (0),
		.USE_M0_AWUSER_SAI                 (0),
		.USE_M0_ARUSER_ADDRCHK             (0),
		.USE_M0_ARUSER_SAI                 (0),
		.USE_M0_WUSER_DATACHK              (0),
		.USE_M0_WUSER_POISON               (0),
		.USE_M0_RUSER_DATACHK              (0),
		.USE_M0_RUSER_POISON               (0),
		.USE_M0_WUSER_DATA                 (0),
		.USE_M0_RUSER_DATA                 (0),
		.USE_S0_AWUSER_ADDRCHK             (0),
		.USE_S0_AWUSER_SAI                 (0),
		.USE_S0_ARUSER_ADDRCHK             (0),
		.USE_S0_ARUSER_SAI                 (0),
		.USE_S0_WUSER_DATACHK              (0),
		.USE_S0_WUSER_POISON               (0),
		.USE_S0_RUSER_DATACHK              (0),
		.USE_S0_WUSER_DATA                 (0),
		.USE_S0_RUSER_DATA                 (0),
		.USE_S0_RUSER_POISON               (0),
		.REGENERATE_ADDRCHK                (0),
		.ROLE_BASED_USER                   (0)
	) axi4_lite_inst (
		.aclk              (clk_clk),                   //   input,   width = 1,       clk.clk
		.aresetn           (reset_reset_n),             //   input,   width = 1, clk_reset.reset_n
		.m0_awaddr         (axi4_lite_inst_m0_awaddr),  //  output,  width = 26,        m0.awaddr
		.m0_awprot         (axi4_lite_inst_m0_awprot),  //  output,   width = 3,          .awprot
		.m0_awvalid        (axi4_lite_inst_m0_awvalid), //  output,   width = 1,          .awvalid
		.m0_awready        (axi4_lite_inst_m0_awready), //   input,   width = 1,          .awready
		.m0_wdata          (axi4_lite_inst_m0_wdata),   //  output,  width = 32,          .wdata
		.m0_wstrb          (axi4_lite_inst_m0_wstrb),   //  output,   width = 4,          .wstrb
		.m0_wvalid         (axi4_lite_inst_m0_wvalid),  //  output,   width = 1,          .wvalid
		.m0_wready         (axi4_lite_inst_m0_wready),  //   input,   width = 1,          .wready
		.m0_bresp          (axi4_lite_inst_m0_bresp),   //   input,   width = 2,          .bresp
		.m0_bvalid         (axi4_lite_inst_m0_bvalid),  //   input,   width = 1,          .bvalid
		.m0_bready         (axi4_lite_inst_m0_bready),  //  output,   width = 1,          .bready
		.m0_araddr         (axi4_lite_inst_m0_araddr),  //  output,  width = 26,          .araddr
		.m0_arprot         (axi4_lite_inst_m0_arprot),  //  output,   width = 3,          .arprot
		.m0_arvalid        (axi4_lite_inst_m0_arvalid), //  output,   width = 1,          .arvalid
		.m0_arready        (axi4_lite_inst_m0_arready), //   input,   width = 1,          .arready
		.m0_rdata          (axi4_lite_inst_m0_rdata),   //   input,  width = 32,          .rdata
		.m0_rresp          (axi4_lite_inst_m0_rresp),   //   input,   width = 2,          .rresp
		.m0_rvalid         (axi4_lite_inst_m0_rvalid),  //   input,   width = 1,          .rvalid
		.m0_rready         (axi4_lite_inst_m0_rready),  //  output,   width = 1,          .rready
		.s0_awaddr         (axi4_lite_awaddr),          //   input,  width = 26,        s0.awaddr
		.s0_awprot         (axi4_lite_awprot),          //   input,   width = 3,          .awprot
		.s0_awvalid        (axi4_lite_awvalid),         //   input,   width = 1,          .awvalid
		.s0_awready        (axi4_lite_awready),         //  output,   width = 1,          .awready
		.s0_wdata          (axi4_lite_wdata),           //   input,  width = 32,          .wdata
		.s0_wstrb          (axi4_lite_wstrb),           //   input,   width = 4,          .wstrb
		.s0_wvalid         (axi4_lite_wvalid),          //   input,   width = 1,          .wvalid
		.s0_wready         (axi4_lite_wready),          //  output,   width = 1,          .wready
		.s0_bresp          (axi4_lite_bresp),           //  output,   width = 2,          .bresp
		.s0_bvalid         (axi4_lite_bvalid),          //  output,   width = 1,          .bvalid
		.s0_bready         (axi4_lite_bready),          //   input,   width = 1,          .bready
		.s0_araddr         (axi4_lite_araddr),          //   input,  width = 26,          .araddr
		.s0_arprot         (axi4_lite_arprot),          //   input,   width = 3,          .arprot
		.s0_arvalid        (axi4_lite_arvalid),         //   input,   width = 1,          .arvalid
		.s0_arready        (axi4_lite_arready),         //  output,   width = 1,          .arready
		.s0_rdata          (axi4_lite_rdata),           //  output,  width = 32,          .rdata
		.s0_rresp          (axi4_lite_rresp),           //  output,   width = 2,          .rresp
		.s0_rvalid         (axi4_lite_rvalid),          //  output,   width = 1,          .rvalid
		.s0_rready         (axi4_lite_rready),          //   input,   width = 1,          .rready
		.m0_wuser_datachk  (),                          // (terminated),                        
		.m0_wuser_data     (),                          // (terminated),                        
		.m0_wuser_poison   (),                          // (terminated),                        
		.m0_awuser_addrchk (),                          // (terminated),                        
		.m0_awuser_sai     (),                          // (terminated),                        
		.m0_ruser_datachk  (4'b0000),                   // (terminated),                        
		.m0_ruser_data     (4'b0000),                   // (terminated),                        
		.m0_ruser_poison   (1'b0),                      // (terminated),                        
		.m0_aruser_addrchk (),                          // (terminated),                        
		.m0_aruser_sai     (),                          // (terminated),                        
		.s0_ruser_datachk  (),                          // (terminated),                        
		.s0_ruser_data     (),                          // (terminated),                        
		.s0_ruser_poison   (),                          // (terminated),                        
		.s0_awuser_addrchk (4'b0000),                   // (terminated),                        
		.s0_awuser_sai     (4'b0000),                   // (terminated),                        
		.s0_wuser_datachk  (4'b0000),                   // (terminated),                        
		.s0_wuser_data     (4'b0000),                   // (terminated),                        
		.s0_wuser_poison   (1'b0),                      // (terminated),                        
		.s0_aruser_addrchk (4'b0000),                   // (terminated),                        
		.s0_aruser_sai     (4'b0000)                    // (terminated),                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (14),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (14),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p0_eth_reconfig_inst (
		.clk                    (clk_clk),                                                                   //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                            //   input,   width = 1,                     reset.reset
		.uav_address            (p0_eth_reconfig_address),                                                   //  output,  width = 14, avalon_universal_master_0.address
		.uav_burstcount         (p0_eth_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p0_eth_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p0_eth_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p0_eth_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p0_eth_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p0_eth_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (p0_eth_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (p0_eth_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (p0_eth_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p0_eth_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 14,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                      // (terminated),                                        
		.av_byteenable          (4'b1111),                                                                   // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                      // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                      // (terminated),                                        
		.av_chipselect          (1'b0),                                                                      // (terminated),                                        
		.av_lock                (1'b0),                                                                      // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                      // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                      // (terminated),                                        
		.uav_clken              (),                                                                          // (terminated),                                        
		.av_clken               (1'b1),                                                                      // (terminated),                                        
		.uav_response           (2'b00),                                                                     // (terminated),                                        
		.av_response            (),                                                                          // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                      // (terminated),                                        
		.av_writeresponsevalid  ()                                                                           // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (14),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (14),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p1_eth_reconfig_inst (
		.clk                    (clk_clk),                                                                   //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                            //   input,   width = 1,                     reset.reset
		.uav_address            (p1_eth_reconfig_address),                                                   //  output,  width = 14, avalon_universal_master_0.address
		.uav_burstcount         (p1_eth_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p1_eth_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p1_eth_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p1_eth_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p1_eth_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p1_eth_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (p1_eth_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (p1_eth_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (p1_eth_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p1_eth_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 14,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                      // (terminated),                                        
		.av_byteenable          (4'b1111),                                                                   // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                      // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                      // (terminated),                                        
		.av_chipselect          (1'b0),                                                                      // (terminated),                                        
		.av_lock                (1'b0),                                                                      // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                      // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                      // (terminated),                                        
		.uav_clken              (),                                                                          // (terminated),                                        
		.av_clken               (1'b1),                                                                      // (terminated),                                        
		.uav_response           (2'b00),                                                                     // (terminated),                                        
		.av_response            (),                                                                          // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                      // (terminated),                                        
		.av_writeresponsevalid  ()                                                                           // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (14),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (14),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p2_eth_reconfig_inst (
		.clk                    (clk_clk),                                                                   //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                            //   input,   width = 1,                     reset.reset
		.uav_address            (p2_eth_reconfig_address),                                                   //  output,  width = 14, avalon_universal_master_0.address
		.uav_burstcount         (p2_eth_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p2_eth_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p2_eth_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p2_eth_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p2_eth_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p2_eth_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (p2_eth_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (p2_eth_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (p2_eth_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p2_eth_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 14,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                      // (terminated),                                        
		.av_byteenable          (4'b1111),                                                                   // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                      // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                      // (terminated),                                        
		.av_chipselect          (1'b0),                                                                      // (terminated),                                        
		.av_lock                (1'b0),                                                                      // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                      // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                      // (terminated),                                        
		.uav_clken              (),                                                                          // (terminated),                                        
		.av_clken               (1'b1),                                                                      // (terminated),                                        
		.uav_response           (2'b00),                                                                     // (terminated),                                        
		.av_response            (),                                                                          // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                      // (terminated),                                        
		.av_writeresponsevalid  ()                                                                           // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (14),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (14),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p3_eth_reconfig_inst (
		.clk                    (clk_clk),                                                                   //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                            //   input,   width = 1,                     reset.reset
		.uav_address            (p3_eth_reconfig_address),                                                   //  output,  width = 14, avalon_universal_master_0.address
		.uav_burstcount         (p3_eth_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p3_eth_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p3_eth_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p3_eth_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p3_eth_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p3_eth_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (p3_eth_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (p3_eth_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (p3_eth_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p3_eth_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 14,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                      // (terminated),                                        
		.av_byteenable          (4'b1111),                                                                   // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                      // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                      // (terminated),                                        
		.av_chipselect          (1'b0),                                                                      // (terminated),                                        
		.av_lock                (1'b0),                                                                      // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                      // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                      // (terminated),                                        
		.uav_clken              (),                                                                          // (terminated),                                        
		.av_clken               (1'b1),                                                                      // (terminated),                                        
		.uav_response           (2'b00),                                                                     // (terminated),                                        
		.av_response            (),                                                                          // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                      // (terminated),                                        
		.av_writeresponsevalid  ()                                                                           // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (17),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p0_c0_xcvr_reconfig_inst (
		.clk                    (clk_clk),                                                                       //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                                //   input,   width = 1,                     reset.reset
		.uav_address            (p0_c0_xcvr_reconfig_address),                                                   //  output,  width = 17, avalon_universal_master_0.address
		.uav_burstcount         (p0_c0_xcvr_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p0_c0_xcvr_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p0_c0_xcvr_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p0_c0_xcvr_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p0_c0_xcvr_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p0_c0_xcvr_reconfig_byteenable),                                                //  output,   width = 1,                          .byteenable
		.uav_readdata           (p0_c0_xcvr_reconfig_readdata),                                                  //   input,   width = 8,                          .readdata
		.uav_writedata          (p0_c0_xcvr_reconfig_writedata),                                                 //  output,   width = 8,                          .writedata
		.uav_lock               (p0_c0_xcvr_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p0_c0_xcvr_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 17,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //  output,   width = 8,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //   input,   width = 8,                          .writedata
		.av_burstcount          (1'b1),                                                                          // (terminated),                                        
		.av_byteenable          (1'b1),                                                                          // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                          // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                          // (terminated),                                        
		.av_chipselect          (1'b0),                                                                          // (terminated),                                        
		.av_lock                (1'b0),                                                                          // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                          // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                          // (terminated),                                        
		.uav_clken              (),                                                                              // (terminated),                                        
		.av_clken               (1'b1),                                                                          // (terminated),                                        
		.uav_response           (2'b00),                                                                         // (terminated),                                        
		.av_response            (),                                                                              // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                          // (terminated),                                        
		.av_writeresponsevalid  ()                                                                               // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (17),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p1_c0_xcvr_reconfig_inst (
		.clk                    (clk_clk),                                                                       //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                                //   input,   width = 1,                     reset.reset
		.uav_address            (p1_c0_xcvr_reconfig_address),                                                   //  output,  width = 17, avalon_universal_master_0.address
		.uav_burstcount         (p1_c0_xcvr_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p1_c0_xcvr_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p1_c0_xcvr_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p1_c0_xcvr_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p1_c0_xcvr_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p1_c0_xcvr_reconfig_byteenable),                                                //  output,   width = 1,                          .byteenable
		.uav_readdata           (p1_c0_xcvr_reconfig_readdata),                                                  //   input,   width = 8,                          .readdata
		.uav_writedata          (p1_c0_xcvr_reconfig_writedata),                                                 //  output,   width = 8,                          .writedata
		.uav_lock               (p1_c0_xcvr_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p1_c0_xcvr_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 17,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //  output,   width = 8,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //   input,   width = 8,                          .writedata
		.av_burstcount          (1'b1),                                                                          // (terminated),                                        
		.av_byteenable          (1'b1),                                                                          // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                          // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                          // (terminated),                                        
		.av_chipselect          (1'b0),                                                                          // (terminated),                                        
		.av_lock                (1'b0),                                                                          // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                          // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                          // (terminated),                                        
		.uav_clken              (),                                                                              // (terminated),                                        
		.av_clken               (1'b1),                                                                          // (terminated),                                        
		.uav_response           (2'b00),                                                                         // (terminated),                                        
		.av_response            (),                                                                              // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                          // (terminated),                                        
		.av_writeresponsevalid  ()                                                                               // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (17),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p2_c0_xcvr_reconfig_inst (
		.clk                    (clk_clk),                                                                       //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                                //   input,   width = 1,                     reset.reset
		.uav_address            (p2_c0_xcvr_reconfig_address),                                                   //  output,  width = 17, avalon_universal_master_0.address
		.uav_burstcount         (p2_c0_xcvr_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p2_c0_xcvr_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p2_c0_xcvr_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p2_c0_xcvr_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p2_c0_xcvr_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p2_c0_xcvr_reconfig_byteenable),                                                //  output,   width = 1,                          .byteenable
		.uav_readdata           (p2_c0_xcvr_reconfig_readdata),                                                  //   input,   width = 8,                          .readdata
		.uav_writedata          (p2_c0_xcvr_reconfig_writedata),                                                 //  output,   width = 8,                          .writedata
		.uav_lock               (p2_c0_xcvr_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p2_c0_xcvr_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 17,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //  output,   width = 8,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //   input,   width = 8,                          .writedata
		.av_burstcount          (1'b1),                                                                          // (terminated),                                        
		.av_byteenable          (1'b1),                                                                          // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                          // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                          // (terminated),                                        
		.av_chipselect          (1'b0),                                                                          // (terminated),                                        
		.av_lock                (1'b0),                                                                          // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                          // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                          // (terminated),                                        
		.uav_clken              (),                                                                              // (terminated),                                        
		.av_clken               (1'b1),                                                                          // (terminated),                                        
		.uav_response           (2'b00),                                                                         // (terminated),                                        
		.av_response            (),                                                                              // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                          // (terminated),                                        
		.av_writeresponsevalid  ()                                                                               // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (17),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p3_c0_xcvr_reconfig_inst (
		.clk                    (clk_clk),                                                                       //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                                //   input,   width = 1,                     reset.reset
		.uav_address            (p3_c0_xcvr_reconfig_address),                                                   //  output,  width = 17, avalon_universal_master_0.address
		.uav_burstcount         (p3_c0_xcvr_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p3_c0_xcvr_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p3_c0_xcvr_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p3_c0_xcvr_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p3_c0_xcvr_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p3_c0_xcvr_reconfig_byteenable),                                                //  output,   width = 1,                          .byteenable
		.uav_readdata           (p3_c0_xcvr_reconfig_readdata),                                                  //   input,   width = 8,                          .readdata
		.uav_writedata          (p3_c0_xcvr_reconfig_writedata),                                                 //  output,   width = 8,                          .writedata
		.uav_lock               (p3_c0_xcvr_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p3_c0_xcvr_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 17,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //  output,   width = 8,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //   input,   width = 8,                          .writedata
		.av_burstcount          (1'b1),                                                                          // (terminated),                                        
		.av_byteenable          (1'b1),                                                                          // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                          // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                          // (terminated),                                        
		.av_chipselect          (1'b0),                                                                          // (terminated),                                        
		.av_lock                (1'b0),                                                                          // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                          // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                          // (terminated),                                        
		.uav_clken              (),                                                                              // (terminated),                                        
		.av_clken               (1'b1),                                                                          // (terminated),                                        
		.uav_response           (2'b00),                                                                         // (terminated),                                        
		.av_response            (),                                                                              // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                          // (terminated),                                        
		.av_writeresponsevalid  ()                                                                               // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_axi_translator_1950_yxywpoy #(
		.USE_S0_AWID                       (0),
		.USE_S0_AWREGION                   (0),
		.USE_M0_AWREGION                   (0),
		.USE_S0_AWLEN                      (0),
		.USE_S0_AWSIZE                     (0),
		.USE_S0_AWBURST                    (0),
		.USE_S0_AWLOCK                     (0),
		.USE_M0_AWLOCK                     (0),
		.USE_S0_AWCACHE                    (0),
		.USE_M0_AWCACHE                    (0),
		.USE_M0_AWPROT                     (0),
		.USE_S0_AWQOS                      (0),
		.USE_M0_AWQOS                      (0),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (0),
		.USE_S0_BID                        (0),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (0),
		.USE_S0_ARREGION                   (0),
		.USE_M0_ARREGION                   (0),
		.USE_S0_ARLEN                      (0),
		.USE_S0_ARSIZE                     (0),
		.USE_S0_ARBURST                    (0),
		.USE_S0_ARLOCK                     (0),
		.USE_M0_ARLOCK                     (0),
		.USE_M0_ARCACHE                    (0),
		.USE_M0_ARQOS                      (0),
		.USE_M0_ARPROT                     (0),
		.USE_S0_ARCACHE                    (0),
		.USE_S0_ARQOS                      (0),
		.USE_S0_RID                        (0),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (0),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (32),
		.M0_SAI_WIDTH                      (4),
		.S0_SAI_WIDTH                      (4),
		.USER_DATA_WIDTH                   (4),
		.M0_USER_ADDRCHK_WIDTH             (4),
		.S0_USER_ADDRCHK_WIDTH             (4),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (8),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (8),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (0),
		.USE_M0_ARUSER                     (0),
		.USE_M0_WUSER                      (0),
		.USE_M0_RUSER                      (0),
		.USE_M0_BUSER                      (0),
		.M0_AXI_VERSION                    ("AXI4Lite"),
		.M0_BURST_LENGTH_WIDTH             (4),
		.S0_BURST_LENGTH_WIDTH             (4),
		.M0_LOCK_WIDTH                     (2),
		.S0_LOCK_WIDTH                     (2),
		.S0_AXI_VERSION                    ("AXI4Lite"),
		.ACE_LITE_SUPPORT                  (0),
		.USE_M0_AWUSER_ADDRCHK             (0),
		.USE_M0_AWUSER_SAI                 (0),
		.USE_M0_ARUSER_ADDRCHK             (0),
		.USE_M0_ARUSER_SAI                 (0),
		.USE_M0_WUSER_DATACHK              (0),
		.USE_M0_WUSER_POISON               (0),
		.USE_M0_RUSER_DATACHK              (0),
		.USE_M0_RUSER_POISON               (0),
		.USE_M0_WUSER_DATA                 (0),
		.USE_M0_RUSER_DATA                 (0),
		.USE_S0_AWUSER_ADDRCHK             (0),
		.USE_S0_AWUSER_SAI                 (0),
		.USE_S0_ARUSER_ADDRCHK             (0),
		.USE_S0_ARUSER_SAI                 (0),
		.USE_S0_WUSER_DATACHK              (0),
		.USE_S0_WUSER_POISON               (0),
		.USE_S0_RUSER_DATACHK              (0),
		.USE_S0_WUSER_DATA                 (0),
		.USE_S0_RUSER_DATA                 (0),
		.USE_S0_RUSER_POISON               (0),
		.REGENERATE_ADDRCHK                (0),
		.ROLE_BASED_USER                   (0)
	) p0_ptp_parser_reconfig_inst (
		.aclk              (clk_clk),                                                  //   input,   width = 1,       clk.clk
		.aresetn           (reset_reset_n),                                            //   input,   width = 1, clk_reset.reset_n
		.m0_awaddr         (p0_ptp_parser_reconfig_awaddr),                            //  output,   width = 8,        m0.awaddr
		.m0_awprot         (p0_ptp_parser_reconfig_awprot),                            //  output,   width = 3,          .awprot
		.m0_awvalid        (p0_ptp_parser_reconfig_awvalid),                           //  output,   width = 1,          .awvalid
		.m0_awready        (p0_ptp_parser_reconfig_awready),                           //   input,   width = 1,          .awready
		.m0_wdata          (p0_ptp_parser_reconfig_wdata),                             //  output,  width = 32,          .wdata
		.m0_wstrb          (p0_ptp_parser_reconfig_wstrb),                             //  output,   width = 4,          .wstrb
		.m0_wvalid         (p0_ptp_parser_reconfig_wvalid),                            //  output,   width = 1,          .wvalid
		.m0_wready         (p0_ptp_parser_reconfig_wready),                            //   input,   width = 1,          .wready
		.m0_bresp          (p0_ptp_parser_reconfig_bresp),                             //   input,   width = 2,          .bresp
		.m0_bvalid         (p0_ptp_parser_reconfig_bvalid),                            //   input,   width = 1,          .bvalid
		.m0_bready         (p0_ptp_parser_reconfig_bready),                            //  output,   width = 1,          .bready
		.m0_araddr         (p0_ptp_parser_reconfig_araddr),                            //  output,   width = 8,          .araddr
		.m0_arprot         (p0_ptp_parser_reconfig_arprot),                            //  output,   width = 3,          .arprot
		.m0_arvalid        (p0_ptp_parser_reconfig_arvalid),                           //  output,   width = 1,          .arvalid
		.m0_arready        (p0_ptp_parser_reconfig_arready),                           //   input,   width = 1,          .arready
		.m0_rdata          (p0_ptp_parser_reconfig_rdata),                             //   input,  width = 32,          .rdata
		.m0_rresp          (p0_ptp_parser_reconfig_rresp),                             //   input,   width = 2,          .rresp
		.m0_rvalid         (p0_ptp_parser_reconfig_rvalid),                            //   input,   width = 1,          .rvalid
		.m0_rready         (p0_ptp_parser_reconfig_rready),                            //  output,   width = 1,          .rready
		.s0_awaddr         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awaddr),  //   input,   width = 8,        s0.awaddr
		.s0_awprot         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awprot),  //   input,   width = 3,          .awprot
		.s0_awvalid        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awvalid), //   input,   width = 1,          .awvalid
		.s0_awready        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awready), //  output,   width = 1,          .awready
		.s0_wdata          (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wdata),   //   input,  width = 32,          .wdata
		.s0_wstrb          (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wstrb),   //   input,   width = 4,          .wstrb
		.s0_wvalid         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wvalid),  //   input,   width = 1,          .wvalid
		.s0_wready         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wready),  //  output,   width = 1,          .wready
		.s0_bresp          (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bresp),   //  output,   width = 2,          .bresp
		.s0_bvalid         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bvalid),  //  output,   width = 1,          .bvalid
		.s0_bready         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bready),  //   input,   width = 1,          .bready
		.s0_araddr         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_araddr),  //   input,   width = 8,          .araddr
		.s0_arprot         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arprot),  //   input,   width = 3,          .arprot
		.s0_arvalid        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arvalid), //   input,   width = 1,          .arvalid
		.s0_arready        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arready), //  output,   width = 1,          .arready
		.s0_rdata          (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rdata),   //  output,  width = 32,          .rdata
		.s0_rresp          (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rresp),   //  output,   width = 2,          .rresp
		.s0_rvalid         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rvalid),  //  output,   width = 1,          .rvalid
		.s0_rready         (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rready),  //   input,   width = 1,          .rready
		.m0_wuser_datachk  (),                                                         // (terminated),                        
		.m0_wuser_data     (),                                                         // (terminated),                        
		.m0_wuser_poison   (),                                                         // (terminated),                        
		.m0_awuser_addrchk (),                                                         // (terminated),                        
		.m0_awuser_sai     (),                                                         // (terminated),                        
		.m0_ruser_datachk  (4'b0000),                                                  // (terminated),                        
		.m0_ruser_data     (4'b0000),                                                  // (terminated),                        
		.m0_ruser_poison   (1'b0),                                                     // (terminated),                        
		.m0_aruser_addrchk (),                                                         // (terminated),                        
		.m0_aruser_sai     (),                                                         // (terminated),                        
		.s0_ruser_datachk  (),                                                         // (terminated),                        
		.s0_ruser_data     (),                                                         // (terminated),                        
		.s0_ruser_poison   (),                                                         // (terminated),                        
		.s0_awuser_addrchk (4'b0000),                                                  // (terminated),                        
		.s0_awuser_sai     (4'b0000),                                                  // (terminated),                        
		.s0_wuser_datachk  (4'b0000),                                                  // (terminated),                        
		.s0_wuser_data     (4'b0000),                                                  // (terminated),                        
		.s0_wuser_poison   (1'b0),                                                     // (terminated),                        
		.s0_aruser_addrchk (4'b0000),                                                  // (terminated),                        
		.s0_aruser_sai     (4'b0000)                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_axi_translator_1950_yxywpoy #(
		.USE_S0_AWID                       (0),
		.USE_S0_AWREGION                   (0),
		.USE_M0_AWREGION                   (0),
		.USE_S0_AWLEN                      (0),
		.USE_S0_AWSIZE                     (0),
		.USE_S0_AWBURST                    (0),
		.USE_S0_AWLOCK                     (0),
		.USE_M0_AWLOCK                     (0),
		.USE_S0_AWCACHE                    (0),
		.USE_M0_AWCACHE                    (0),
		.USE_M0_AWPROT                     (0),
		.USE_S0_AWQOS                      (0),
		.USE_M0_AWQOS                      (0),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (0),
		.USE_S0_BID                        (0),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (0),
		.USE_S0_ARREGION                   (0),
		.USE_M0_ARREGION                   (0),
		.USE_S0_ARLEN                      (0),
		.USE_S0_ARSIZE                     (0),
		.USE_S0_ARBURST                    (0),
		.USE_S0_ARLOCK                     (0),
		.USE_M0_ARLOCK                     (0),
		.USE_M0_ARCACHE                    (0),
		.USE_M0_ARQOS                      (0),
		.USE_M0_ARPROT                     (0),
		.USE_S0_ARCACHE                    (0),
		.USE_S0_ARQOS                      (0),
		.USE_S0_RID                        (0),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (0),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (32),
		.M0_SAI_WIDTH                      (4),
		.S0_SAI_WIDTH                      (4),
		.USER_DATA_WIDTH                   (4),
		.M0_USER_ADDRCHK_WIDTH             (4),
		.S0_USER_ADDRCHK_WIDTH             (4),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (8),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (8),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (0),
		.USE_M0_ARUSER                     (0),
		.USE_M0_WUSER                      (0),
		.USE_M0_RUSER                      (0),
		.USE_M0_BUSER                      (0),
		.M0_AXI_VERSION                    ("AXI4Lite"),
		.M0_BURST_LENGTH_WIDTH             (4),
		.S0_BURST_LENGTH_WIDTH             (4),
		.M0_LOCK_WIDTH                     (2),
		.S0_LOCK_WIDTH                     (2),
		.S0_AXI_VERSION                    ("AXI4Lite"),
		.ACE_LITE_SUPPORT                  (0),
		.USE_M0_AWUSER_ADDRCHK             (0),
		.USE_M0_AWUSER_SAI                 (0),
		.USE_M0_ARUSER_ADDRCHK             (0),
		.USE_M0_ARUSER_SAI                 (0),
		.USE_M0_WUSER_DATACHK              (0),
		.USE_M0_WUSER_POISON               (0),
		.USE_M0_RUSER_DATACHK              (0),
		.USE_M0_RUSER_POISON               (0),
		.USE_M0_WUSER_DATA                 (0),
		.USE_M0_RUSER_DATA                 (0),
		.USE_S0_AWUSER_ADDRCHK             (0),
		.USE_S0_AWUSER_SAI                 (0),
		.USE_S0_ARUSER_ADDRCHK             (0),
		.USE_S0_ARUSER_SAI                 (0),
		.USE_S0_WUSER_DATACHK              (0),
		.USE_S0_WUSER_POISON               (0),
		.USE_S0_RUSER_DATACHK              (0),
		.USE_S0_WUSER_DATA                 (0),
		.USE_S0_RUSER_DATA                 (0),
		.USE_S0_RUSER_POISON               (0),
		.REGENERATE_ADDRCHK                (0),
		.ROLE_BASED_USER                   (0)
	) p1_ptp_parser_reconfig_inst (
		.aclk              (clk_clk),                                                  //   input,   width = 1,       clk.clk
		.aresetn           (reset_reset_n),                                            //   input,   width = 1, clk_reset.reset_n
		.m0_awaddr         (p1_ptp_parser_reconfig_awaddr),                            //  output,   width = 8,        m0.awaddr
		.m0_awprot         (p1_ptp_parser_reconfig_awprot),                            //  output,   width = 3,          .awprot
		.m0_awvalid        (p1_ptp_parser_reconfig_awvalid),                           //  output,   width = 1,          .awvalid
		.m0_awready        (p1_ptp_parser_reconfig_awready),                           //   input,   width = 1,          .awready
		.m0_wdata          (p1_ptp_parser_reconfig_wdata),                             //  output,  width = 32,          .wdata
		.m0_wstrb          (p1_ptp_parser_reconfig_wstrb),                             //  output,   width = 4,          .wstrb
		.m0_wvalid         (p1_ptp_parser_reconfig_wvalid),                            //  output,   width = 1,          .wvalid
		.m0_wready         (p1_ptp_parser_reconfig_wready),                            //   input,   width = 1,          .wready
		.m0_bresp          (p1_ptp_parser_reconfig_bresp),                             //   input,   width = 2,          .bresp
		.m0_bvalid         (p1_ptp_parser_reconfig_bvalid),                            //   input,   width = 1,          .bvalid
		.m0_bready         (p1_ptp_parser_reconfig_bready),                            //  output,   width = 1,          .bready
		.m0_araddr         (p1_ptp_parser_reconfig_araddr),                            //  output,   width = 8,          .araddr
		.m0_arprot         (p1_ptp_parser_reconfig_arprot),                            //  output,   width = 3,          .arprot
		.m0_arvalid        (p1_ptp_parser_reconfig_arvalid),                           //  output,   width = 1,          .arvalid
		.m0_arready        (p1_ptp_parser_reconfig_arready),                           //   input,   width = 1,          .arready
		.m0_rdata          (p1_ptp_parser_reconfig_rdata),                             //   input,  width = 32,          .rdata
		.m0_rresp          (p1_ptp_parser_reconfig_rresp),                             //   input,   width = 2,          .rresp
		.m0_rvalid         (p1_ptp_parser_reconfig_rvalid),                            //   input,   width = 1,          .rvalid
		.m0_rready         (p1_ptp_parser_reconfig_rready),                            //  output,   width = 1,          .rready
		.s0_awaddr         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awaddr),  //   input,   width = 8,        s0.awaddr
		.s0_awprot         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awprot),  //   input,   width = 3,          .awprot
		.s0_awvalid        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awvalid), //   input,   width = 1,          .awvalid
		.s0_awready        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awready), //  output,   width = 1,          .awready
		.s0_wdata          (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wdata),   //   input,  width = 32,          .wdata
		.s0_wstrb          (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wstrb),   //   input,   width = 4,          .wstrb
		.s0_wvalid         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wvalid),  //   input,   width = 1,          .wvalid
		.s0_wready         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wready),  //  output,   width = 1,          .wready
		.s0_bresp          (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bresp),   //  output,   width = 2,          .bresp
		.s0_bvalid         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bvalid),  //  output,   width = 1,          .bvalid
		.s0_bready         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bready),  //   input,   width = 1,          .bready
		.s0_araddr         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_araddr),  //   input,   width = 8,          .araddr
		.s0_arprot         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arprot),  //   input,   width = 3,          .arprot
		.s0_arvalid        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arvalid), //   input,   width = 1,          .arvalid
		.s0_arready        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arready), //  output,   width = 1,          .arready
		.s0_rdata          (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rdata),   //  output,  width = 32,          .rdata
		.s0_rresp          (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rresp),   //  output,   width = 2,          .rresp
		.s0_rvalid         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rvalid),  //  output,   width = 1,          .rvalid
		.s0_rready         (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rready),  //   input,   width = 1,          .rready
		.m0_wuser_datachk  (),                                                         // (terminated),                        
		.m0_wuser_data     (),                                                         // (terminated),                        
		.m0_wuser_poison   (),                                                         // (terminated),                        
		.m0_awuser_addrchk (),                                                         // (terminated),                        
		.m0_awuser_sai     (),                                                         // (terminated),                        
		.m0_ruser_datachk  (4'b0000),                                                  // (terminated),                        
		.m0_ruser_data     (4'b0000),                                                  // (terminated),                        
		.m0_ruser_poison   (1'b0),                                                     // (terminated),                        
		.m0_aruser_addrchk (),                                                         // (terminated),                        
		.m0_aruser_sai     (),                                                         // (terminated),                        
		.s0_ruser_datachk  (),                                                         // (terminated),                        
		.s0_ruser_data     (),                                                         // (terminated),                        
		.s0_ruser_poison   (),                                                         // (terminated),                        
		.s0_awuser_addrchk (4'b0000),                                                  // (terminated),                        
		.s0_awuser_sai     (4'b0000),                                                  // (terminated),                        
		.s0_wuser_datachk  (4'b0000),                                                  // (terminated),                        
		.s0_wuser_data     (4'b0000),                                                  // (terminated),                        
		.s0_wuser_poison   (1'b0),                                                     // (terminated),                        
		.s0_aruser_addrchk (4'b0000),                                                  // (terminated),                        
		.s0_aruser_sai     (4'b0000)                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_axi_translator_1950_yxywpoy #(
		.USE_S0_AWID                       (0),
		.USE_S0_AWREGION                   (0),
		.USE_M0_AWREGION                   (0),
		.USE_S0_AWLEN                      (0),
		.USE_S0_AWSIZE                     (0),
		.USE_S0_AWBURST                    (0),
		.USE_S0_AWLOCK                     (0),
		.USE_M0_AWLOCK                     (0),
		.USE_S0_AWCACHE                    (0),
		.USE_M0_AWCACHE                    (0),
		.USE_M0_AWPROT                     (0),
		.USE_S0_AWQOS                      (0),
		.USE_M0_AWQOS                      (0),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (0),
		.USE_S0_BID                        (0),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (0),
		.USE_S0_ARREGION                   (0),
		.USE_M0_ARREGION                   (0),
		.USE_S0_ARLEN                      (0),
		.USE_S0_ARSIZE                     (0),
		.USE_S0_ARBURST                    (0),
		.USE_S0_ARLOCK                     (0),
		.USE_M0_ARLOCK                     (0),
		.USE_M0_ARCACHE                    (0),
		.USE_M0_ARQOS                      (0),
		.USE_M0_ARPROT                     (0),
		.USE_S0_ARCACHE                    (0),
		.USE_S0_ARQOS                      (0),
		.USE_S0_RID                        (0),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (0),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (32),
		.M0_SAI_WIDTH                      (4),
		.S0_SAI_WIDTH                      (4),
		.USER_DATA_WIDTH                   (4),
		.M0_USER_ADDRCHK_WIDTH             (4),
		.S0_USER_ADDRCHK_WIDTH             (4),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (8),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (8),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (0),
		.USE_M0_ARUSER                     (0),
		.USE_M0_WUSER                      (0),
		.USE_M0_RUSER                      (0),
		.USE_M0_BUSER                      (0),
		.M0_AXI_VERSION                    ("AXI4Lite"),
		.M0_BURST_LENGTH_WIDTH             (4),
		.S0_BURST_LENGTH_WIDTH             (4),
		.M0_LOCK_WIDTH                     (2),
		.S0_LOCK_WIDTH                     (2),
		.S0_AXI_VERSION                    ("AXI4Lite"),
		.ACE_LITE_SUPPORT                  (0),
		.USE_M0_AWUSER_ADDRCHK             (0),
		.USE_M0_AWUSER_SAI                 (0),
		.USE_M0_ARUSER_ADDRCHK             (0),
		.USE_M0_ARUSER_SAI                 (0),
		.USE_M0_WUSER_DATACHK              (0),
		.USE_M0_WUSER_POISON               (0),
		.USE_M0_RUSER_DATACHK              (0),
		.USE_M0_RUSER_POISON               (0),
		.USE_M0_WUSER_DATA                 (0),
		.USE_M0_RUSER_DATA                 (0),
		.USE_S0_AWUSER_ADDRCHK             (0),
		.USE_S0_AWUSER_SAI                 (0),
		.USE_S0_ARUSER_ADDRCHK             (0),
		.USE_S0_ARUSER_SAI                 (0),
		.USE_S0_WUSER_DATACHK              (0),
		.USE_S0_WUSER_POISON               (0),
		.USE_S0_RUSER_DATACHK              (0),
		.USE_S0_WUSER_DATA                 (0),
		.USE_S0_RUSER_DATA                 (0),
		.USE_S0_RUSER_POISON               (0),
		.REGENERATE_ADDRCHK                (0),
		.ROLE_BASED_USER                   (0)
	) p2_ptp_parser_reconfig_inst (
		.aclk              (clk_clk),                                                  //   input,   width = 1,       clk.clk
		.aresetn           (reset_reset_n),                                            //   input,   width = 1, clk_reset.reset_n
		.m0_awaddr         (p2_ptp_parser_reconfig_awaddr),                            //  output,   width = 8,        m0.awaddr
		.m0_awprot         (p2_ptp_parser_reconfig_awprot),                            //  output,   width = 3,          .awprot
		.m0_awvalid        (p2_ptp_parser_reconfig_awvalid),                           //  output,   width = 1,          .awvalid
		.m0_awready        (p2_ptp_parser_reconfig_awready),                           //   input,   width = 1,          .awready
		.m0_wdata          (p2_ptp_parser_reconfig_wdata),                             //  output,  width = 32,          .wdata
		.m0_wstrb          (p2_ptp_parser_reconfig_wstrb),                             //  output,   width = 4,          .wstrb
		.m0_wvalid         (p2_ptp_parser_reconfig_wvalid),                            //  output,   width = 1,          .wvalid
		.m0_wready         (p2_ptp_parser_reconfig_wready),                            //   input,   width = 1,          .wready
		.m0_bresp          (p2_ptp_parser_reconfig_bresp),                             //   input,   width = 2,          .bresp
		.m0_bvalid         (p2_ptp_parser_reconfig_bvalid),                            //   input,   width = 1,          .bvalid
		.m0_bready         (p2_ptp_parser_reconfig_bready),                            //  output,   width = 1,          .bready
		.m0_araddr         (p2_ptp_parser_reconfig_araddr),                            //  output,   width = 8,          .araddr
		.m0_arprot         (p2_ptp_parser_reconfig_arprot),                            //  output,   width = 3,          .arprot
		.m0_arvalid        (p2_ptp_parser_reconfig_arvalid),                           //  output,   width = 1,          .arvalid
		.m0_arready        (p2_ptp_parser_reconfig_arready),                           //   input,   width = 1,          .arready
		.m0_rdata          (p2_ptp_parser_reconfig_rdata),                             //   input,  width = 32,          .rdata
		.m0_rresp          (p2_ptp_parser_reconfig_rresp),                             //   input,   width = 2,          .rresp
		.m0_rvalid         (p2_ptp_parser_reconfig_rvalid),                            //   input,   width = 1,          .rvalid
		.m0_rready         (p2_ptp_parser_reconfig_rready),                            //  output,   width = 1,          .rready
		.s0_awaddr         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awaddr),  //   input,   width = 8,        s0.awaddr
		.s0_awprot         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awprot),  //   input,   width = 3,          .awprot
		.s0_awvalid        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awvalid), //   input,   width = 1,          .awvalid
		.s0_awready        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awready), //  output,   width = 1,          .awready
		.s0_wdata          (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wdata),   //   input,  width = 32,          .wdata
		.s0_wstrb          (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wstrb),   //   input,   width = 4,          .wstrb
		.s0_wvalid         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wvalid),  //   input,   width = 1,          .wvalid
		.s0_wready         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wready),  //  output,   width = 1,          .wready
		.s0_bresp          (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bresp),   //  output,   width = 2,          .bresp
		.s0_bvalid         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bvalid),  //  output,   width = 1,          .bvalid
		.s0_bready         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bready),  //   input,   width = 1,          .bready
		.s0_araddr         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_araddr),  //   input,   width = 8,          .araddr
		.s0_arprot         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arprot),  //   input,   width = 3,          .arprot
		.s0_arvalid        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arvalid), //   input,   width = 1,          .arvalid
		.s0_arready        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arready), //  output,   width = 1,          .arready
		.s0_rdata          (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rdata),   //  output,  width = 32,          .rdata
		.s0_rresp          (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rresp),   //  output,   width = 2,          .rresp
		.s0_rvalid         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rvalid),  //  output,   width = 1,          .rvalid
		.s0_rready         (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rready),  //   input,   width = 1,          .rready
		.m0_wuser_datachk  (),                                                         // (terminated),                        
		.m0_wuser_data     (),                                                         // (terminated),                        
		.m0_wuser_poison   (),                                                         // (terminated),                        
		.m0_awuser_addrchk (),                                                         // (terminated),                        
		.m0_awuser_sai     (),                                                         // (terminated),                        
		.m0_ruser_datachk  (4'b0000),                                                  // (terminated),                        
		.m0_ruser_data     (4'b0000),                                                  // (terminated),                        
		.m0_ruser_poison   (1'b0),                                                     // (terminated),                        
		.m0_aruser_addrchk (),                                                         // (terminated),                        
		.m0_aruser_sai     (),                                                         // (terminated),                        
		.s0_ruser_datachk  (),                                                         // (terminated),                        
		.s0_ruser_data     (),                                                         // (terminated),                        
		.s0_ruser_poison   (),                                                         // (terminated),                        
		.s0_awuser_addrchk (4'b0000),                                                  // (terminated),                        
		.s0_awuser_sai     (4'b0000),                                                  // (terminated),                        
		.s0_wuser_datachk  (4'b0000),                                                  // (terminated),                        
		.s0_wuser_data     (4'b0000),                                                  // (terminated),                        
		.s0_wuser_poison   (1'b0),                                                     // (terminated),                        
		.s0_aruser_addrchk (4'b0000),                                                  // (terminated),                        
		.s0_aruser_sai     (4'b0000)                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_axi_translator_1950_yxywpoy #(
		.USE_S0_AWID                       (0),
		.USE_S0_AWREGION                   (0),
		.USE_M0_AWREGION                   (0),
		.USE_S0_AWLEN                      (0),
		.USE_S0_AWSIZE                     (0),
		.USE_S0_AWBURST                    (0),
		.USE_S0_AWLOCK                     (0),
		.USE_M0_AWLOCK                     (0),
		.USE_S0_AWCACHE                    (0),
		.USE_M0_AWCACHE                    (0),
		.USE_M0_AWPROT                     (0),
		.USE_S0_AWQOS                      (0),
		.USE_M0_AWQOS                      (0),
		.USE_S0_WSTRB                      (1),
		.USE_M0_WLAST                      (0),
		.USE_S0_BID                        (0),
		.USE_S0_BRESP                      (1),
		.USE_M0_BRESP                      (1),
		.USE_S0_ARID                       (0),
		.USE_S0_ARREGION                   (0),
		.USE_M0_ARREGION                   (0),
		.USE_S0_ARLEN                      (0),
		.USE_S0_ARSIZE                     (0),
		.USE_S0_ARBURST                    (0),
		.USE_S0_ARLOCK                     (0),
		.USE_M0_ARLOCK                     (0),
		.USE_M0_ARCACHE                    (0),
		.USE_M0_ARQOS                      (0),
		.USE_M0_ARPROT                     (0),
		.USE_S0_ARCACHE                    (0),
		.USE_S0_ARQOS                      (0),
		.USE_S0_RID                        (0),
		.USE_S0_RRESP                      (1),
		.USE_M0_RRESP                      (1),
		.USE_S0_RLAST                      (0),
		.M0_ID_WIDTH                       (4),
		.DATA_WIDTH                        (32),
		.M0_SAI_WIDTH                      (4),
		.S0_SAI_WIDTH                      (4),
		.USER_DATA_WIDTH                   (4),
		.M0_USER_ADDRCHK_WIDTH             (4),
		.S0_USER_ADDRCHK_WIDTH             (4),
		.S0_ID_WIDTH                       (4),
		.M0_ADDR_WIDTH                     (8),
		.S0_WRITE_ADDR_USER_WIDTH          (1),
		.S0_READ_ADDR_USER_WIDTH           (1),
		.M0_WRITE_ADDR_USER_WIDTH          (1),
		.M0_READ_ADDR_USER_WIDTH           (1),
		.S0_WRITE_DATA_USER_WIDTH          (1),
		.S0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.S0_READ_DATA_USER_WIDTH           (1),
		.M0_WRITE_DATA_USER_WIDTH          (1),
		.M0_WRITE_RESPONSE_DATA_USER_WIDTH (1),
		.M0_READ_DATA_USER_WIDTH           (1),
		.S0_ADDR_WIDTH                     (8),
		.USE_S0_AWUSER                     (0),
		.USE_S0_ARUSER                     (0),
		.USE_S0_WUSER                      (0),
		.USE_S0_RUSER                      (0),
		.USE_S0_BUSER                      (0),
		.USE_M0_AWUSER                     (0),
		.USE_M0_ARUSER                     (0),
		.USE_M0_WUSER                      (0),
		.USE_M0_RUSER                      (0),
		.USE_M0_BUSER                      (0),
		.M0_AXI_VERSION                    ("AXI4Lite"),
		.M0_BURST_LENGTH_WIDTH             (4),
		.S0_BURST_LENGTH_WIDTH             (4),
		.M0_LOCK_WIDTH                     (2),
		.S0_LOCK_WIDTH                     (2),
		.S0_AXI_VERSION                    ("AXI4Lite"),
		.ACE_LITE_SUPPORT                  (0),
		.USE_M0_AWUSER_ADDRCHK             (0),
		.USE_M0_AWUSER_SAI                 (0),
		.USE_M0_ARUSER_ADDRCHK             (0),
		.USE_M0_ARUSER_SAI                 (0),
		.USE_M0_WUSER_DATACHK              (0),
		.USE_M0_WUSER_POISON               (0),
		.USE_M0_RUSER_DATACHK              (0),
		.USE_M0_RUSER_POISON               (0),
		.USE_M0_WUSER_DATA                 (0),
		.USE_M0_RUSER_DATA                 (0),
		.USE_S0_AWUSER_ADDRCHK             (0),
		.USE_S0_AWUSER_SAI                 (0),
		.USE_S0_ARUSER_ADDRCHK             (0),
		.USE_S0_ARUSER_SAI                 (0),
		.USE_S0_WUSER_DATACHK              (0),
		.USE_S0_WUSER_POISON               (0),
		.USE_S0_RUSER_DATACHK              (0),
		.USE_S0_WUSER_DATA                 (0),
		.USE_S0_RUSER_DATA                 (0),
		.USE_S0_RUSER_POISON               (0),
		.REGENERATE_ADDRCHK                (0),
		.ROLE_BASED_USER                   (0)
	) p3_ptp_parser_reconfig_inst (
		.aclk              (clk_clk),                                                  //   input,   width = 1,       clk.clk
		.aresetn           (reset_reset_n),                                            //   input,   width = 1, clk_reset.reset_n
		.m0_awaddr         (p3_ptp_parser_reconfig_awaddr),                            //  output,   width = 8,        m0.awaddr
		.m0_awprot         (p3_ptp_parser_reconfig_awprot),                            //  output,   width = 3,          .awprot
		.m0_awvalid        (p3_ptp_parser_reconfig_awvalid),                           //  output,   width = 1,          .awvalid
		.m0_awready        (p3_ptp_parser_reconfig_awready),                           //   input,   width = 1,          .awready
		.m0_wdata          (p3_ptp_parser_reconfig_wdata),                             //  output,  width = 32,          .wdata
		.m0_wstrb          (p3_ptp_parser_reconfig_wstrb),                             //  output,   width = 4,          .wstrb
		.m0_wvalid         (p3_ptp_parser_reconfig_wvalid),                            //  output,   width = 1,          .wvalid
		.m0_wready         (p3_ptp_parser_reconfig_wready),                            //   input,   width = 1,          .wready
		.m0_bresp          (p3_ptp_parser_reconfig_bresp),                             //   input,   width = 2,          .bresp
		.m0_bvalid         (p3_ptp_parser_reconfig_bvalid),                            //   input,   width = 1,          .bvalid
		.m0_bready         (p3_ptp_parser_reconfig_bready),                            //  output,   width = 1,          .bready
		.m0_araddr         (p3_ptp_parser_reconfig_araddr),                            //  output,   width = 8,          .araddr
		.m0_arprot         (p3_ptp_parser_reconfig_arprot),                            //  output,   width = 3,          .arprot
		.m0_arvalid        (p3_ptp_parser_reconfig_arvalid),                           //  output,   width = 1,          .arvalid
		.m0_arready        (p3_ptp_parser_reconfig_arready),                           //   input,   width = 1,          .arready
		.m0_rdata          (p3_ptp_parser_reconfig_rdata),                             //   input,  width = 32,          .rdata
		.m0_rresp          (p3_ptp_parser_reconfig_rresp),                             //   input,   width = 2,          .rresp
		.m0_rvalid         (p3_ptp_parser_reconfig_rvalid),                            //   input,   width = 1,          .rvalid
		.m0_rready         (p3_ptp_parser_reconfig_rready),                            //  output,   width = 1,          .rready
		.s0_awaddr         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awaddr),  //   input,   width = 8,        s0.awaddr
		.s0_awprot         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awprot),  //   input,   width = 3,          .awprot
		.s0_awvalid        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awvalid), //   input,   width = 1,          .awvalid
		.s0_awready        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awready), //  output,   width = 1,          .awready
		.s0_wdata          (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wdata),   //   input,  width = 32,          .wdata
		.s0_wstrb          (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wstrb),   //   input,   width = 4,          .wstrb
		.s0_wvalid         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wvalid),  //   input,   width = 1,          .wvalid
		.s0_wready         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wready),  //  output,   width = 1,          .wready
		.s0_bresp          (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bresp),   //  output,   width = 2,          .bresp
		.s0_bvalid         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bvalid),  //  output,   width = 1,          .bvalid
		.s0_bready         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bready),  //   input,   width = 1,          .bready
		.s0_araddr         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_araddr),  //   input,   width = 8,          .araddr
		.s0_arprot         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arprot),  //   input,   width = 3,          .arprot
		.s0_arvalid        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arvalid), //   input,   width = 1,          .arvalid
		.s0_arready        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arready), //  output,   width = 1,          .arready
		.s0_rdata          (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rdata),   //  output,  width = 32,          .rdata
		.s0_rresp          (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rresp),   //  output,   width = 2,          .rresp
		.s0_rvalid         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rvalid),  //  output,   width = 1,          .rvalid
		.s0_rready         (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rready),  //   input,   width = 1,          .rready
		.m0_wuser_datachk  (),                                                         // (terminated),                        
		.m0_wuser_data     (),                                                         // (terminated),                        
		.m0_wuser_poison   (),                                                         // (terminated),                        
		.m0_awuser_addrchk (),                                                         // (terminated),                        
		.m0_awuser_sai     (),                                                         // (terminated),                        
		.m0_ruser_datachk  (4'b0000),                                                  // (terminated),                        
		.m0_ruser_data     (4'b0000),                                                  // (terminated),                        
		.m0_ruser_poison   (1'b0),                                                     // (terminated),                        
		.m0_aruser_addrchk (),                                                         // (terminated),                        
		.m0_aruser_sai     (),                                                         // (terminated),                        
		.s0_ruser_datachk  (),                                                         // (terminated),                        
		.s0_ruser_data     (),                                                         // (terminated),                        
		.s0_ruser_poison   (),                                                         // (terminated),                        
		.s0_awuser_addrchk (4'b0000),                                                  // (terminated),                        
		.s0_awuser_sai     (4'b0000),                                                  // (terminated),                        
		.s0_wuser_datachk  (4'b0000),                                                  // (terminated),                        
		.s0_wuser_data     (4'b0000),                                                  // (terminated),                        
		.s0_wuser_poison   (1'b0),                                                     // (terminated),                        
		.s0_aruser_addrchk (4'b0000),                                                  // (terminated),                        
		.s0_aruser_sai     (4'b0000)                                                   // (terminated),                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (9),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (9),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) ss_reconfig_inst (
		.clk                    (clk_clk),                                                               //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                        //   input,   width = 1,                     reset.reset
		.uav_address            (ss_reconfig_address),                                                   //  output,   width = 9, avalon_universal_master_0.address
		.uav_burstcount         (ss_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (ss_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (ss_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (ss_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (ss_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (ss_reconfig_byteenable),                                                //  output,   width = 4,                          .byteenable
		.uav_readdata           (ss_reconfig_readdata),                                                  //   input,  width = 32,                          .readdata
		.uav_writedata          (ss_reconfig_writedata),                                                 //  output,  width = 32,                          .writedata
		.uav_lock               (ss_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (ss_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_address),       //   input,   width = 9,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_byteenable          (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_byteenable),    //   input,   width = 4,                          .byteenable
		.av_read                (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdata),      //  output,  width = 32,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_writedata),     //   input,  width = 32,                          .writedata
		.av_burstcount          (1'b1),                                                                  // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                  // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                  // (terminated),                                        
		.av_chipselect          (1'b0),                                                                  // (terminated),                                        
		.av_lock                (1'b0),                                                                  // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                  // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                  // (terminated),                                        
		.uav_clken              (),                                                                      // (terminated),                                        
		.av_clken               (1'b1),                                                                  // (terminated),                                        
		.uav_response           (2'b00),                                                                 // (terminated),                                        
		.av_response            (),                                                                      // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                  // (terminated),                                        
		.av_writeresponsevalid  ()                                                                       // (terminated),                                        
	);

	altera_error_response_slave #(
		.AXI_ID_W           (4),
		.AXI_ADDR_W         (26),
		.AXI_DATA_W         (32),
		.SUPPORT_CSR        (0),
		.LOG_CSR_DEPTH      (8),
		.REGISTER_AV_INPUTS (1),
		.SYNC_RESET         (0)
	) default_slave_inst (
		.aclk         (clk_clk),                                                   //   input,   width = 1,          clk.clk
		.aresetn      (reset_reset_n),                                             //   input,   width = 1,    clk_reset.reset_n
		.awid         (mm_interconnect_0_default_slave_inst_axi_error_if_awid),    //   input,   width = 4, axi_error_if.awid
		.awaddr       (mm_interconnect_0_default_slave_inst_axi_error_if_awaddr),  //   input,  width = 26,             .awaddr
		.awlen        (mm_interconnect_0_default_slave_inst_axi_error_if_awlen),   //   input,   width = 4,             .awlen
		.awsize       (mm_interconnect_0_default_slave_inst_axi_error_if_awsize),  //   input,   width = 3,             .awsize
		.awburst      (mm_interconnect_0_default_slave_inst_axi_error_if_awburst), //   input,   width = 2,             .awburst
		.awlock       (mm_interconnect_0_default_slave_inst_axi_error_if_awlock),  //   input,   width = 2,             .awlock
		.awcache      (mm_interconnect_0_default_slave_inst_axi_error_if_awcache), //   input,   width = 4,             .awcache
		.awprot       (mm_interconnect_0_default_slave_inst_axi_error_if_awprot),  //   input,   width = 3,             .awprot
		.awvalid      (mm_interconnect_0_default_slave_inst_axi_error_if_awvalid), //   input,   width = 1,             .awvalid
		.awready      (mm_interconnect_0_default_slave_inst_axi_error_if_awready), //  output,   width = 1,             .awready
		.wid          (mm_interconnect_0_default_slave_inst_axi_error_if_wid),     //   input,   width = 4,             .wid
		.wdata        (mm_interconnect_0_default_slave_inst_axi_error_if_wdata),   //   input,  width = 32,             .wdata
		.wstrb        (mm_interconnect_0_default_slave_inst_axi_error_if_wstrb),   //   input,   width = 4,             .wstrb
		.wlast        (mm_interconnect_0_default_slave_inst_axi_error_if_wlast),   //   input,   width = 1,             .wlast
		.wvalid       (mm_interconnect_0_default_slave_inst_axi_error_if_wvalid),  //   input,   width = 1,             .wvalid
		.wready       (mm_interconnect_0_default_slave_inst_axi_error_if_wready),  //  output,   width = 1,             .wready
		.bid          (mm_interconnect_0_default_slave_inst_axi_error_if_bid),     //  output,   width = 4,             .bid
		.bresp        (mm_interconnect_0_default_slave_inst_axi_error_if_bresp),   //  output,   width = 2,             .bresp
		.bvalid       (mm_interconnect_0_default_slave_inst_axi_error_if_bvalid),  //  output,   width = 1,             .bvalid
		.bready       (mm_interconnect_0_default_slave_inst_axi_error_if_bready),  //   input,   width = 1,             .bready
		.arid         (mm_interconnect_0_default_slave_inst_axi_error_if_arid),    //   input,   width = 4,             .arid
		.araddr       (mm_interconnect_0_default_slave_inst_axi_error_if_araddr),  //   input,  width = 26,             .araddr
		.arlen        (mm_interconnect_0_default_slave_inst_axi_error_if_arlen),   //   input,   width = 4,             .arlen
		.arsize       (mm_interconnect_0_default_slave_inst_axi_error_if_arsize),  //   input,   width = 3,             .arsize
		.arburst      (mm_interconnect_0_default_slave_inst_axi_error_if_arburst), //   input,   width = 2,             .arburst
		.arlock       (mm_interconnect_0_default_slave_inst_axi_error_if_arlock),  //   input,   width = 2,             .arlock
		.arcache      (mm_interconnect_0_default_slave_inst_axi_error_if_arcache), //   input,   width = 4,             .arcache
		.arprot       (mm_interconnect_0_default_slave_inst_axi_error_if_arprot),  //   input,   width = 3,             .arprot
		.arvalid      (mm_interconnect_0_default_slave_inst_axi_error_if_arvalid), //   input,   width = 1,             .arvalid
		.arready      (mm_interconnect_0_default_slave_inst_axi_error_if_arready), //  output,   width = 1,             .arready
		.rid          (mm_interconnect_0_default_slave_inst_axi_error_if_rid),     //  output,   width = 4,             .rid
		.rdata        (mm_interconnect_0_default_slave_inst_axi_error_if_rdata),   //  output,  width = 32,             .rdata
		.rresp        (mm_interconnect_0_default_slave_inst_axi_error_if_rresp),   //  output,   width = 2,             .rresp
		.rlast        (mm_interconnect_0_default_slave_inst_axi_error_if_rlast),   //  output,   width = 1,             .rlast
		.rvalid       (mm_interconnect_0_default_slave_inst_axi_error_if_rvalid),  //  output,   width = 1,             .rvalid
		.rready       (mm_interconnect_0_default_slave_inst_axi_error_if_rready),  //   input,   width = 1,             .rready
		.av_address   (12'b000000000000),                                          // (terminated),                           
		.av_write     (1'b0),                                                      // (terminated),                           
		.av_read      (1'b0),                                                      // (terminated),                           
		.av_writedata (32'b00000000000000000000000000000000),                      // (terminated),                           
		.av_readdata  (),                                                          // (terminated),                           
		.irq          ()                                                           // (terminated),                           
	);

	hssi_ss_1_altera_merlin_slave_translator_191_x56fcki #(
		.AV_ADDRESS_W                   (26),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (26),
		.UAV_BURSTCOUNT_W               (1),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (1),
		.AV_BURSTCOUNT_SYMBOLS          (1),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0),
		.WAITREQUEST_ALLOWANCE          (0),
		.SYNC_RESET                     (0)
	) cpu_reconfig_inst (
		.clk                    (clk_clk),                                             //   input,   width = 1,                      clk.clk
		.reset                  (~reset_reset_n),                                      //   input,   width = 1,                    reset.reset
		.uav_address            (cpu_reconfig_address),                                //   input,  width = 26, avalon_universal_slave_0.address
		.uav_burstcount         (cpu_reconfig_burstcount),                             //   input,   width = 1,                         .burstcount
		.uav_read               (cpu_reconfig_read),                                   //   input,   width = 1,                         .read
		.uav_write              (cpu_reconfig_write),                                  //   input,   width = 1,                         .write
		.uav_waitrequest        (cpu_reconfig_waitrequest),                            //  output,   width = 1,                         .waitrequest
		.uav_readdatavalid      (cpu_reconfig_readdatavalid),                          //  output,   width = 1,                         .readdatavalid
		.uav_byteenable         (cpu_reconfig_byteenable),                             //   input,   width = 4,                         .byteenable
		.uav_readdata           (cpu_reconfig_readdata),                               //  output,  width = 32,                         .readdata
		.uav_writedata          (cpu_reconfig_writedata),                              //   input,  width = 32,                         .writedata
		.uav_lock               (cpu_reconfig_lock),                                   //   input,   width = 1,                         .lock
		.uav_debugaccess        (cpu_reconfig_debugaccess),                            //   input,   width = 1,                         .debugaccess
		.av_address             (cpu_reconfig_inst_avalon_anti_slave_0_address),       //  output,  width = 26,      avalon_anti_slave_0.address
		.av_write               (cpu_reconfig_inst_avalon_anti_slave_0_write),         //  output,   width = 1,                         .write
		.av_read                (cpu_reconfig_inst_avalon_anti_slave_0_read),          //  output,   width = 1,                         .read
		.av_readdata            (cpu_reconfig_inst_avalon_anti_slave_0_readdata),      //   input,  width = 32,                         .readdata
		.av_writedata           (cpu_reconfig_inst_avalon_anti_slave_0_writedata),     //  output,  width = 32,                         .writedata
		.av_byteenable          (cpu_reconfig_inst_avalon_anti_slave_0_byteenable),    //  output,   width = 4,                         .byteenable
		.av_readdatavalid       (cpu_reconfig_inst_avalon_anti_slave_0_readdatavalid), //   input,   width = 1,                         .readdatavalid
		.av_waitrequest         (cpu_reconfig_inst_avalon_anti_slave_0_waitrequest),   //   input,   width = 1,                         .waitrequest
		.av_begintransfer       (),                                                    // (terminated),                                       
		.av_beginbursttransfer  (),                                                    // (terminated),                                       
		.av_burstcount          (),                                                    // (terminated),                                       
		.av_writebyteenable     (),                                                    // (terminated),                                       
		.av_lock                (),                                                    // (terminated),                                       
		.av_chipselect          (),                                                    // (terminated),                                       
		.av_clken               (),                                                    // (terminated),                                       
		.uav_clken              (1'b0),                                                // (terminated),                                       
		.av_debugaccess         (),                                                    // (terminated),                                       
		.av_outputenable        (),                                                    // (terminated),                                       
		.uav_response           (),                                                    // (terminated),                                       
		.av_response            (2'b00),                                               // (terminated),                                       
		.uav_writeresponsevalid (),                                                    // (terminated),                                       
		.av_writeresponsevalid  (1'b0)                                                 // (terminated),                                       
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (10),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (10),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p0_rsfec_reconfig_inst (
		.clk                    (clk_clk),                                                                     //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                              //   input,   width = 1,                     reset.reset
		.uav_address            (p0_rsfec_reconfig_address),                                                   //  output,  width = 10, avalon_universal_master_0.address
		.uav_burstcount         (p0_rsfec_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p0_rsfec_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p0_rsfec_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p0_rsfec_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p0_rsfec_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p0_rsfec_reconfig_byteenable),                                                //  output,   width = 1,                          .byteenable
		.uav_readdata           (p0_rsfec_reconfig_readdata),                                                  //   input,   width = 8,                          .readdata
		.uav_writedata          (p0_rsfec_reconfig_writedata),                                                 //  output,   width = 8,                          .writedata
		.uav_lock               (p0_rsfec_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p0_rsfec_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 10,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_readdata),      //  output,   width = 8,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_writedata),     //   input,   width = 8,                          .writedata
		.av_burstcount          (1'b1),                                                                        // (terminated),                                        
		.av_byteenable          (1'b1),                                                                        // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                        // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                        // (terminated),                                        
		.av_chipselect          (1'b0),                                                                        // (terminated),                                        
		.av_lock                (1'b0),                                                                        // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                        // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                        // (terminated),                                        
		.uav_clken              (),                                                                            // (terminated),                                        
		.av_clken               (1'b1),                                                                        // (terminated),                                        
		.uav_response           (2'b00),                                                                       // (terminated),                                        
		.av_response            (),                                                                            // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                        // (terminated),                                        
		.av_writeresponsevalid  ()                                                                             // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (17),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p0_ptp0_reconfig_inst (
		.clk                    (clk_clk),                                                                    //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                             //   input,   width = 1,                     reset.reset
		.uav_address            (p0_ptp0_reconfig_address),                                                   //  output,  width = 17, avalon_universal_master_0.address
		.uav_burstcount         (p0_ptp0_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p0_ptp0_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p0_ptp0_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p0_ptp0_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p0_ptp0_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p0_ptp0_reconfig_byteenable),                                                //  output,   width = 1,                          .byteenable
		.uav_readdata           (p0_ptp0_reconfig_readdata),                                                  //   input,   width = 8,                          .readdata
		.uav_writedata          (p0_ptp0_reconfig_writedata),                                                 //  output,   width = 8,                          .writedata
		.uav_lock               (p0_ptp0_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p0_ptp0_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 17,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_readdata),      //  output,   width = 8,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_writedata),     //   input,   width = 8,                          .writedata
		.av_burstcount          (1'b1),                                                                       // (terminated),                                        
		.av_byteenable          (1'b1),                                                                       // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                       // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                       // (terminated),                                        
		.av_chipselect          (1'b0),                                                                       // (terminated),                                        
		.av_lock                (1'b0),                                                                       // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                       // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                       // (terminated),                                        
		.uav_clken              (),                                                                           // (terminated),                                        
		.av_clken               (1'b1),                                                                       // (terminated),                                        
		.uav_response           (2'b00),                                                                      // (terminated),                                        
		.av_response            (),                                                                           // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                       // (terminated),                                        
		.av_writeresponsevalid  ()                                                                            // (terminated),                                        
	);

	hssi_ss_1_altera_merlin_master_translator_192_lykd4la #(
		.AV_ADDRESS_W                (17),
		.AV_DATA_W                   (8),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (1),
		.UAV_ADDRESS_W               (17),
		.UAV_BURSTCOUNT_W            (1),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (1),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (1),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0),
		.SYNC_RESET                  (0),
		.WAITREQUEST_ALLOWANCE       (0),
		.USE_OUTPUTENABLE            (0)
	) p0_ptp1_reconfig_inst (
		.clk                    (clk_clk),                                                                    //   input,   width = 1,                       clk.clk
		.reset                  (~reset_reset_n),                                                             //   input,   width = 1,                     reset.reset
		.uav_address            (p0_ptp1_reconfig_address),                                                   //  output,  width = 17, avalon_universal_master_0.address
		.uav_burstcount         (p0_ptp1_reconfig_burstcount),                                                //  output,   width = 1,                          .burstcount
		.uav_read               (p0_ptp1_reconfig_read),                                                      //  output,   width = 1,                          .read
		.uav_write              (p0_ptp1_reconfig_write),                                                     //  output,   width = 1,                          .write
		.uav_waitrequest        (p0_ptp1_reconfig_waitrequest),                                               //   input,   width = 1,                          .waitrequest
		.uav_readdatavalid      (p0_ptp1_reconfig_readdatavalid),                                             //   input,   width = 1,                          .readdatavalid
		.uav_byteenable         (p0_ptp1_reconfig_byteenable),                                                //  output,   width = 1,                          .byteenable
		.uav_readdata           (p0_ptp1_reconfig_readdata),                                                  //   input,   width = 8,                          .readdata
		.uav_writedata          (p0_ptp1_reconfig_writedata),                                                 //  output,   width = 8,                          .writedata
		.uav_lock               (p0_ptp1_reconfig_lock),                                                      //  output,   width = 1,                          .lock
		.uav_debugaccess        (p0_ptp1_reconfig_debugaccess),                                               //  output,   width = 1,                          .debugaccess
		.av_address             (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_address),       //   input,  width = 17,      avalon_anti_master_0.address
		.av_waitrequest         (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_waitrequest),   //  output,   width = 1,                          .waitrequest
		.av_read                (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_read),          //   input,   width = 1,                          .read
		.av_readdata            (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_readdata),      //  output,   width = 8,                          .readdata
		.av_readdatavalid       (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_readdatavalid), //  output,   width = 1,                          .readdatavalid
		.av_write               (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_write),         //   input,   width = 1,                          .write
		.av_writedata           (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_writedata),     //   input,   width = 8,                          .writedata
		.av_burstcount          (1'b1),                                                                       // (terminated),                                        
		.av_byteenable          (1'b1),                                                                       // (terminated),                                        
		.av_beginbursttransfer  (1'b0),                                                                       // (terminated),                                        
		.av_begintransfer       (1'b0),                                                                       // (terminated),                                        
		.av_chipselect          (1'b0),                                                                       // (terminated),                                        
		.av_lock                (1'b0),                                                                       // (terminated),                                        
		.av_debugaccess         (1'b0),                                                                       // (terminated),                                        
		.uav_outputenable       (1'b0),                                                                       // (terminated),                                        
		.uav_clken              (),                                                                           // (terminated),                                        
		.av_clken               (1'b1),                                                                       // (terminated),                                        
		.uav_response           (2'b00),                                                                      // (terminated),                                        
		.av_response            (),                                                                           // (terminated),                                        
		.uav_writeresponsevalid (1'b0),                                                                       // (terminated),                                        
		.av_writeresponsevalid  ()                                                                            // (terminated),                                        
	);

	hssi_ss_1_altera_mm_interconnect_1920_7h3vosq mm_interconnect_0 (
		.cpu_reconfig_inst_avalon_anti_slave_0_address               (cpu_reconfig_inst_avalon_anti_slave_0_address),                                 //   input,  width = 26,         cpu_reconfig_inst_avalon_anti_slave_0.address
		.cpu_reconfig_inst_avalon_anti_slave_0_waitrequest           (cpu_reconfig_inst_avalon_anti_slave_0_waitrequest),                             //  output,   width = 1,                                              .waitrequest
		.cpu_reconfig_inst_avalon_anti_slave_0_byteenable            (cpu_reconfig_inst_avalon_anti_slave_0_byteenable),                              //   input,   width = 4,                                              .byteenable
		.cpu_reconfig_inst_avalon_anti_slave_0_read                  (cpu_reconfig_inst_avalon_anti_slave_0_read),                                    //   input,   width = 1,                                              .read
		.cpu_reconfig_inst_avalon_anti_slave_0_readdata              (cpu_reconfig_inst_avalon_anti_slave_0_readdata),                                //  output,  width = 32,                                              .readdata
		.cpu_reconfig_inst_avalon_anti_slave_0_readdatavalid         (cpu_reconfig_inst_avalon_anti_slave_0_readdatavalid),                           //  output,   width = 1,                                              .readdatavalid
		.cpu_reconfig_inst_avalon_anti_slave_0_write                 (cpu_reconfig_inst_avalon_anti_slave_0_write),                                   //   input,   width = 1,                                              .write
		.cpu_reconfig_inst_avalon_anti_slave_0_writedata             (cpu_reconfig_inst_avalon_anti_slave_0_writedata),                               //   input,  width = 32,                                              .writedata
		.ss_reconfig_inst_avalon_anti_master_0_address               (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_address),               //  output,   width = 9,         ss_reconfig_inst_avalon_anti_master_0.address
		.ss_reconfig_inst_avalon_anti_master_0_write                 (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_write),                 //  output,   width = 1,                                              .write
		.ss_reconfig_inst_avalon_anti_master_0_read                  (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_read),                  //  output,   width = 1,                                              .read
		.ss_reconfig_inst_avalon_anti_master_0_readdata              (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdata),              //   input,  width = 32,                                              .readdata
		.ss_reconfig_inst_avalon_anti_master_0_writedata             (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_writedata),             //  output,  width = 32,                                              .writedata
		.ss_reconfig_inst_avalon_anti_master_0_byteenable            (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_byteenable),            //  output,   width = 4,                                              .byteenable
		.ss_reconfig_inst_avalon_anti_master_0_readdatavalid         (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_readdatavalid),         //   input,   width = 1,                                              .readdatavalid
		.ss_reconfig_inst_avalon_anti_master_0_waitrequest           (mm_interconnect_0_ss_reconfig_inst_avalon_anti_master_0_waitrequest),           //   input,   width = 1,                                              .waitrequest
		.p0_eth_reconfig_inst_avalon_anti_master_0_address           (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_address),           //  output,  width = 14,     p0_eth_reconfig_inst_avalon_anti_master_0.address
		.p0_eth_reconfig_inst_avalon_anti_master_0_write             (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_write),             //  output,   width = 1,                                              .write
		.p0_eth_reconfig_inst_avalon_anti_master_0_read              (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_read),              //  output,   width = 1,                                              .read
		.p0_eth_reconfig_inst_avalon_anti_master_0_readdata          (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdata),          //   input,  width = 32,                                              .readdata
		.p0_eth_reconfig_inst_avalon_anti_master_0_writedata         (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_writedata),         //  output,  width = 32,                                              .writedata
		.p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid     (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_readdatavalid),     //   input,   width = 1,                                              .readdatavalid
		.p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest       (mm_interconnect_0_p0_eth_reconfig_inst_avalon_anti_master_0_waitrequest),       //   input,   width = 1,                                              .waitrequest
		.p1_eth_reconfig_inst_avalon_anti_master_0_address           (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_address),           //  output,  width = 14,     p1_eth_reconfig_inst_avalon_anti_master_0.address
		.p1_eth_reconfig_inst_avalon_anti_master_0_write             (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_write),             //  output,   width = 1,                                              .write
		.p1_eth_reconfig_inst_avalon_anti_master_0_read              (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_read),              //  output,   width = 1,                                              .read
		.p1_eth_reconfig_inst_avalon_anti_master_0_readdata          (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_readdata),          //   input,  width = 32,                                              .readdata
		.p1_eth_reconfig_inst_avalon_anti_master_0_writedata         (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_writedata),         //  output,  width = 32,                                              .writedata
		.p1_eth_reconfig_inst_avalon_anti_master_0_readdatavalid     (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_readdatavalid),     //   input,   width = 1,                                              .readdatavalid
		.p1_eth_reconfig_inst_avalon_anti_master_0_waitrequest       (mm_interconnect_0_p1_eth_reconfig_inst_avalon_anti_master_0_waitrequest),       //   input,   width = 1,                                              .waitrequest
		.p2_eth_reconfig_inst_avalon_anti_master_0_address           (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_address),           //  output,  width = 14,     p2_eth_reconfig_inst_avalon_anti_master_0.address
		.p2_eth_reconfig_inst_avalon_anti_master_0_write             (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_write),             //  output,   width = 1,                                              .write
		.p2_eth_reconfig_inst_avalon_anti_master_0_read              (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_read),              //  output,   width = 1,                                              .read
		.p2_eth_reconfig_inst_avalon_anti_master_0_readdata          (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_readdata),          //   input,  width = 32,                                              .readdata
		.p2_eth_reconfig_inst_avalon_anti_master_0_writedata         (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_writedata),         //  output,  width = 32,                                              .writedata
		.p2_eth_reconfig_inst_avalon_anti_master_0_readdatavalid     (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_readdatavalid),     //   input,   width = 1,                                              .readdatavalid
		.p2_eth_reconfig_inst_avalon_anti_master_0_waitrequest       (mm_interconnect_0_p2_eth_reconfig_inst_avalon_anti_master_0_waitrequest),       //   input,   width = 1,                                              .waitrequest
		.p3_eth_reconfig_inst_avalon_anti_master_0_address           (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_address),           //  output,  width = 14,     p3_eth_reconfig_inst_avalon_anti_master_0.address
		.p3_eth_reconfig_inst_avalon_anti_master_0_write             (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_write),             //  output,   width = 1,                                              .write
		.p3_eth_reconfig_inst_avalon_anti_master_0_read              (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_read),              //  output,   width = 1,                                              .read
		.p3_eth_reconfig_inst_avalon_anti_master_0_readdata          (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_readdata),          //   input,  width = 32,                                              .readdata
		.p3_eth_reconfig_inst_avalon_anti_master_0_writedata         (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_writedata),         //  output,  width = 32,                                              .writedata
		.p3_eth_reconfig_inst_avalon_anti_master_0_readdatavalid     (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_readdatavalid),     //   input,   width = 1,                                              .readdatavalid
		.p3_eth_reconfig_inst_avalon_anti_master_0_waitrequest       (mm_interconnect_0_p3_eth_reconfig_inst_avalon_anti_master_0_waitrequest),       //   input,   width = 1,                                              .waitrequest
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address       (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //  output,  width = 17, p0_c0_xcvr_reconfig_inst_avalon_anti_master_0.address
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write         (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //  output,   width = 1,                                              .write
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read          (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //  output,   width = 1,                                              .read
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata      (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //   input,   width = 8,                                              .readdata
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata     (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //  output,   width = 8,                                              .writedata
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //   input,   width = 1,                                              .readdatavalid
		.p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest   (mm_interconnect_0_p0_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //   input,   width = 1,                                              .waitrequest
		.p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_address       (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //  output,  width = 17, p1_c0_xcvr_reconfig_inst_avalon_anti_master_0.address
		.p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_write         (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //  output,   width = 1,                                              .write
		.p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_read          (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //  output,   width = 1,                                              .read
		.p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata      (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //   input,   width = 8,                                              .readdata
		.p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata     (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //  output,   width = 8,                                              .writedata
		.p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //   input,   width = 1,                                              .readdatavalid
		.p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest   (mm_interconnect_0_p1_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //   input,   width = 1,                                              .waitrequest
		.p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_address       (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //  output,  width = 17, p2_c0_xcvr_reconfig_inst_avalon_anti_master_0.address
		.p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_write         (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //  output,   width = 1,                                              .write
		.p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_read          (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //  output,   width = 1,                                              .read
		.p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata      (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //   input,   width = 8,                                              .readdata
		.p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata     (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //  output,   width = 8,                                              .writedata
		.p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //   input,   width = 1,                                              .readdatavalid
		.p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest   (mm_interconnect_0_p2_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //   input,   width = 1,                                              .waitrequest
		.p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_address       (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_address),       //  output,  width = 17, p3_c0_xcvr_reconfig_inst_avalon_anti_master_0.address
		.p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_write         (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_write),         //  output,   width = 1,                                              .write
		.p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_read          (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_read),          //  output,   width = 1,                                              .read
		.p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata      (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdata),      //   input,   width = 8,                                              .readdata
		.p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata     (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_writedata),     //  output,   width = 8,                                              .writedata
		.p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_readdatavalid), //   input,   width = 1,                                              .readdatavalid
		.p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest   (mm_interconnect_0_p3_c0_xcvr_reconfig_inst_avalon_anti_master_0_waitrequest),   //   input,   width = 1,                                              .waitrequest
		.p0_rsfec_reconfig_inst_avalon_anti_master_0_address         (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_address),         //  output,  width = 10,   p0_rsfec_reconfig_inst_avalon_anti_master_0.address
		.p0_rsfec_reconfig_inst_avalon_anti_master_0_write           (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_write),           //  output,   width = 1,                                              .write
		.p0_rsfec_reconfig_inst_avalon_anti_master_0_read            (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_read),            //  output,   width = 1,                                              .read
		.p0_rsfec_reconfig_inst_avalon_anti_master_0_readdata        (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_readdata),        //   input,   width = 8,                                              .readdata
		.p0_rsfec_reconfig_inst_avalon_anti_master_0_writedata       (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_writedata),       //  output,   width = 8,                                              .writedata
		.p0_rsfec_reconfig_inst_avalon_anti_master_0_readdatavalid   (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_readdatavalid),   //   input,   width = 1,                                              .readdatavalid
		.p0_rsfec_reconfig_inst_avalon_anti_master_0_waitrequest     (mm_interconnect_0_p0_rsfec_reconfig_inst_avalon_anti_master_0_waitrequest),     //   input,   width = 1,                                              .waitrequest
		.p0_ptp0_reconfig_inst_avalon_anti_master_0_address          (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_address),          //  output,  width = 17,    p0_ptp0_reconfig_inst_avalon_anti_master_0.address
		.p0_ptp0_reconfig_inst_avalon_anti_master_0_write            (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_write),            //  output,   width = 1,                                              .write
		.p0_ptp0_reconfig_inst_avalon_anti_master_0_read             (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_read),             //  output,   width = 1,                                              .read
		.p0_ptp0_reconfig_inst_avalon_anti_master_0_readdata         (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_readdata),         //   input,   width = 8,                                              .readdata
		.p0_ptp0_reconfig_inst_avalon_anti_master_0_writedata        (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_writedata),        //  output,   width = 8,                                              .writedata
		.p0_ptp0_reconfig_inst_avalon_anti_master_0_readdatavalid    (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_readdatavalid),    //   input,   width = 1,                                              .readdatavalid
		.p0_ptp0_reconfig_inst_avalon_anti_master_0_waitrequest      (mm_interconnect_0_p0_ptp0_reconfig_inst_avalon_anti_master_0_waitrequest),      //   input,   width = 1,                                              .waitrequest
		.p0_ptp1_reconfig_inst_avalon_anti_master_0_address          (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_address),          //  output,  width = 17,    p0_ptp1_reconfig_inst_avalon_anti_master_0.address
		.p0_ptp1_reconfig_inst_avalon_anti_master_0_write            (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_write),            //  output,   width = 1,                                              .write
		.p0_ptp1_reconfig_inst_avalon_anti_master_0_read             (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_read),             //  output,   width = 1,                                              .read
		.p0_ptp1_reconfig_inst_avalon_anti_master_0_readdata         (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_readdata),         //   input,   width = 8,                                              .readdata
		.p0_ptp1_reconfig_inst_avalon_anti_master_0_writedata        (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_writedata),        //  output,   width = 8,                                              .writedata
		.p0_ptp1_reconfig_inst_avalon_anti_master_0_readdatavalid    (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_readdatavalid),    //   input,   width = 1,                                              .readdatavalid
		.p0_ptp1_reconfig_inst_avalon_anti_master_0_waitrequest      (mm_interconnect_0_p0_ptp1_reconfig_inst_avalon_anti_master_0_waitrequest),      //   input,   width = 1,                                              .waitrequest
		.axi4_lite_inst_m0_awaddr                                    (axi4_lite_inst_m0_awaddr),                                                      //   input,  width = 26,                             axi4_lite_inst_m0.awaddr
		.axi4_lite_inst_m0_awprot                                    (axi4_lite_inst_m0_awprot),                                                      //   input,   width = 3,                                              .awprot
		.axi4_lite_inst_m0_awvalid                                   (axi4_lite_inst_m0_awvalid),                                                     //   input,   width = 1,                                              .awvalid
		.axi4_lite_inst_m0_awready                                   (axi4_lite_inst_m0_awready),                                                     //  output,   width = 1,                                              .awready
		.axi4_lite_inst_m0_wdata                                     (axi4_lite_inst_m0_wdata),                                                       //   input,  width = 32,                                              .wdata
		.axi4_lite_inst_m0_wstrb                                     (axi4_lite_inst_m0_wstrb),                                                       //   input,   width = 4,                                              .wstrb
		.axi4_lite_inst_m0_wvalid                                    (axi4_lite_inst_m0_wvalid),                                                      //   input,   width = 1,                                              .wvalid
		.axi4_lite_inst_m0_wready                                    (axi4_lite_inst_m0_wready),                                                      //  output,   width = 1,                                              .wready
		.axi4_lite_inst_m0_bresp                                     (axi4_lite_inst_m0_bresp),                                                       //  output,   width = 2,                                              .bresp
		.axi4_lite_inst_m0_bvalid                                    (axi4_lite_inst_m0_bvalid),                                                      //  output,   width = 1,                                              .bvalid
		.axi4_lite_inst_m0_bready                                    (axi4_lite_inst_m0_bready),                                                      //   input,   width = 1,                                              .bready
		.axi4_lite_inst_m0_araddr                                    (axi4_lite_inst_m0_araddr),                                                      //   input,  width = 26,                                              .araddr
		.axi4_lite_inst_m0_arprot                                    (axi4_lite_inst_m0_arprot),                                                      //   input,   width = 3,                                              .arprot
		.axi4_lite_inst_m0_arvalid                                   (axi4_lite_inst_m0_arvalid),                                                     //   input,   width = 1,                                              .arvalid
		.axi4_lite_inst_m0_arready                                   (axi4_lite_inst_m0_arready),                                                     //  output,   width = 1,                                              .arready
		.axi4_lite_inst_m0_rdata                                     (axi4_lite_inst_m0_rdata),                                                       //  output,  width = 32,                                              .rdata
		.axi4_lite_inst_m0_rresp                                     (axi4_lite_inst_m0_rresp),                                                       //  output,   width = 2,                                              .rresp
		.axi4_lite_inst_m0_rvalid                                    (axi4_lite_inst_m0_rvalid),                                                      //  output,   width = 1,                                              .rvalid
		.axi4_lite_inst_m0_rready                                    (axi4_lite_inst_m0_rready),                                                      //   input,   width = 1,                                              .rready
		.default_slave_inst_axi_error_if_awid                        (mm_interconnect_0_default_slave_inst_axi_error_if_awid),                        //  output,   width = 4,               default_slave_inst_axi_error_if.awid
		.default_slave_inst_axi_error_if_awaddr                      (mm_interconnect_0_default_slave_inst_axi_error_if_awaddr),                      //  output,  width = 26,                                              .awaddr
		.default_slave_inst_axi_error_if_awlen                       (mm_interconnect_0_default_slave_inst_axi_error_if_awlen),                       //  output,   width = 4,                                              .awlen
		.default_slave_inst_axi_error_if_awsize                      (mm_interconnect_0_default_slave_inst_axi_error_if_awsize),                      //  output,   width = 3,                                              .awsize
		.default_slave_inst_axi_error_if_awburst                     (mm_interconnect_0_default_slave_inst_axi_error_if_awburst),                     //  output,   width = 2,                                              .awburst
		.default_slave_inst_axi_error_if_awlock                      (mm_interconnect_0_default_slave_inst_axi_error_if_awlock),                      //  output,   width = 2,                                              .awlock
		.default_slave_inst_axi_error_if_awcache                     (mm_interconnect_0_default_slave_inst_axi_error_if_awcache),                     //  output,   width = 4,                                              .awcache
		.default_slave_inst_axi_error_if_awprot                      (mm_interconnect_0_default_slave_inst_axi_error_if_awprot),                      //  output,   width = 3,                                              .awprot
		.default_slave_inst_axi_error_if_awvalid                     (mm_interconnect_0_default_slave_inst_axi_error_if_awvalid),                     //  output,   width = 1,                                              .awvalid
		.default_slave_inst_axi_error_if_awready                     (mm_interconnect_0_default_slave_inst_axi_error_if_awready),                     //   input,   width = 1,                                              .awready
		.default_slave_inst_axi_error_if_wid                         (mm_interconnect_0_default_slave_inst_axi_error_if_wid),                         //  output,   width = 4,                                              .wid
		.default_slave_inst_axi_error_if_wdata                       (mm_interconnect_0_default_slave_inst_axi_error_if_wdata),                       //  output,  width = 32,                                              .wdata
		.default_slave_inst_axi_error_if_wstrb                       (mm_interconnect_0_default_slave_inst_axi_error_if_wstrb),                       //  output,   width = 4,                                              .wstrb
		.default_slave_inst_axi_error_if_wlast                       (mm_interconnect_0_default_slave_inst_axi_error_if_wlast),                       //  output,   width = 1,                                              .wlast
		.default_slave_inst_axi_error_if_wvalid                      (mm_interconnect_0_default_slave_inst_axi_error_if_wvalid),                      //  output,   width = 1,                                              .wvalid
		.default_slave_inst_axi_error_if_wready                      (mm_interconnect_0_default_slave_inst_axi_error_if_wready),                      //   input,   width = 1,                                              .wready
		.default_slave_inst_axi_error_if_bid                         (mm_interconnect_0_default_slave_inst_axi_error_if_bid),                         //   input,   width = 4,                                              .bid
		.default_slave_inst_axi_error_if_bresp                       (mm_interconnect_0_default_slave_inst_axi_error_if_bresp),                       //   input,   width = 2,                                              .bresp
		.default_slave_inst_axi_error_if_bvalid                      (mm_interconnect_0_default_slave_inst_axi_error_if_bvalid),                      //   input,   width = 1,                                              .bvalid
		.default_slave_inst_axi_error_if_bready                      (mm_interconnect_0_default_slave_inst_axi_error_if_bready),                      //  output,   width = 1,                                              .bready
		.default_slave_inst_axi_error_if_arid                        (mm_interconnect_0_default_slave_inst_axi_error_if_arid),                        //  output,   width = 4,                                              .arid
		.default_slave_inst_axi_error_if_araddr                      (mm_interconnect_0_default_slave_inst_axi_error_if_araddr),                      //  output,  width = 26,                                              .araddr
		.default_slave_inst_axi_error_if_arlen                       (mm_interconnect_0_default_slave_inst_axi_error_if_arlen),                       //  output,   width = 4,                                              .arlen
		.default_slave_inst_axi_error_if_arsize                      (mm_interconnect_0_default_slave_inst_axi_error_if_arsize),                      //  output,   width = 3,                                              .arsize
		.default_slave_inst_axi_error_if_arburst                     (mm_interconnect_0_default_slave_inst_axi_error_if_arburst),                     //  output,   width = 2,                                              .arburst
		.default_slave_inst_axi_error_if_arlock                      (mm_interconnect_0_default_slave_inst_axi_error_if_arlock),                      //  output,   width = 2,                                              .arlock
		.default_slave_inst_axi_error_if_arcache                     (mm_interconnect_0_default_slave_inst_axi_error_if_arcache),                     //  output,   width = 4,                                              .arcache
		.default_slave_inst_axi_error_if_arprot                      (mm_interconnect_0_default_slave_inst_axi_error_if_arprot),                      //  output,   width = 3,                                              .arprot
		.default_slave_inst_axi_error_if_arvalid                     (mm_interconnect_0_default_slave_inst_axi_error_if_arvalid),                     //  output,   width = 1,                                              .arvalid
		.default_slave_inst_axi_error_if_arready                     (mm_interconnect_0_default_slave_inst_axi_error_if_arready),                     //   input,   width = 1,                                              .arready
		.default_slave_inst_axi_error_if_rid                         (mm_interconnect_0_default_slave_inst_axi_error_if_rid),                         //   input,   width = 4,                                              .rid
		.default_slave_inst_axi_error_if_rdata                       (mm_interconnect_0_default_slave_inst_axi_error_if_rdata),                       //   input,  width = 32,                                              .rdata
		.default_slave_inst_axi_error_if_rresp                       (mm_interconnect_0_default_slave_inst_axi_error_if_rresp),                       //   input,   width = 2,                                              .rresp
		.default_slave_inst_axi_error_if_rlast                       (mm_interconnect_0_default_slave_inst_axi_error_if_rlast),                       //   input,   width = 1,                                              .rlast
		.default_slave_inst_axi_error_if_rvalid                      (mm_interconnect_0_default_slave_inst_axi_error_if_rvalid),                      //   input,   width = 1,                                              .rvalid
		.default_slave_inst_axi_error_if_rready                      (mm_interconnect_0_default_slave_inst_axi_error_if_rready),                      //  output,   width = 1,                                              .rready
		.p0_ptp_parser_reconfig_inst_s0_awaddr                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awaddr),                       //  output,   width = 8,                p0_ptp_parser_reconfig_inst_s0.awaddr
		.p0_ptp_parser_reconfig_inst_s0_awprot                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awprot),                       //  output,   width = 3,                                              .awprot
		.p0_ptp_parser_reconfig_inst_s0_awvalid                      (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awvalid),                      //  output,   width = 1,                                              .awvalid
		.p0_ptp_parser_reconfig_inst_s0_awready                      (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_awready),                      //   input,   width = 1,                                              .awready
		.p0_ptp_parser_reconfig_inst_s0_wdata                        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wdata),                        //  output,  width = 32,                                              .wdata
		.p0_ptp_parser_reconfig_inst_s0_wstrb                        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wstrb),                        //  output,   width = 4,                                              .wstrb
		.p0_ptp_parser_reconfig_inst_s0_wvalid                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wvalid),                       //  output,   width = 1,                                              .wvalid
		.p0_ptp_parser_reconfig_inst_s0_wready                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_wready),                       //   input,   width = 1,                                              .wready
		.p0_ptp_parser_reconfig_inst_s0_bresp                        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bresp),                        //   input,   width = 2,                                              .bresp
		.p0_ptp_parser_reconfig_inst_s0_bvalid                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bvalid),                       //   input,   width = 1,                                              .bvalid
		.p0_ptp_parser_reconfig_inst_s0_bready                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_bready),                       //  output,   width = 1,                                              .bready
		.p0_ptp_parser_reconfig_inst_s0_araddr                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_araddr),                       //  output,   width = 8,                                              .araddr
		.p0_ptp_parser_reconfig_inst_s0_arprot                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arprot),                       //  output,   width = 3,                                              .arprot
		.p0_ptp_parser_reconfig_inst_s0_arvalid                      (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arvalid),                      //  output,   width = 1,                                              .arvalid
		.p0_ptp_parser_reconfig_inst_s0_arready                      (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_arready),                      //   input,   width = 1,                                              .arready
		.p0_ptp_parser_reconfig_inst_s0_rdata                        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rdata),                        //   input,  width = 32,                                              .rdata
		.p0_ptp_parser_reconfig_inst_s0_rresp                        (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rresp),                        //   input,   width = 2,                                              .rresp
		.p0_ptp_parser_reconfig_inst_s0_rvalid                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rvalid),                       //   input,   width = 1,                                              .rvalid
		.p0_ptp_parser_reconfig_inst_s0_rready                       (mm_interconnect_0_p0_ptp_parser_reconfig_inst_s0_rready),                       //  output,   width = 1,                                              .rready
		.p1_ptp_parser_reconfig_inst_s0_awaddr                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awaddr),                       //  output,   width = 8,                p1_ptp_parser_reconfig_inst_s0.awaddr
		.p1_ptp_parser_reconfig_inst_s0_awprot                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awprot),                       //  output,   width = 3,                                              .awprot
		.p1_ptp_parser_reconfig_inst_s0_awvalid                      (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awvalid),                      //  output,   width = 1,                                              .awvalid
		.p1_ptp_parser_reconfig_inst_s0_awready                      (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_awready),                      //   input,   width = 1,                                              .awready
		.p1_ptp_parser_reconfig_inst_s0_wdata                        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wdata),                        //  output,  width = 32,                                              .wdata
		.p1_ptp_parser_reconfig_inst_s0_wstrb                        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wstrb),                        //  output,   width = 4,                                              .wstrb
		.p1_ptp_parser_reconfig_inst_s0_wvalid                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wvalid),                       //  output,   width = 1,                                              .wvalid
		.p1_ptp_parser_reconfig_inst_s0_wready                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_wready),                       //   input,   width = 1,                                              .wready
		.p1_ptp_parser_reconfig_inst_s0_bresp                        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bresp),                        //   input,   width = 2,                                              .bresp
		.p1_ptp_parser_reconfig_inst_s0_bvalid                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bvalid),                       //   input,   width = 1,                                              .bvalid
		.p1_ptp_parser_reconfig_inst_s0_bready                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_bready),                       //  output,   width = 1,                                              .bready
		.p1_ptp_parser_reconfig_inst_s0_araddr                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_araddr),                       //  output,   width = 8,                                              .araddr
		.p1_ptp_parser_reconfig_inst_s0_arprot                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arprot),                       //  output,   width = 3,                                              .arprot
		.p1_ptp_parser_reconfig_inst_s0_arvalid                      (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arvalid),                      //  output,   width = 1,                                              .arvalid
		.p1_ptp_parser_reconfig_inst_s0_arready                      (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_arready),                      //   input,   width = 1,                                              .arready
		.p1_ptp_parser_reconfig_inst_s0_rdata                        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rdata),                        //   input,  width = 32,                                              .rdata
		.p1_ptp_parser_reconfig_inst_s0_rresp                        (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rresp),                        //   input,   width = 2,                                              .rresp
		.p1_ptp_parser_reconfig_inst_s0_rvalid                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rvalid),                       //   input,   width = 1,                                              .rvalid
		.p1_ptp_parser_reconfig_inst_s0_rready                       (mm_interconnect_0_p1_ptp_parser_reconfig_inst_s0_rready),                       //  output,   width = 1,                                              .rready
		.p2_ptp_parser_reconfig_inst_s0_awaddr                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awaddr),                       //  output,   width = 8,                p2_ptp_parser_reconfig_inst_s0.awaddr
		.p2_ptp_parser_reconfig_inst_s0_awprot                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awprot),                       //  output,   width = 3,                                              .awprot
		.p2_ptp_parser_reconfig_inst_s0_awvalid                      (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awvalid),                      //  output,   width = 1,                                              .awvalid
		.p2_ptp_parser_reconfig_inst_s0_awready                      (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_awready),                      //   input,   width = 1,                                              .awready
		.p2_ptp_parser_reconfig_inst_s0_wdata                        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wdata),                        //  output,  width = 32,                                              .wdata
		.p2_ptp_parser_reconfig_inst_s0_wstrb                        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wstrb),                        //  output,   width = 4,                                              .wstrb
		.p2_ptp_parser_reconfig_inst_s0_wvalid                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wvalid),                       //  output,   width = 1,                                              .wvalid
		.p2_ptp_parser_reconfig_inst_s0_wready                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_wready),                       //   input,   width = 1,                                              .wready
		.p2_ptp_parser_reconfig_inst_s0_bresp                        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bresp),                        //   input,   width = 2,                                              .bresp
		.p2_ptp_parser_reconfig_inst_s0_bvalid                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bvalid),                       //   input,   width = 1,                                              .bvalid
		.p2_ptp_parser_reconfig_inst_s0_bready                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_bready),                       //  output,   width = 1,                                              .bready
		.p2_ptp_parser_reconfig_inst_s0_araddr                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_araddr),                       //  output,   width = 8,                                              .araddr
		.p2_ptp_parser_reconfig_inst_s0_arprot                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arprot),                       //  output,   width = 3,                                              .arprot
		.p2_ptp_parser_reconfig_inst_s0_arvalid                      (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arvalid),                      //  output,   width = 1,                                              .arvalid
		.p2_ptp_parser_reconfig_inst_s0_arready                      (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_arready),                      //   input,   width = 1,                                              .arready
		.p2_ptp_parser_reconfig_inst_s0_rdata                        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rdata),                        //   input,  width = 32,                                              .rdata
		.p2_ptp_parser_reconfig_inst_s0_rresp                        (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rresp),                        //   input,   width = 2,                                              .rresp
		.p2_ptp_parser_reconfig_inst_s0_rvalid                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rvalid),                       //   input,   width = 1,                                              .rvalid
		.p2_ptp_parser_reconfig_inst_s0_rready                       (mm_interconnect_0_p2_ptp_parser_reconfig_inst_s0_rready),                       //  output,   width = 1,                                              .rready
		.p3_ptp_parser_reconfig_inst_s0_awaddr                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awaddr),                       //  output,   width = 8,                p3_ptp_parser_reconfig_inst_s0.awaddr
		.p3_ptp_parser_reconfig_inst_s0_awprot                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awprot),                       //  output,   width = 3,                                              .awprot
		.p3_ptp_parser_reconfig_inst_s0_awvalid                      (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awvalid),                      //  output,   width = 1,                                              .awvalid
		.p3_ptp_parser_reconfig_inst_s0_awready                      (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_awready),                      //   input,   width = 1,                                              .awready
		.p3_ptp_parser_reconfig_inst_s0_wdata                        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wdata),                        //  output,  width = 32,                                              .wdata
		.p3_ptp_parser_reconfig_inst_s0_wstrb                        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wstrb),                        //  output,   width = 4,                                              .wstrb
		.p3_ptp_parser_reconfig_inst_s0_wvalid                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wvalid),                       //  output,   width = 1,                                              .wvalid
		.p3_ptp_parser_reconfig_inst_s0_wready                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_wready),                       //   input,   width = 1,                                              .wready
		.p3_ptp_parser_reconfig_inst_s0_bresp                        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bresp),                        //   input,   width = 2,                                              .bresp
		.p3_ptp_parser_reconfig_inst_s0_bvalid                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bvalid),                       //   input,   width = 1,                                              .bvalid
		.p3_ptp_parser_reconfig_inst_s0_bready                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_bready),                       //  output,   width = 1,                                              .bready
		.p3_ptp_parser_reconfig_inst_s0_araddr                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_araddr),                       //  output,   width = 8,                                              .araddr
		.p3_ptp_parser_reconfig_inst_s0_arprot                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arprot),                       //  output,   width = 3,                                              .arprot
		.p3_ptp_parser_reconfig_inst_s0_arvalid                      (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arvalid),                      //  output,   width = 1,                                              .arvalid
		.p3_ptp_parser_reconfig_inst_s0_arready                      (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_arready),                      //   input,   width = 1,                                              .arready
		.p3_ptp_parser_reconfig_inst_s0_rdata                        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rdata),                        //   input,  width = 32,                                              .rdata
		.p3_ptp_parser_reconfig_inst_s0_rresp                        (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rresp),                        //   input,   width = 2,                                              .rresp
		.p3_ptp_parser_reconfig_inst_s0_rvalid                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rvalid),                       //   input,   width = 1,                                              .rvalid
		.p3_ptp_parser_reconfig_inst_s0_rready                       (mm_interconnect_0_p3_ptp_parser_reconfig_inst_s0_rready),                       //  output,   width = 1,                                              .rready
		.cpu_reconfig_inst_reset_reset_bridge_in_reset_reset         (~reset_reset_n),                                                                //   input,   width = 1, cpu_reconfig_inst_reset_reset_bridge_in_reset.reset
		.clock_in_out_clk_clk                                        (clk_clk)                                                                        //   input,   width = 1,                              clock_in_out_clk.clk
	);

endmodule
