module sra(data_operandA, ctrl_shiftamt, data_result);
input [31:0] data_operandA;
input [4:0] ctrl_shiftamt;
output [31:0] data_result;
wire [31:0] w1, w2, w3, w4;


assign w1 = ctrl_shiftamt[0]?{data_operandA[    :    ],1'b0}: data_operandA[31:0];

 
assign w2 = ctrl_shiftamt[1]?{w1[   :   ],2'b00}: w1;

 
assign w3 = ctrl_shiftamt[2]?{w2[   :   ],4'b0000}: w2;


assign w4 = ctrl_shiftamt[3]?{w3[   :   ],8'b00000000}: w3;


assign data_result = ctrl_shiftamt[4]?{w4[   :   ],16'b0000000000000000}: w4;


endmodule
