Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 17 00:59:11 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    106.461        0.000                      0                 9549        0.122        0.000                      0                 9549        3.000        0.000                       0                  3309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock_i              {0.000 5.000}        10.000          100.000         
  clk_out1_pll_8MHz  {0.000 62.500}       125.000         8.000           
  clkfbout_pll_8MHz  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_pll_8MHz      110.496        0.000                      0                 6248        0.122        0.000                      0                 6248       62.000        0.000                       0                  3305  
  clkfbout_pll_8MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_8MHz  clk_out1_pll_8MHz      106.461        0.000                      0                 3301        0.701        0.000                      0                 3301  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_pll_8MHz                     
(none)             clkfbout_pll_8MHz                     
(none)                                clk_out1_pll_8MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      110.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             110.496ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.359ns  (logic 2.341ns (16.303%)  route 12.018ns (83.697%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.545    -0.711    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/Q
                         net (fo=7, routed)           0.662     0.370    tbs_core_0/spike_memory_0/async_reg.tail_reg[1]
    SLICE_X16Y25         LUT2 (Prop_lut2_I1_O)        0.299     0.669 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7/O
                         net (fo=1, routed)           0.000     0.669    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.309 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[3]
                         net (fo=154, routed)        10.467    11.777    tbs_core_0/spike_memory_0/sel0[3]
    SLICE_X9Y1           MUXF8 (Prop_muxf8_S_O)       0.455    12.232 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[1]_i_5/O
                         net (fo=1, routed)           0.889    13.120    tbs_core_0/spike_memory_0/async_reg.b_data_reg[1]_i_5_n_0
    SLICE_X13Y2          LUT6 (Prop_lut6_I1_O)        0.316    13.436 r  tbs_core_0/spike_memory_0/async_reg.b_data[1]_i_2/O
                         net (fo=1, routed)           0.000    13.436    tbs_core_0/spike_memory_0/async_reg.b_data[1]_i_2_n_0
    SLICE_X13Y2          MUXF7 (Prop_muxf7_I0_O)      0.212    13.648 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.648    tbs_core_0/spike_memory_0/srg[127]_165[1]
    SLICE_X13Y2          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X13Y2          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[1]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X13Y2          FDCE (Setup_fdce_C_D)        0.064   124.144    tbs_core_0/spike_memory_0/async_reg.b_data_reg[1]
  -------------------------------------------------------------------
                         required time                        124.144    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                110.496    

Slack (MET) :             110.685ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.238ns  (logic 2.346ns (16.477%)  route 11.892ns (83.523%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 123.631 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.545    -0.711    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/Q
                         net (fo=7, routed)           0.662     0.370    tbs_core_0/spike_memory_0/async_reg.tail_reg[1]
    SLICE_X16Y25         LUT2 (Prop_lut2_I1_O)        0.299     0.669 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7/O
                         net (fo=1, routed)           0.000     0.669    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.309 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[3]
                         net (fo=154, routed)        10.397    11.706    tbs_core_0/spike_memory_0/sel0[3]
    SLICE_X3Y1           MUXF8 (Prop_muxf8_S_O)       0.455    12.161 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[0]_i_9/O
                         net (fo=1, routed)           0.833    12.994    tbs_core_0/spike_memory_0/async_reg.b_data_reg[0]_i_9_n_0
    SLICE_X5Y2           LUT6 (Prop_lut6_I1_O)        0.316    13.310 r  tbs_core_0/spike_memory_0/async_reg.b_data[0]_i_3/O
                         net (fo=1, routed)           0.000    13.310    tbs_core_0/spike_memory_0/async_reg.b_data[0]_i_3_n_0
    SLICE_X5Y2           MUXF7 (Prop_muxf7_I1_O)      0.217    13.527 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.527    tbs_core_0/spike_memory_0/srg[127]_165[0]
    SLICE_X5Y2           FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.511   123.631    tbs_core_0/spike_memory_0/CLK
    SLICE_X5Y2           FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[0]/C
                         clock pessimism              0.632   124.263    
                         clock uncertainty           -0.115   124.148    
    SLICE_X5Y2           FDCE (Setup_fdce_C_D)        0.064   124.212    tbs_core_0/spike_memory_0/async_reg.b_data_reg[0]
  -------------------------------------------------------------------
                         required time                        124.212    
                         arrival time                         -13.527    
  -------------------------------------------------------------------
                         slack                                110.685    

Slack (MET) :             110.866ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        14.057ns  (logic 1.960ns (13.944%)  route 12.097ns (86.056%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.544    -0.712    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.256 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.710     0.454    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     0.578 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.578    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.825 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)        10.448    11.273    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X1Y8           LUT6 (Prop_lut6_I4_O)        0.299    11.572 r  tbs_core_0/spike_memory_0/async_reg.b_data[7]_i_38/O
                         net (fo=1, routed)           0.000    11.572    tbs_core_0/spike_memory_0/async_reg.b_data[7]_i_38_n_0
    SLICE_X1Y8           MUXF7 (Prop_muxf7_I0_O)      0.212    11.784 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]_i_17/O
                         net (fo=1, routed)           0.000    11.784    tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]_i_17_n_0
    SLICE_X1Y8           MUXF8 (Prop_muxf8_I1_O)      0.094    11.878 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]_i_6/O
                         net (fo=1, routed)           0.939    12.817    tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]_i_6_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I3_O)        0.316    13.133 r  tbs_core_0/spike_memory_0/async_reg.b_data[7]_i_2/O
                         net (fo=1, routed)           0.000    13.133    tbs_core_0/spike_memory_0/async_reg.b_data[7]_i_2_n_0
    SLICE_X5Y7           MUXF7 (Prop_muxf7_I0_O)      0.212    13.345 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    13.345    tbs_core_0/spike_memory_0/srg[127]_165[7]
    SLICE_X5Y7           FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.509   123.629    tbs_core_0/spike_memory_0/CLK
    SLICE_X5Y7           FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]/C
                         clock pessimism              0.632   124.261    
                         clock uncertainty           -0.115   124.146    
    SLICE_X5Y7           FDCE (Setup_fdce_C_D)        0.064   124.210    tbs_core_0/spike_memory_0/async_reg.b_data_reg[7]
  -------------------------------------------------------------------
                         required time                        124.210    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                110.866    

Slack (MET) :             111.213ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.756ns  (logic 2.000ns (14.539%)  route 11.756ns (85.461%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 123.627 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.544    -0.712    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.256 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.710     0.454    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     0.578 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.578    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.825 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)        10.473    11.298    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I4_O)        0.299    11.597 r  tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_33/O
                         net (fo=1, routed)           0.000    11.597    tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_33_n_0
    SLICE_X1Y10          MUXF7 (Prop_muxf7_I1_O)      0.245    11.842 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_14/O
                         net (fo=1, routed)           0.000    11.842    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_14_n_0
    SLICE_X1Y10          MUXF8 (Prop_muxf8_I0_O)      0.104    11.946 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.573    12.519    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_5_n_0
    SLICE_X6Y11          LUT6 (Prop_lut6_I1_O)        0.316    12.835 r  tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_2/O
                         net (fo=1, routed)           0.000    12.835    tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_2_n_0
    SLICE_X6Y11          MUXF7 (Prop_muxf7_I0_O)      0.209    13.044 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.044    tbs_core_0/spike_memory_0/srg[127]_165[10]
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.507   123.627    tbs_core_0/spike_memory_0/CLK
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/C
                         clock pessimism              0.632   124.259    
                         clock uncertainty           -0.115   124.144    
    SLICE_X6Y11          FDCE (Setup_fdce_C_D)        0.113   124.257    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]
  -------------------------------------------------------------------
                         required time                        124.257    
                         arrival time                         -13.044    
  -------------------------------------------------------------------
                         slack                                111.213    

Slack (MET) :             112.074ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.781ns  (logic 2.003ns (15.672%)  route 10.778ns (84.328%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 123.562 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.544    -0.712    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.256 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.710     0.454    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     0.578 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.578    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.825 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         9.185    10.011    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X9Y5           LUT6 (Prop_lut6_I4_O)        0.299    10.310 r  tbs_core_0/spike_memory_0/async_reg.b_data[11]_i_37/O
                         net (fo=1, routed)           0.000    10.310    tbs_core_0/spike_memory_0/async_reg.b_data[11]_i_37_n_0
    SLICE_X9Y5           MUXF7 (Prop_muxf7_I1_O)      0.245    10.555 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]_i_16/O
                         net (fo=1, routed)           0.000    10.555    tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]_i_16_n_0
    SLICE_X9Y5           MUXF8 (Prop_muxf8_I0_O)      0.104    10.659 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]_i_6/O
                         net (fo=1, routed)           0.883    11.541    tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]_i_6_n_0
    SLICE_X15Y6          LUT6 (Prop_lut6_I3_O)        0.316    11.857 r  tbs_core_0/spike_memory_0/async_reg.b_data[11]_i_2/O
                         net (fo=1, routed)           0.000    11.857    tbs_core_0/spike_memory_0/async_reg.b_data[11]_i_2_n_0
    SLICE_X15Y6          MUXF7 (Prop_muxf7_I0_O)      0.212    12.069 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    12.069    tbs_core_0/spike_memory_0/srg[127]_165[11]
    SLICE_X15Y6          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.442   123.562    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y6          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]/C
                         clock pessimism              0.632   124.194    
                         clock uncertainty           -0.115   124.079    
    SLICE_X15Y6          FDCE (Setup_fdce_C_D)        0.064   124.143    tbs_core_0/spike_memory_0/async_reg.b_data_reg[11]
  -------------------------------------------------------------------
                         required time                        124.143    
                         arrival time                         -12.069    
  -------------------------------------------------------------------
                         slack                                112.074    

Slack (MET) :             112.542ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.436ns  (logic 1.967ns (15.817%)  route 10.469ns (84.183%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 123.564 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.544    -0.712    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.256 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.710     0.454    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     0.578 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.578    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.825 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         8.759     9.584    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X21Y2          LUT6 (Prop_lut6_I4_O)        0.299     9.883 r  tbs_core_0/spike_memory_0/async_reg.b_data[4]_i_47/O
                         net (fo=1, routed)           0.000     9.883    tbs_core_0/spike_memory_0/async_reg.b_data[4]_i_47_n_0
    SLICE_X21Y2          MUXF7 (Prop_muxf7_I1_O)      0.217    10.100 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_21/O
                         net (fo=1, routed)           0.000    10.100    tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_21_n_0
    SLICE_X21Y2          MUXF8 (Prop_muxf8_I1_O)      0.094    10.194 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_8/O
                         net (fo=1, routed)           1.000    11.194    tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_8_n_0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.316    11.510 r  tbs_core_0/spike_memory_0/async_reg.b_data[4]_i_3/O
                         net (fo=1, routed)           0.000    11.510    tbs_core_0/spike_memory_0/async_reg.b_data[4]_i_3_n_0
    SLICE_X18Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    11.724 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.724    tbs_core_0/spike_memory_0/srg[127]_165[4]
    SLICE_X18Y2          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.444   123.564    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y2          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]/C
                         clock pessimism              0.704   124.268    
                         clock uncertainty           -0.115   124.153    
    SLICE_X18Y2          FDCE (Setup_fdce_C_D)        0.113   124.266    tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]
  -------------------------------------------------------------------
                         required time                        124.266    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                112.542    

Slack (MET) :             112.787ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.065ns  (logic 2.341ns (19.403%)  route 9.724ns (80.597%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 123.560 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.545    -0.711    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/Q
                         net (fo=7, routed)           0.662     0.370    tbs_core_0/spike_memory_0/async_reg.tail_reg[1]
    SLICE_X16Y25         LUT2 (Prop_lut2_I1_O)        0.299     0.669 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7/O
                         net (fo=1, routed)           0.000     0.669    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.309 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[3]
                         net (fo=154, routed)         8.113     9.423    tbs_core_0/spike_memory_0/sel0[3]
    SLICE_X11Y10         MUXF8 (Prop_muxf8_S_O)       0.455     9.878 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[9]_i_4/O
                         net (fo=1, routed)           0.948    10.826    tbs_core_0/spike_memory_0/async_reg.b_data_reg[9]_i_4_n_0
    SLICE_X13Y10         LUT6 (Prop_lut6_I0_O)        0.316    11.142 r  tbs_core_0/spike_memory_0/async_reg.b_data[9]_i_2/O
                         net (fo=1, routed)           0.000    11.142    tbs_core_0/spike_memory_0/async_reg.b_data[9]_i_2_n_0
    SLICE_X13Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    11.354 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.354    tbs_core_0/spike_memory_0/srg[127]_165[9]
    SLICE_X13Y10         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.440   123.560    tbs_core_0/spike_memory_0/CLK
    SLICE_X13Y10         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[9]/C
                         clock pessimism              0.632   124.192    
                         clock uncertainty           -0.115   124.077    
    SLICE_X13Y10         FDCE (Setup_fdce_C_D)        0.064   124.141    tbs_core_0/spike_memory_0/async_reg.b_data_reg[9]
  -------------------------------------------------------------------
                         required time                        124.141    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                112.787    

Slack (MET) :             112.897ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.035ns  (logic 1.970ns (16.369%)  route 10.065ns (83.631%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 123.567 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.544    -0.712    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y25         FDCE (Prop_fdce_C_Q)         0.456    -0.256 r  tbs_core_0/spike_memory_0/async_reg.head_reg[0]/Q
                         net (fo=9, routed)           0.710     0.454    tbs_core_0/spike_memory_0/async_reg.head_reg[0]
    SLICE_X16Y25         LUT2 (Prop_lut2_I0_O)        0.124     0.578 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8/O
                         net (fo=1, routed)           0.000     0.578    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_8_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     0.825 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[0]
                         net (fo=610, routed)         8.702     9.527    tbs_core_0/spike_memory_0/sel0[0]
    SLICE_X23Y1          LUT6 (Prop_lut6_I4_O)        0.299     9.826 r  tbs_core_0/spike_memory_0/async_reg.b_data[3]_i_47/O
                         net (fo=1, routed)           0.000     9.826    tbs_core_0/spike_memory_0/async_reg.b_data[3]_i_47_n_0
    SLICE_X23Y1          MUXF7 (Prop_muxf7_I1_O)      0.217    10.043 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]_i_21/O
                         net (fo=1, routed)           0.000    10.043    tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]_i_21_n_0
    SLICE_X23Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    10.137 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]_i_8/O
                         net (fo=1, routed)           0.653    10.790    tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]_i_8_n_0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.316    11.106 r  tbs_core_0/spike_memory_0/async_reg.b_data[3]_i_3/O
                         net (fo=1, routed)           0.000    11.106    tbs_core_0/spike_memory_0/async_reg.b_data[3]_i_3_n_0
    SLICE_X24Y3          MUXF7 (Prop_muxf7_I1_O)      0.217    11.323 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.323    tbs_core_0/spike_memory_0/srg[127]_165[3]
    SLICE_X24Y3          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.447   123.567    tbs_core_0/spike_memory_0/CLK
    SLICE_X24Y3          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]/C
                         clock pessimism              0.704   124.271    
                         clock uncertainty           -0.115   124.156    
    SLICE_X24Y3          FDCE (Setup_fdce_C_D)        0.064   124.220    tbs_core_0/spike_memory_0/async_reg.b_data_reg[3]
  -------------------------------------------------------------------
                         required time                        124.220    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                112.897    

Slack (MET) :             113.383ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.541ns  (logic 2.354ns (20.398%)  route 9.187ns (79.602%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 123.560 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.545    -0.711    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/Q
                         net (fo=7, routed)           0.662     0.370    tbs_core_0/spike_memory_0/async_reg.tail_reg[1]
    SLICE_X16Y25         LUT2 (Prop_lut2_I1_O)        0.299     0.669 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7/O
                         net (fo=1, routed)           0.000     0.669    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.309 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[3]
                         net (fo=154, routed)         7.516     8.826    tbs_core_0/spike_memory_0/sel0[3]
    SLICE_X22Y15         MUXF8 (Prop_muxf8_S_O)       0.465     9.291 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[12]_i_7/O
                         net (fo=1, routed)           1.008    10.299    tbs_core_0/spike_memory_0/async_reg.b_data_reg[12]_i_7_n_0
    SLICE_X20Y12         LUT6 (Prop_lut6_I5_O)        0.319    10.618 r  tbs_core_0/spike_memory_0/async_reg.b_data[12]_i_2/O
                         net (fo=1, routed)           0.000    10.618    tbs_core_0/spike_memory_0/async_reg.b_data[12]_i_2_n_0
    SLICE_X20Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    10.830 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    10.830    tbs_core_0/spike_memory_0/srg[127]_165[12]
    SLICE_X20Y12         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.440   123.560    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y12         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[12]/C
                         clock pessimism              0.704   124.264    
                         clock uncertainty           -0.115   124.149    
    SLICE_X20Y12         FDCE (Setup_fdce_C_D)        0.064   124.213    tbs_core_0/spike_memory_0/async_reg.b_data_reg[12]
  -------------------------------------------------------------------
                         required time                        124.213    
                         arrival time                         -10.830    
  -------------------------------------------------------------------
                         slack                                113.383    

Slack (MET) :             113.539ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.423ns  (logic 2.338ns (20.468%)  route 9.085ns (79.532%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 123.549 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.711ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.545    -0.711    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y27         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y27         FDCE (Prop_fdce_C_Q)         0.419    -0.292 r  tbs_core_0/spike_memory_0/async_reg.tail_reg[1]/Q
                         net (fo=7, routed)           0.662     0.370    tbs_core_0/spike_memory_0/async_reg.tail_reg[1]
    SLICE_X16Y25         LUT2 (Prop_lut2_I1_O)        0.299     0.669 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7/O
                         net (fo=1, routed)           0.000     0.669    tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_i_7_n_0
    SLICE_X16Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.309 r  tbs_core_0/spike_memory_0/async_reg.write_delayed_strb_reg_i_3/O[3]
                         net (fo=154, routed)         7.541     8.851    tbs_core_0/spike_memory_0/sel0[3]
    SLICE_X19Y20         MUXF8 (Prop_muxf8_S_O)       0.455     9.306 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]_i_7/O
                         net (fo=1, routed)           0.881    10.187    tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]_i_7_n_0
    SLICE_X22Y23         LUT6 (Prop_lut6_I5_O)        0.316    10.503 r  tbs_core_0/spike_memory_0/async_reg.b_data[14]_i_2/O
                         net (fo=1, routed)           0.000    10.503    tbs_core_0/spike_memory_0/async_reg.b_data[14]_i_2_n_0
    SLICE_X22Y23         MUXF7 (Prop_muxf7_I0_O)      0.209    10.712 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    10.712    tbs_core_0/spike_memory_0/srg[127]_165[14]
    SLICE_X22Y23         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.429   123.549    tbs_core_0/spike_memory_0/CLK
    SLICE_X22Y23         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]/C
                         clock pessimism              0.704   124.253    
                         clock uncertainty           -0.115   124.138    
    SLICE_X22Y23         FDCE (Setup_fdce_C_D)        0.113   124.251    tbs_core_0/spike_memory_0/async_reg.b_data_reg[14]
  -------------------------------------------------------------------
                         required time                        124.251    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                113.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.633ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.587    -0.459    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X3Y36          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.263    tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0]_2
    SLICE_X3Y36          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.857    -0.633    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X3Y36          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.174    -0.459    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.075    -0.384    tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.557    -0.489    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X15Y32         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y32         FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.293    tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0]_0
    SLICE_X15Y32         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.824    -0.666    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X15Y32         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.177    -0.489    
    SLICE_X15Y32         FDCE (Hold_fdce_C_D)         0.075    -0.414    tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[114][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[115][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.938%)  route 0.070ns (33.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.591    -0.455    tbs_core_0/spike_memory_0/CLK
    SLICE_X3Y3           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[114][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.314 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[114][0]/Q
                         net (fo=2, routed)           0.070    -0.245    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[114]_151[0]
    SLICE_X2Y3           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[115][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.862    -0.628    tbs_core_0/spike_memory_0/CLK
    SLICE_X2Y3           FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[115][0]/C
                         clock pessimism              0.186    -0.442    
    SLICE_X2Y3           FDCE (Hold_fdce_C_D)         0.075    -0.367    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[115][0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.634ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.587    -0.459    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.263    tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0]_1
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.856    -0.634    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.175    -0.459    
    SLICE_X5Y37          FDCE (Hold_fdce_C_D)         0.071    -0.388    tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.556    -0.490    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X9Y18          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][17]/Q
                         net (fo=3, routed)           0.092    -0.257    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8]_12[17]
    SLICE_X8Y18          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.823    -0.667    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X8Y18          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][17]/C
                         clock pessimism              0.190    -0.477    
    SLICE_X8Y18          FDCE (Hold_fdce_C_D)         0.083    -0.394    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][17]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.141ns (60.437%)  route 0.092ns (39.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.557    -0.489    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X9Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141    -0.348 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8][9]/Q
                         net (fo=3, routed)           0.092    -0.256    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[8]_12[9]
    SLICE_X8Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.824    -0.666    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X8Y17          FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][9]/C
                         clock pessimism              0.190    -0.476    
    SLICE_X8Y17          FDCE (Hold_fdce_C_D)         0.083    -0.393    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[9][9]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[4][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[5][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.456%)  route 0.100ns (41.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.632ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    -0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.588    -0.458    tbs_core_0/spike_memory_0/CLK
    SLICE_X3Y12          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[4][10]/Q
                         net (fo=2, routed)           0.100    -0.217    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[4]_41[10]
    SLICE_X2Y12          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.858    -0.632    tbs_core_0/spike_memory_0/CLK
    SLICE_X2Y12          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[5][10]/C
                         clock pessimism              0.187    -0.445    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.083    -0.362    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[5][10]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[24][9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[25][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.417%)  route 0.065ns (31.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.558    -0.488    tbs_core_0/spike_memory_0/CLK
    SLICE_X16Y11         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[24][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y11         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[24][9]/Q
                         net (fo=2, routed)           0.065    -0.282    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[24]_61[9]
    SLICE_X17Y11         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[25][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.829    -0.661    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y11         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[25][9]/C
                         clock pessimism              0.186    -0.475    
    SLICE_X17Y11         FDCE (Hold_fdce_C_D)         0.047    -0.428    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[25][9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.207%)  route 0.101ns (41.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.553    -0.493    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X19Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1][16]/Q
                         net (fo=3, routed)           0.101    -0.251    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[1]_5[16]
    SLICE_X18Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X18Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][16]/C
                         clock pessimism              0.188    -0.480    
    SLICE_X18Y18         FDCE (Hold_fdce_C_D)         0.083    -0.397    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[2][16]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[4][14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.029%)  route 0.329ns (69.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.553    -0.493    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X17Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y18         FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3][14]/Q
                         net (fo=3, routed)           0.329    -0.024    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[3]_7[14]
    SLICE_X15Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.823    -0.667    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X15Y18         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[4][14]/C
                         clock pessimism              0.439    -0.228    
    SLICE_X15Y18         FDCE (Hold_fdce_C_D)         0.055    -0.173    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[4][14]
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_8MHz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    PLL100to8/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X13Y27     tbs_core_0/adaptive_mode_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X10Y25     tbs_core_0/adaptive_mode_uart_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X9Y23      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X8Y23      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y27     tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y27     tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X10Y25     tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X10Y25     tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y23      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y23      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y27     tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y27     tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X10Y25     tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X10Y25     tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y23      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X9Y23      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y22      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_8MHz
  To Clock:  clkfbout_pll_8MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_8MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to8/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      106.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.461ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[86][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.461    

Slack (MET) :             106.461ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[87][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.461    

Slack (MET) :             106.461ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[88][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[88][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[88][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[88][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.461    

Slack (MET) :             106.461ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[89][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[89][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[89][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[89][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.461    

Slack (MET) :             106.461ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[90][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[90][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[90][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[90][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.461    

Slack (MET) :             106.461ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[91][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[91][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[91][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[91][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.461    

Slack (MET) :             106.461ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[92][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[92][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[92][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[92][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.461    

Slack (MET) :             106.461ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[93][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[93][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[93][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y2          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[93][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.461    

Slack (MET) :             106.547ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.916ns  (logic 0.828ns (4.621%)  route 17.088ns (95.379%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.186    17.287    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X14Y2          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X14Y2          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X14Y2          FDCE (Recov_fdce_C_CLR)     -0.319   123.833    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[85][1]
  -------------------------------------------------------------------
                         required time                        123.833    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                106.547    

Slack (MET) :             106.607ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[101][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        17.770ns  (logic 0.828ns (4.659%)  route 16.942ns (95.341%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.633     2.459    tbs_core_0/uart_0/uart_rx_0/control_mode_debounced
    SLICE_X11Y26         LUT6 (Prop_lut6_I2_O)        0.124     2.583 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_6/O
                         net (fo=1, routed)           0.466     3.050    tbs_core_0/debouncer_1/gen_shift_reg.srg_reg[127][0]
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.174 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_4/O
                         net (fo=4, routed)           0.803     3.977    tbs_core_0/debouncer_1/debounced_reg_8
    SLICE_X15Y29         LUT5 (Prop_lut5_I0_O)        0.124     4.101 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)       13.040    17.141    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X15Y1          FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[101][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.443   123.563    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y1          FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[101][1]/C
                         clock pessimism              0.704   124.267    
                         clock uncertainty           -0.115   124.152    
    SLICE_X15Y1          FDCE (Recov_fdce_C_CLR)     -0.405   123.747    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[101][1]
  -------------------------------------------------------------------
                         required time                        123.747    
                         arrival time                         -17.141    
  -------------------------------------------------------------------
                         slack                                106.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[10][17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.245%)  route 0.690ns (76.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/debouncer_1/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.167 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)        0.238     0.405    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X12Y30         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[10][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[10][17]/C
                         clock pessimism              0.439    -0.229    
    SLICE_X12Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[10][17]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[11][17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.245%)  route 0.690ns (76.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/debouncer_1/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.167 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)        0.238     0.405    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X12Y30         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[11][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[11][17]/C
                         clock pessimism              0.439    -0.229    
    SLICE_X12Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[11][17]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[12][17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.245%)  route 0.690ns (76.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/debouncer_1/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.167 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)        0.238     0.405    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X12Y30         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[12][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[12][17]/C
                         clock pessimism              0.439    -0.229    
    SLICE_X12Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[12][17]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[13][17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.245%)  route 0.690ns (76.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/debouncer_1/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.167 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)        0.238     0.405    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X12Y30         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[13][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[13][17]/C
                         clock pessimism              0.439    -0.229    
    SLICE_X12Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[13][17]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[14][17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.245%)  route 0.690ns (76.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/debouncer_1/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.167 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)        0.238     0.405    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X12Y30         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[14][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[14][17]/C
                         clock pessimism              0.439    -0.229    
    SLICE_X12Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[14][17]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[7][17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.245%)  route 0.690ns (76.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/debouncer_1/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.167 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)        0.238     0.405    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X12Y30         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[7][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[7][17]/C
                         clock pessimism              0.439    -0.229    
    SLICE_X12Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[7][17]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[8][17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.245%)  route 0.690ns (76.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/debouncer_1/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.167 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)        0.238     0.405    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X12Y30         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[8][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[8][17]/C
                         clock pessimism              0.439    -0.229    
    SLICE_X12Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[8][17]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[9][17]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.209ns (23.245%)  route 0.690ns (76.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/debouncer_1/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT5 (Prop_lut5_I4_O)        0.045     0.167 f  tbs_core_0/debouncer_1/overflow_marker[14]_i_3/O
                         net (fo=3039, routed)        0.238     0.405    tbs_core_0/spike_memory_0/AR[0]
    SLICE_X12Y30         FDCE                                         f  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[9][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.822    -0.668    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y30         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[9][17]/C
                         clock pessimism              0.439    -0.229    
    SLICE_X12Y30         FDCE (Remov_fdce_C_CLR)     -0.067    -0.296    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[9][17]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_0/counter_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.663%)  route 0.632ns (75.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/sync_chain_0/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.043     0.165 f  tbs_core_0/sync_chain_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=244, routed)         0.180     0.345    tbs_core_0/debouncer_0/AR[0]
    SLICE_X14Y29         FDCE                                         f  tbs_core_0/debouncer_0/counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.821    -0.669    tbs_core_0/debouncer_0/CLK
    SLICE_X14Y29         FDCE                                         r  tbs_core_0/debouncer_0/counter_value_reg[0]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X14Y29         FDCE (Remov_fdce_C_CLR)     -0.134    -0.364    tbs_core_0/debouncer_0/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_0/counter_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.207ns (24.663%)  route 0.632ns (75.337%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.552    -0.494    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDCE (Prop_fdce_C_Q)         0.164    -0.330 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=2, routed)           0.453     0.122    tbs_core_0/sync_chain_0/[1].buf_reg[1]_171
    SLICE_X15Y29         LUT1 (Prop_lut1_I0_O)        0.043     0.165 f  tbs_core_0/sync_chain_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=244, routed)         0.180     0.345    tbs_core_0/debouncer_0/AR[0]
    SLICE_X14Y29         FDCE                                         f  tbs_core_0/debouncer_0/counter_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.821    -0.669    tbs_core_0/debouncer_0/CLK
    SLICE_X14Y29         FDCE                                         r  tbs_core_0/debouncer_0/counter_value_reg[1]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X14Y29         FDCE (Remov_fdce_C_CLR)     -0.134    -0.364    tbs_core_0/debouncer_0/counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.709    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.427ns  (logic 5.075ns (48.670%)  route 5.352ns (51.330%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           2.248     3.699    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X13Y27         LUT5 (Prop_lut5_I0_O)        0.124     3.823 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.104     6.927    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500    10.427 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.427    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.507ns  (logic 1.480ns (42.210%)  route 2.027ns (57.790%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           0.921     1.155    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X13Y27         LUT5 (Prop_lut5_I1_O)        0.045     1.200 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.105     2.305    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.507 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.507    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_8MHz
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.413ns  (logic 5.128ns (44.928%)  route 6.286ns (55.072%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.609    -0.647    tbs_core_0/dac_control_0/CLK
    SLICE_X4Y24          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.191 r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/Q
                         net (fo=13, routed)          1.797     1.606    tbs_core_0/pwm_0/dac_upper_o[5]
    SLICE_X1Y18          LUT4 (Prop_lut4_I1_O)        0.124     1.730 r  tbs_core_0/pwm_0/dac_pwm_upper_o_OBUF_inst_i_12/O
                         net (fo=1, routed)           0.000     1.730    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2_1[2]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.128 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.128    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_4_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.399 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.954     3.353    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2_n_3
    SLICE_X4Y20          LUT6 (Prop_lut6_I0_O)        0.373     3.726 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.534     7.261    dac_pwm_upper_o_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.506    10.767 r  dac_pwm_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.767    dac_pwm_upper_o
    L3                                                                r  dac_pwm_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.090ns  (logic 5.303ns (47.814%)  route 5.787ns (52.186%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.617    -0.639    tbs_core_0/dac_control_1/CLK
    SLICE_X5Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDCE (Prop_fdce_C_Q)         0.456    -0.183 r  tbs_core_0/dac_control_1/dac_counter_value_reg[2]/Q
                         net (fo=11, routed)          1.282     1.099    tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_2[2]
    SLICE_X3Y32          LUT4 (Prop_lut4_I3_O)        0.124     1.223 r  tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_13/O
                         net (fo=1, routed)           0.000     1.223    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2_1[1]
    SLICE_X3Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.773    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_4_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.044 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.737     2.781    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2_n_3
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.373     3.154 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.769     6.923    dac_pwm_lower_o_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.529    10.451 r  dac_pwm_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.451    dac_pwm_lower_o
    M3                                                                r  dac_pwm_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            amp_sdn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.591ns  (logic 4.351ns (41.078%)  route 6.240ns (58.922%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.336     2.162    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.152     2.314 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=43, routed)          3.905     6.219    dac_pd_o_OBUF
    M12                  OBUF (Prop_obuf_I_O)         3.743     9.961 r  amp_sdn_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.961    amp_sdn_o
    M12                                                               r  amp_sdn_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.598ns  (logic 5.263ns (49.660%)  route 5.335ns (50.340%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.615    -0.641    tbs_core_0/uart_0/uart_tx_0/CLK
    SLICE_X4Y21          FDCE                                         r  tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.419    -0.222 r  tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/Q
                         net (fo=9, routed)           1.172     0.950    tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]
    SLICE_X6Y21          LUT6 (Prop_lut6_I2_O)        0.297     1.247 r  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.247    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.785 f  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry/CO[2]
                         net (fo=10, routed)          1.570     3.355    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0
    SLICE_X21Y15         LUT5 (Prop_lut5_I2_O)        0.303     3.658 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.593     6.251    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.706     9.957 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.957    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.442ns  (logic 4.344ns (41.598%)  route 6.098ns (58.402%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.810     2.636    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X13Y27         LUT3 (Prop_lut3_I1_O)        0.152     2.788 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.289     6.077    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.736     9.812 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.812    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.410ns  (logic 5.875ns (56.435%)  route 4.535ns (43.565%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.548    -0.708    tbs_core_0/CLK
    SLICE_X8Y20          FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.518    -0.190 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/Q
                         net (fo=10, routed)          1.288     1.098    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[7]
    SLICE_X3Y11          LUT3 (Prop_lut3_I0_O)        0.124     1.222 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.000     1.222    tbs_core_0/sc_noc_2_o_OBUF_inst_i_38_n_0
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.802 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_27/O[2]
                         net (fo=2, routed)           0.522     2.325    tbs_core_0/sc_noc_generator_0/O[2]
    SLICE_X2Y11          LUT2 (Prop_lut2_I1_O)        0.302     2.627 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.627    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     3.119 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[1]
                         net (fo=1, routed)           0.587     3.706    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.332     4.038 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.138     6.176    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527     9.703 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.703    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.994ns  (logic 4.080ns (40.826%)  route 5.914ns (59.174%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.810     2.636    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X13Y27         LUT5 (Prop_lut5_I3_O)        0.124     2.760 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.104     5.864    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     9.365 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.365    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.526ns  (logic 4.325ns (45.406%)  route 5.201ns (54.594%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.336     2.162    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X10Y28         LUT3 (Prop_lut3_I1_O)        0.152     2.314 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=43, routed)          2.865     5.179    dac_pd_o_OBUF
    H11                  OBUF (Prop_obuf_I_O)         3.717     8.897 r  dac_pd_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.897    dac_pd_o
    H11                                                               r  dac_pd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.771ns  (logic 4.844ns (55.221%)  route 3.928ns (44.779%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.618    -0.638    tbs_core_0/CLK
    SLICE_X4Y18          FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDCE (Prop_fdce_C_Q)         0.456    -0.182 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/Q
                         net (fo=8, routed)           1.623     1.441    tbs_core_0/sc_noc_generator_0/sc_noc_generator_duty_cycle_adj_uart[2]
    SLICE_X1Y13          LUT4 (Prop_lut4_I0_O)        0.124     1.565 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.000     1.565    tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_5_n_0
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     2.135 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.305     4.440    sc_noc_1_o_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.694     8.134 r  sc_noc_1_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.134    sc_noc_1_o
    F14                                                               r  sc_noc_1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_in_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.303ns  (logic 4.103ns (49.416%)  route 4.200ns (50.584%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.626    -0.630    tbs_core_0/debouncer_2/CLK
    SLICE_X3Y37          FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=49, routed)          2.045     1.871    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X10Y30         LUT3 (Prop_lut3_I1_O)        0.124     1.995 r  tbs_core_0/debouncer_2/signal_select_in_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.155     4.150    signal_select_in_o_OBUF
    C12                  OBUF (Prop_obuf_I_O)         3.523     7.673 r  signal_select_in_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.673    signal_select_in_o
    C12                                                               r  signal_select_in_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.388ns (77.188%)  route 0.410ns (22.812%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.584    -0.462    tbs_core_0/dac_control_1/CLK
    SLICE_X2Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.298 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=11, routed)          0.410     0.112    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.336 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.336    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.383ns (75.496%)  route 0.449ns (24.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.579    -0.467    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y23          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=13, routed)          0.449     0.122    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.364 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.364    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.398ns (76.465%)  route 0.430ns (23.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.583    -0.463    tbs_core_0/dac_control_1/CLK
    SLICE_X2Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.164    -0.299 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          0.430     0.131    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.365 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.365    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.369ns (74.896%)  route 0.459ns (25.104%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.584    -0.462    tbs_core_0/dac_control_1/CLK
    SLICE_X2Y31          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164    -0.298 r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]/Q
                         net (fo=11, routed)          0.459     0.160    dac_lower_o_OBUF[8]
    F12                  OBUF (Prop_obuf_I_O)         1.205     1.365 r  dac_lower_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.365    dac_lower_o[8]
    F12                                                               r  dac_lower_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.346ns (70.286%)  route 0.569ns (29.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.579    -0.467    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y23          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/Q
                         net (fo=13, routed)          0.569     0.243    dac_upper_o_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.205     1.448 r  dac_upper_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.448    dac_upper_o[1]
    J14                                                               r  dac_upper_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 1.370ns (70.097%)  route 0.584ns (29.903%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.553    -0.493    tbs_core_0/dac_control_1/sync_chain_0/CLK
    SLICE_X8Y28          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.164    -0.329 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.584     0.255    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.460 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.460    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.355ns (69.501%)  route 0.595ns (30.499%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.578    -0.468    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y24          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/Q
                         net (fo=13, routed)          0.595     0.267    dac_upper_o_OBUF[4]
    J11                  OBUF (Prop_obuf_I_O)         1.214     1.481 r  dac_upper_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.481    dac_upper_o[4]
    J11                                                               r  dac_upper_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.969ns  (logic 1.343ns (68.201%)  route 0.626ns (31.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.583    -0.463    tbs_core_0/dac_control_1/CLK
    SLICE_X1Y30          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.626     0.304    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.506 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.506    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.368ns (68.843%)  route 0.619ns (31.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.579    -0.467    tbs_core_0/dac_control_0/CLK
    SLICE_X2Y26          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164    -0.303 r  tbs_core_0/dac_control_0/dac_counter_value_reg[8]/Q
                         net (fo=12, routed)          0.619     0.316    dac_upper_o_OBUF[8]
    K12                  OBUF (Prop_obuf_I_O)         1.204     1.519 r  dac_upper_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.519    dac_upper_o[8]
    K12                                                               r  dac_upper_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.367ns (68.674%)  route 0.624ns (31.326%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.578    -0.468    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y24          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  tbs_core_0/dac_control_0/dac_counter_value_reg[9]/Q
                         net (fo=12, routed)          0.624     0.296    dac_upper_o_OBUF[9]
    M11                  OBUF (Prop_obuf_I_O)         1.226     1.523 r  dac_upper_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.523    dac_upper_o[9]
    M11                                                               r  dac_upper_o[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_8MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_8MHz

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 1.456ns (29.658%)  route 3.453ns (70.342%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.453     4.909    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X11Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.428    -1.452    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X11Y26         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.803ns  (logic 1.580ns (32.892%)  route 3.223ns (67.108%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.223     4.679    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X6Y23          LUT6 (Prop_lut6_I4_O)        0.124     4.803 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.803    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X6Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.495    -1.385    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X6Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.784ns  (logic 1.608ns (33.602%)  route 3.177ns (66.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           3.177     4.660    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X3Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.784 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.784    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X3Y36          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.506    -1.374    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X3Y36          FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.667ns  (logic 1.612ns (34.529%)  route 3.056ns (65.471%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           3.056     4.543    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X5Y37          LUT1 (Prop_lut1_I0_O)        0.124     4.667 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.667    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.506    -1.374    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X5Y37          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.477ns  (logic 1.478ns (33.019%)  route 2.999ns (66.981%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           2.999     4.477    tbs_core_0/sync_chain_1/D[1]
    SLICE_X4Y32          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.502    -1.378    tbs_core_0/sync_chain_1/CLK
    SLICE_X4Y32          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 1.456ns (33.107%)  route 2.942ns (66.893%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.942     4.397    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.495    -1.385    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y23          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.392ns  (logic 1.573ns (35.816%)  route 2.819ns (64.184%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           2.819     4.268    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.124     4.392 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.392    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.506    -1.374    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X2Y36          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.390ns  (logic 1.456ns (33.164%)  route 2.934ns (66.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.934     4.390    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.493    -1.387    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X6Y25          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.604ns (37.723%)  route 2.648ns (62.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.024     3.503    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X20Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.627 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1/O
                         net (fo=2, routed)           0.624     4.251    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.432    -1.448    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.251ns  (logic 1.604ns (37.723%)  route 2.648ns (62.277%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.024     3.503    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X20Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.627 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1/O
                         net (fo=2, routed)           0.624     4.251    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        1.432    -1.448    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.750ns  (logic 0.236ns (31.487%)  route 0.514ns (68.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.514     0.750    tbs_core_0/sync_chain_1/D[0]
    SLICE_X8Y29          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.821    -0.669    tbs_core_0/sync_chain_1/CLK
    SLICE_X8Y29          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.224ns (16.796%)  route 1.109ns (83.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.109     1.333    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X9Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.819    -0.671    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X9Y22          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.338ns  (logic 0.233ns (17.414%)  route 1.105ns (82.586%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           1.105     1.338    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X14Y27         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.819    -0.671    tbs_core_0/sync_chain_2/CLK
    SLICE_X14Y27         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.377ns  (logic 0.224ns (16.265%)  route 1.153ns (83.735%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.153     1.377    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X10Y22         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.819    -0.671    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X10Y22         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.224ns (15.756%)  route 1.197ns (84.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.197     1.421    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X9Y21          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.820    -0.670    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X9Y21          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.431ns  (logic 0.294ns (20.545%)  route 1.137ns (79.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.666ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.137     1.386    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X15Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.431 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.431    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X15Y32         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.824    -0.666    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X15Y32         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.437ns  (logic 0.224ns (15.583%)  route 1.213ns (84.417%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.671ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.213     1.437    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X11Y22         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.819    -0.671    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X11Y22         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.293ns (20.299%)  route 1.149ns (79.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.189    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X20Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1/O
                         net (fo=2, routed)           0.207     1.441    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.821    -0.669    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.293ns (20.299%)  route 1.149ns (79.701%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           0.942     1.189    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X20Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.234 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1/O
                         net (fo=2, routed)           0.207     1.441    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X18Y30         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.821    -0.669    tbs_core_0/sync_chain_0/CLK
    SLICE_X18Y30         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.224ns (14.707%)  route 1.299ns (85.293%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.642ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.642ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.299     1.523    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X7Y21          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=3303, routed)        0.848    -0.642    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X7Y21          FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C





