read -sv run_verilog_mid/adder_32b_27_47_145eefeb2dbbb967aca6a9568bfcec82.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_27_47_145eefeb2dbbb967aca6a9568bfcec82_yosys.v
