
---------- Begin Simulation Statistics ----------
simSeconds                                   3.153515                       # Number of seconds simulated (Second)
simTicks                                 3153514595000                       # Number of ticks simulated (Tick)
finalTick                                3168193226000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2067.03                       # Real time elapsed on the host (Second)
hostTickRate                               1525627368                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     707720                       # Number of bytes of host memory used (Byte)
simInsts                                    564707538                       # Number of instructions simulated (Count)
simOps                                      786788794                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   273198                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     380638                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       3153514595                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               5.584332                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.179072                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            564707538                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              786788794                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  5.584332                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.179072                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         786788794                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        290484347                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        34611242                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    444915989     56.55%     56.55% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     16777216      2.13%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    290484347     36.92%     95.60% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     34611242      4.40%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    786788794                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     34615360                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     34615359                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     34349097                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       266263                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      309811551                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         309811551                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     309811551                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        309811551                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     15284038                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        15284038                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     15284038                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       15284038                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 996014605000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 996014605000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 996014605000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 996014605000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    325095589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     325095589                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    325095589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    325095589                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.047014                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.047014                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.047014                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.047014                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 65166.980414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 65166.980414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65166.980414                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 65166.980414                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       139958                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            139958                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     15284038                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     15284038                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     15284038                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     15284038                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 965446529000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 965446529000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 965446529000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 965446529000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.047014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.047014                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.047014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.047014                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 63166.980414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 63166.980414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 63166.980414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 63166.980414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               15284038                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    275200437                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       275200437                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     15283910                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      15283910                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 996011272000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 996011272000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    290484347                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    290484347                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.052615                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.052615                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65167.308104                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65167.308104                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     15283910                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     15283910                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 965443452000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 965443452000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.052615                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.052615                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 63167.308104                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 63167.308104                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     34611114                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       34611114                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          128                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          128                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      3333000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      3333000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     34611242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     34611242                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000004                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000004                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 26039.062500                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 26039.062500                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          128                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          128                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      3077000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      3077000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000004                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000004                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 24039.062500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 24039.062500                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             33847218                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           15284038                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               2.214547                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          192                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1315666394                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1315666394                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            2                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles   3153514595                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      325095589                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    786788794                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1041863114                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    683213095                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         325095589                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    394326308                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             564707538                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               786788794                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.179072                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           34615360                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.010977                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      768938272                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         768938272                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     768938272                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        768938272                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            6                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total               6                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            6                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total              6                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst       332000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total       332000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst       332000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total       332000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    768938278                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     768938278                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    768938278                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    768938278                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 55333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 55333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 55333.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 55333.333333                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total            6                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst            6                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total            6                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst       320000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total       320000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst       320000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total       320000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 53333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 53333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 53333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 53333.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      6                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    768938272                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       768938272                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            6                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total             6                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst       332000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total       332000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    768938278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    768938278                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 55333.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 55333.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst            6                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total            6                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst       320000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total       320000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 53333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 53333.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                 9363                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  6                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1560.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          255                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1537876562                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1537876562                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses               290484347                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                34611242                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3114                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               768938278                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     0                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     20258.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  15159844.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.069106340750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1127                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1127                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             31269640                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               19162                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     15284044                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      139958                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   15284044                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    139958                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  124194                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 119700                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.45                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               15284044                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                139958                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 15159850                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1117                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1118                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1126                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    13449.081633                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean   13260.238679                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    1148.772861                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511              2      0.18%      0.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            1      0.09%      0.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            1      0.09%      0.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.09%      0.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            1      0.09%      0.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-9727            2      0.18%      0.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-10751            2      0.18%      0.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10752-11263            4      0.35%      1.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-11775           29      2.57%      3.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11776-12287           84      7.45%     11.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-12799           93      8.25%     19.52% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12800-13311          143     12.69%     32.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-13823          230     20.41%     52.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13824-14335          410     36.38%     89.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-14847          111      9.85%     98.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14848-15359           10      0.89%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15360-15871            2      0.18%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.983141                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.982165                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.180486                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 9      0.80%      0.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.09%      0.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1117     99.11%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1127                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  7948416                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                978178816                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               8957312                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               310186868.18540001                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               2840421.92612716                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3153514595000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      204455.02                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    970230016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1297088                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 121.768898932272                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 307666251.977501988411                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 411315.045776726503                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     15284038                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       139958                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst       126250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 471671767500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 75014818121750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     21041.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30860.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 535980923.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    978178432                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       978178816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      8957312                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      8957312                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst             6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      15284038                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         15284044                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       139958                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          139958                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst             122                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       310186746                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          310186868                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst          122                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total            122                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      2840422                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           2840422                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      2840422                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst            122                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      310186746                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         313027290                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              15159850                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                20267                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        733265                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1037278                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        978691                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        803436                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1049319                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        856646                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        964422                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1072794                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        735600                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       1037700                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       983637                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       800423                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1051525                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       880694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1062843                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      1111577                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1351                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1033                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1390                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1184                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1194                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1406                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1005                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1374                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1343                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          993                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1445                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1175                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1174                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1714                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1086                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             187424706250                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            75799250000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        471671893750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12363.23                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31113.23                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              7982086                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               17981                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             52.65                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.72                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      7180040                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   135.309250                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   126.103743                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    48.173762                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1469467     20.47%     20.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      5649320     78.68%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        51904      0.72%     99.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         7774      0.11%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          597      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          367      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          286      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          230      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           95      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      7180040                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          970230400                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1297088                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               307.666374                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.411315                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                52.70                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      25056966060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      13318062945                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     53520411840                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       52006860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 248935346400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1283683468200                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 129953340480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1754519602785                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    556.369584                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 326982731000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 105302600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2721230152000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      26208633780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      13930188855                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     54720967140                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       53786880                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 248935346400.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1289966009340                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 124662928800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1758477861195                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    557.624773                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 313259158000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 105302600000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2734954113000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            15283916                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        139958                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          15144086                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                128                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               128                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       15283916                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port     45852114                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total     45852114                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                45852132                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port    987135744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total    987135744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                987136128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           15284044                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 15284044    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             15284044                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3168193226000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         31127920000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy              31750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        82347675500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       30568088                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     15284044                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   3.159331                       # Number of seconds simulated (Second)
simTicks                                 3159331011000                       # Number of ticks simulated (Tick)
finalTick                                3174009642000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2071.36                       # Real time elapsed on the host (Second)
hostTickRate                               1525247987                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     709768                       # Number of bytes of host memory used (Byte)
simInsts                                    565996080                       # Number of instructions simulated (Count)
simOps                                      788774245                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   273249                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     380801                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                       3159331011                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               5.581896                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.179151                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts            565996082                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps              788774248                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  5.581896                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.179151                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts              13898                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts         788767154                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts        291131178                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts        34765548                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          850      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu    446094003     56.56%     56.56% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult     16777229      2.13%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd         1535      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu         1562      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt           20      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         2323      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     58.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead    291129627     36.91%     95.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite     34761700      4.41%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1551      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite         3848      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total    788774248                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl     34722487                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl     34718614                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl         3873                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl     34447545                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       274942                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall         3063                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn         3062                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data      310601976                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         310601976                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     310601976                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        310601976                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data     15294707                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total        15294707                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data     15294707                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total       15294707                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 996612737000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 996612737000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 996612737000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 996612737000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    325896683                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     325896683                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    325896683                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    325896683                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.046931                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.046931                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.046931                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.046931                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 65160.629556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 65160.629556                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 65160.629556                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 65160.629556                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       141575                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            141575                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data     15294707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total     15294707                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data     15294707                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total     15294707                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 966023323000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 966023323000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 966023323000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 966023323000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.046931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.046931                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.046931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.046931                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 63160.629556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 63160.629556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 63160.629556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 63160.629556                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements               15294710                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           19                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           19                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            3                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       158000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       158000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.136364                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.136364                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data 52666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 52666.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            3                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       348000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       348000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.136364                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.136364                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       116000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       116000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    275836692                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       275836692                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data     15294463                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total      15294463                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 996605880000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 996605880000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    291131155                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    291131155                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.052535                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.052535                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65161.220763                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65161.220763                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data     15294463                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total     15294463                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 966016954000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 966016954000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.052535                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.052535                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 63161.220763                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 63161.220763                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     34765284                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       34765284                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data          244                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total          244                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data      6857000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total      6857000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     34765528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     34765528                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.000007                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.000007                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 28102.459016                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 28102.459016                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data          244                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total          244                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data      6369000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total      6369000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.000007                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.000007                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 26102.459016                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 26102.459016                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            327538551                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs           15294966                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              21.414794                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          192                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1318881618                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1318881618                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns         6125                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 3159331010.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts      325896726                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpAluAccesses        13898                       # Number of float alu accesses (Count)
system.cpu.executeStats0.numFpRegReads          15489                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites          9272                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses    788767154                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads    1044310511                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites    684830067                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs         325896726                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads    395349848                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts             565996082                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps               788774248                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.179151                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           34722487                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.010990                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst      770750444                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total         770750444                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst     770750444                       # number of overall hits (Count)
system.cpu.icache.overallHits::total        770750444                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          155                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             155                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          155                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            155                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst      9768000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total      9768000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst      9768000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total      9768000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst    770750599                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total     770750599                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst    770750599                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total    770750599                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000000                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000000                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 63019.354839                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 63019.354839                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 63019.354839                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 63019.354839                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          155                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          155                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          155                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          155                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst      9458000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total      9458000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst      9458000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total      9458000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000000                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000000                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 61019.354839                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 61019.354839                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 61019.354839                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 61019.354839                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    155                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst    770750444                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total       770750444                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          155                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           155                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst      9768000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total      9768000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst    770750599                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total    770750599                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 63019.354839                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 63019.354839                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          155                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          155                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst      9458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total      9458000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000000                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 61019.354839                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 61019.354839                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            775470567                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                411                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           1886789.700730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst          256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           71                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           26                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          124                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses         1541501353                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses        1541501353                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses               291131178                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                34765550                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      3540                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses               770750604                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        13                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     2                       # Number of system calls (Count)
system.mem_ctrl.avgPriority_writebacks::samples     21056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       155.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples  15169443.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.069106340750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          1173                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          1173                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState             31292227                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               19907                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                     15294865                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      141575                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                   15294865                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    141575                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  125267                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                 120519                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.44                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6               15294865                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                141575                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                 15169598                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1144                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1146                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    1172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    1172                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    1173                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         1173                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean    12932.284740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean   11034.407528                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev    2803.617419                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-511             47      4.01%      4.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-1023            1      0.09%      4.09% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1535            1      0.09%      4.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::7168-7679            1      0.09%      4.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-8703            1      0.09%      4.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8704-9215            1      0.09%      4.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::9216-9727            2      0.17%      4.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10240-10751            2      0.17%      4.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::10752-11263            4      0.34%      5.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11264-11775           29      2.47%      7.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::11776-12287           84      7.16%     14.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12288-12799           93      7.93%     22.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::12800-13311          143     12.19%     34.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13312-13823          230     19.61%     54.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::13824-14335          410     34.95%     89.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14336-14847          111      9.46%     98.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::14848-15359           10      0.85%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15360-15871            2      0.17%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::15872-16383            1      0.09%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           1173                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         1173                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.952259                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.949416                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.308202                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                28      2.39%      2.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.09%      2.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1143     97.44%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.09%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           1173                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                  8017088                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                978871360                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               9060800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               309835011.46027905                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               2867948.93236972                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   3159331064000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      204667.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst         9920                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data    970844352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      1347712                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 3139.905241160563                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 307294281.168944597244                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 426581.448828123452                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          155                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data     15294710                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       141575                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst      4439000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data 471914889000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 75178913430500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28638.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     30854.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks 531018283.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst         9920                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data    978861440                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       978871360                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst         9920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total         9920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      9060800                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      9060800                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           155                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data      15294710                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total         15294865                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       141575                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          141575                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst            3140                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       309831872                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          309835011                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst         3140                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total           3140                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks      2867949                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total           2867949                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks      2867949                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst           3140                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      309831872                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         312702960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts              15169598                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                21058                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        733645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1       1037694                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        978991                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        804541                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4       1049645                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        857757                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        964880                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7       1073121                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        736760                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9       1038147                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       983930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       800814                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12      1051901                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       881872                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14      1063969                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15      1111931                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          1400                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          1445                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          1081                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          1436                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          1232                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          1241                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          1454                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          1048                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          1418                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          1384                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         1038                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         1486                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         1219                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         1220                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         1806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         1150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat             187489365500                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            75847990000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat        471919328000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 12359.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            31109.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              7989671                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               18583                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             52.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            88.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples      7182397                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   135.358684                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   126.126712                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev    48.342652                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127      1470048     20.47%     20.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255      5649690     78.66%     99.13% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        52128      0.73%     99.85% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511         8761      0.12%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          754      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          391      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          293      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          234      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151           98      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total      7182397                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          970854272                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten         1347712                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               307.297421                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 0.426581                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     2.40                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.40                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                52.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy      25064548740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy      13322100825                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     53551992060                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       53959140                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 249394482480.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 1285188800580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy 130919196000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   1757495079825                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    556.287098                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 329481330250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF 105496820000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 2724353748750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy      26217844380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy      13935095790                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy     54758987640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy       55963620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 249394482480.000031                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 1291507342350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy 125598468000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   1761468184260                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    557.544676                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 315678796500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF 105496820000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 2738156670500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp            15294618                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        141575                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict          15153290                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                247                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               247                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq       15294618                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrl.port          465                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total          465                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrl.port     45884130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total     45884130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                45884595                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrl.port         9920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total         9920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrl.port    987922240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total    987922240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                987932160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples           15294865                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                 15294865    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total             15294865                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 3174009642000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy         31156030000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy             826000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        82404074000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       30589730                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests     15294865                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
