<?php include('../../../includes/file_header.php') ?>

    <section class="contact-section ">
      <div class="row justify-content-center">
        <div class="col-xl-10">
          <div class="section-top-border ">
            <br>
            <hr>
            <br>
            <h2 class="text-sm-center">Syllabus </h2>
            <p class="text-sm-center"><b>Computer Architecture</b></p> <br>

            <div class="row card">
              <br>
              <div class="col-lg-12 single_feature_part" >
                <blockquote class="generic-blockquote">
                  
                  <b>TOPIC-1 COMPUTER ARCHITECTURE</b><br>
                  - Register Transfer and Micro operations, Register Transfer: Bus and
                    Memory Transfers. <br>
                  - Three-State Bus Buffers, Memory Transfer. <br>
                  - Arithmetic Micro operations: Binary Adder, Binary Adder Subtractor,
                  Half Adder and Full Adder Binary Incrementer. <br>
                 - Arithmetic Circuit, Logic Micro operations: List of Logic
                        operations, Hardware, Implementation. <br>
                        - Shift Micro-operations: Hardware Implementation <br> <br>
                        <a href="../../../Coming_soon.php" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div>
            <br>
            <div class="row card">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
                 
                  <b>TOPIC-2 BASIC COMPUTER ORGANIZATION AND DESIGN </b><br>
                  - Instruction Codes: Stored Program Organization, Indirect
                    Address Computer Registers: Common Bus System, Computer
                    Instruction: Instruction Set Completeness Timing and Control<br>
                    - Instruction Cycle: Fetch and Decode, Type of Instruction, Register-
                    Reference Instructions Memory-Reference Instructions: AND to AC,
                    ADD to AC, Load to AC, Store to AC,<br>
                   - Branch Unconditionally, Branch and Save Return Address, ISZ,
                    Control
                    Flowchart
                    Input-Output
                    Configuration,
                    Input-Output
                    Instructions, Program Interrupt, Interrupt Cycle<br>
                  - Complete Computer Description, Design of Basic Computer: Control
                  Logic Gates, Control of Registers and Memory, Control of Single flip-
                  flops, Control of Common Bus<br>
                 - Design of Accumulator Logic: Control of AC Register, Adder and Logic
                 Circuit, Character Manipulation, Program Interrupt.<br> <br>
                 <a href="../../../Coming_soon.php" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div>
            <br>
            <div class="row card ">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
                 
                  <b>TOPIC-3 CENTRAL PROCESSING UNIT</b><br>
                  Introduction <br>
                  - General Register Organization: Control Word
                  Stack Organization: Register Stack, Memory Stack, Reverse Polish
                  Notation, Evaluation of Arithmetic Expressions
                  Instruction Formats: Three Address Instructions, Two Address
                  Instructions, One Address Instructions, Zero Address Instructions, RISC
                  Instructions
                  Addressing Modes <br>
                  - Data Transfer and Manipulation: Data Transfer Instructions, Data
                  Manipulation Instructions, Arithmetic Instructions, Logical and Bit
                  Manipulation Instructions, Shift Instructions <br>
                  - Program Control: Status Bit Conditions, Conditional Branch Instructions
                  Subroutine Call and Return, Program Interrupt, Types of Interrupts
                  Reduced Instruction Set Computer (RISC): CISC Characteristics, RISC
                  Characteristics, Overlapped Register Windows<br> <br>
                  <a href="../../../Coming_soon.php" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div>
            <br>
            <div class="row card">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
                
                  <b>TOPIC-4 INPUT OUTPUT ORGANIZATION </b><br>
                  - Peripheral Devices: ASCII Alphanumeric Characters <br>
                       - Input-Output Interface: I/O Bus and Interface Modules, I/O Versus
                       Memory Bus, Isolated versus Memory-Mapped I/O
                       Asynchronous Data Transfer: Strobe Control, Handshaking,
                       Asynchronous Serial Transfer, Asynchronous Communication Interface
                       First-In, First-Out, Buffer
                       Modes of Transfer: Interrupt-Initiated I/O, Software Considerations
                       Priority Interrupt: Daisy-Chaining Priority, Parallel Priority Interrupt,
                       Priority Encoder, Software Routines, <br>
                        - Direct Memory Access (DMA): DMA Controller, DMA Transfer
                        Input-Output Processor: CPU-IOP Communication
                        Serial Communication: Character-Oriented Protocol, Data Transparency
                        Bit-Oriented Protocol<br> <br>
                        <a href="../../../Coming_soon.php" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div>
            <br>
            <div class="row card">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
               
                  <b>TOPIC-5 MEMORY ORGANIZATION </b><br>
                  - Memory Hierarchy <br>
                  - Main Memory: RAM and ROM Chips, Memory Address Map, Memory <br>
                  - Connection to CPU <br>
                  - Auxiliary Memory: Magnetic Disks, Magnetic Tape, CD, DVD <br>
                  - Associative Memory: Hardware Organization, Read <br>
                  - Operation, Write Operation <br>
                  - Cache Memory: Associative Mapping, Direct Mapping, Set-Associative <br>
                  - Mapping, Writing into Cache, Cache Initialization <br>
                  - Virtual Memory: Address Space and Memory Space, Address Mapping<br> <br>
                  <a href="../../../Coming_soon.php" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div>
            </div> 
            <br>
            <div class="row card">
              <br>
              <div class="col-lg-12">
                <blockquote class="generic-blockquote">
                 
                  <b>TOPIC-6 Advance Processor Architectures</b><br>
                  - Instruction Pipelining, Arithmetic Pipelining, Super Scalar Processors, VLIW
                  Processors, Parallel Processing, Flynnâ€™s Classification of Parallel Processing,
                  Vector Computers, Array Processors, Distributed Shared Memory Parallel
                  Computers. Cluster of Workstations.<br> <br>
                  <a href="../../../Coming_soon.php" class="genric-btn primary-border circle"> Read Online</a>
                </blockquote>
              </div> 
            </div>
          </div>
        </div>
      </div>
    </section>
    <hr>
<?php include('../../../includes/file_footer.php') ?>
    