---
layout: default
title: "Career Summary"
description: "Cross-disciplinary career summary in semiconductors, control, inkjet, and education"
---

---

# ðŸ› ï¸ Career Summary

[![Back to Samizo-AITL Portal](https://img.shields.io/badge/Back%20to-Samizo--AITL%20Portal-brightgreen)](https://samizo-aitl.github.io/)

Shinichi Samizo is an engineer who has continuously deepened his expertise from  
**control theory & electromagnetic analysis**, through **semiconductor device development**  
and **PZT actuators**, to the **commercialization of PrecisionCore printheads**â€”  
evolving from **technology â†’ systems â†’ education**.

---

## ðŸ“˜ Career Phases

### ðŸ”¹ Phase 0ï½œControl Design & Electromagnetic Analysis (1994â€“1997)
- Experienced **control design using MATLAB / Simulink** as an undergraduate.  
  [Related Material â€º Digital Hâˆž Control](https://samizo-aitl.github.io/EduController/part04_digital/theory/06_digital_hinf_control.html)

- Graduate research in electromagnetic field analysis.  
  **Episode: Thin-Film Microreactor Analysis (1996â€“1997)**  
  Analyzed DC-DC converter reactors using ferrite-based magnetic materials and Al spiral coil structures.  
  Presented guidelines for Q-factor degradation and Al/Cu material selection at 500kHzâ€“1MHz.  
  [Details â€º Thin-Film Microreactor 1996](https://samizo-aitl.github.io/Edusemi-Plus/archive/in1996/thinfilm_microreactor/)

---

### ðŸ”¹ Phase 1ï½œSemiconductor Device Development (1997â€“2006)
- **1997**: Joined Seiko Epson Corporation.  
  Engaged in **logic, memory, and high-voltage process integration** (0.35â€“0.18Î¼m generations).

- **Episode: 64M DRAM Ramp-Up (1998)**  
  Participated in mass production startup of 0.25Î¼m DRAM, leading process setup, defect analysis, and yield improvement.  
  [Details â€º DRAM Startup 1998](https://samizo-aitl.github.io/Edusemi-Plus/archive/in1998/DRAM_Startup_64M_1998/)

- Developed **high-voltage embedded technology (30V transistors)**, applied to a-TFT driver ICs.  
  [Related Material â€º 0.18Î¼m CMOS 1.8V/3.3V/5V Embedded Front-End Process (Model)](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/docs/0.18um_1.8V_3.3V_5V)

---

### ðŸ”¹ Phase 2ï½œPiezoelectric Materials & Actuators (2007â€“2012)
- Began with PZT process evaluation for FeRAM, then expanded to thin-film piezo actuator development.  
  [Related Material â€º 0.18Î¼m FeRAM Process Flow (Model)](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/0.18um_FeRAM_ProcessFlow)

- Contributed to **structural analysis and reliability of PZT films**, laying the foundation for **PrecisionCore technology**.

- Tackled thin-film reliability issues through **defect analysis and surface treatment optimization**.

---

### ðŸ”¹ Phase 3ï½œPrecisionCore Commercialization & Education (2012â€“)
- Led **COF implementation and driver IC integration** for PrecisionCore printheads.  
  [Related Material â€º Special Chapter 2a: Constraints in SystemDK](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter2a_systemdk/)

- Responsible for **scheduling and execution** from development to mass production.

- Promoted **BOM management, ISO training, and knowledge transfer**, transforming them into structured educational content.  
  [Related Material â€º Design-to-Mass Production Component Ordering Flow](https://samizo-aitl.github.io/EduMecha/08_production_process/production_process_flow.html)

---

## ðŸŽ¯ Current Activities
- Building and sharing **Samizo-AITL**, an open framework for education, prompt design, and AI-integrated control.

- Integrating experiences from semiconductors, control, and inkjet into structured educational resources.  
  [Related Material â€º FinFET / GAA Node Parameter Comparison](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter1_finfet_gaa/appendixf1_05_node_params)

- **Educational Tutorial Paper on CFET** 
  [Educational Perspectives on Complementary FETs (CFET): Evolution Beyond GAA and Open Challenges (PDF)](../docs/cfet_tutorial_main.pdf)  
  This tutorial paper provides an educational overview of CFET technology.  
  It reviews the evolution from Planar â†’ FinFET â†’ GAA â†’ CFET, structural concepts, design impacts,  
  manufacturing challenges, EDA limitations, and educational value,  
  proposing its role in semiconductor education and research toward the 2030s.

- **Control-Integrated CFET Study**  
  Cross-Layer Control of CFET Interconnect Delay and Thermal Coupling via PID+FSM+LLM Supervision 
  [Main Paper (PDF)](../docs/cfet_ctrl2025.pdf)
  
- **LPDDR+FeRAM Chiplet Integration**  
  LPDDR provides **low-power, high-bandwidth** operation, while FeRAM complements with **non-volatility, low standby power, and instant resume**.  
  Using **SystemDK top-down co-design** (chiplets / controllers / OS), we explore hybrid memory architectures that reduce standby power and shorten resume latency.  
  ðŸ“„ [LPDDR+FeRAM Integration (PDF)](../docs/LPDDR_FeRAM.pdf)

- **FeFET CMOS 0.18 Âµm Integration Study**  
  Integration of FeFETs into a legacy 0.18 Âµm CMOS logic baseline with only **one additional mask (+1)**.  
  Demonstrated **endurance beyond 10^5 cycles** and **retention exceeding 10 years at 85 Â°C**,  
  enabling applications such as SRAM backup and secure key storage for IoT and automotive systems.  
  [ðŸ“„ Main Paper (PDF)](../docs/FeFET_CMOS018um_IntegrationStudy_Main.pdf)  
  [ðŸ“„ Supplementary Figures & Tables (PDF)](../docs/FeFET_CMOS_018um_IntegrationStudy_Supplementary.pdf)

- **ScAlN MEMS Ultrasonic Sensor Study**  
  Pb-free ScAlN MEMS array integrated with **65 nm SiGe CMOS via SiP**,  
  proposed for next-generation medical ultrasonic sensors.  
  ðŸ“„ [ScAlN Ultrasonic Paper (PDF)](../docs/scaln_ultrasonic.pdf)

- **Humanoid Control Architecture Research: FSM, PID, State-Space, and LLM Integration**  
  Based on **cross-node SoC design** and **SystemDK validation**, this study integrates LLM inference, hierarchical FSM, PID/state-space control, and energy harvesting.  
  ðŸ“„ [Humanoid TCST Paper (PDF)](../docs/humanoid_tcst2025.pdf)

- **SystemDK with AITL Paper** / Paper on Runtime-Aware DTCO  
We propose a framework that integrates PID+FSM+LLM control loops into EDA design flows, enabling real-time compensation of RC delay, thermal coupling, and EMI variations.  
Cross-layer runtime adaptation reduces guardbands and improves reliability across sub-2nm nodes.  
[Main Paper (PDF)](../docs/systemdk_aitl2025.pdf)

---

> âš ï¸ **Note**  
> The process information described here is based on conceptual models for educational purposes  
> and is not related to actual manufacturing flows or confidential data.
