Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Sep 20 19:32:52 2022
| Host         : DESKTOP-K2VPBA5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file black_box_timing_summary_routed.rpt -pb black_box_timing_summary_routed.pb -rpx black_box_timing_summary_routed.rpx -warn_on_violation
| Design       : black_box
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (21)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (49)
5. checking no_input_delay (10)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (21)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (49)
-------------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   56          inf        0.000                      0                   56           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 internal_alu/zero_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_zero
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.668ns  (logic 3.961ns (45.694%)  route 4.707ns (54.306%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE                         0.000     0.000 r  internal_alu/zero_reg/C
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/zero_reg/Q
                         net (fo=1, routed)           4.707     5.163    o_zero_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.668 r  o_zero_OBUF_inst/O
                         net (fo=0)                   0.000     8.668    o_zero
    U16                                                               r  o_zero (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/carry_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_carry
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 3.957ns (52.233%)  route 3.619ns (47.767%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE                         0.000     0.000 r  internal_alu/carry_reg/C
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/carry_reg/Q
                         net (fo=1, routed)           3.619     4.075    o_carry_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.576 r  o_carry_OBUF_inst/O
                         net (fo=0)                   0.000     7.576    o_carry
    U19                                                               r  o_carry (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/signo_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_signo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.570ns  (logic 3.986ns (52.649%)  route 3.585ns (47.351%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y44         FDRE                         0.000     0.000 r  internal_alu/signo_reg/C
    SLICE_X61Y44         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  internal_alu/signo_reg/Q
                         net (fo=1, routed)           3.585     4.041    o_signo_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.570 r  o_signo_OBUF_inst/O
                         net (fo=0)                   0.000     7.570    o_signo
    E19                                                               r  o_signo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 internal_alu/result_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.021ns  (logic 4.039ns (57.535%)  route 2.981ns (42.465%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y44         FDRE                         0.000     0.000 r  internal_alu/result_reg[3]/C
    SLICE_X64Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  internal_alu/result_reg[3]/Q
                         net (fo=1, routed)           2.981     3.499    o_result_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.021 r  o_result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.021    o_result[3]
    L1                                                                r  o_result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_4
                            (input port)
  Destination:            inputs/o_dato_a_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 1.072ns (15.764%)  route 5.728ns (84.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  load_4 (IN)
                         net (fo=0)                   0.000     0.000    load_4
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  load_4_IBUF_inst/O
                         net (fo=6, routed)           4.799     5.747    inputs/load_4_IBUF
    SLICE_X55Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.871 r  inputs/o_dato_a[3]_i_1/O
                         net (fo=4, routed)           0.929     6.800    inputs/o_dato_a[3]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  inputs/o_dato_a_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_4
                            (input port)
  Destination:            inputs/o_dato_a_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 1.072ns (15.764%)  route 5.728ns (84.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  load_4 (IN)
                         net (fo=0)                   0.000     0.000    load_4
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  load_4_IBUF_inst/O
                         net (fo=6, routed)           4.799     5.747    inputs/load_4_IBUF
    SLICE_X55Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.871 r  inputs/o_dato_a[3]_i_1/O
                         net (fo=4, routed)           0.929     6.800    inputs/o_dato_a[3]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  inputs/o_dato_a_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_4
                            (input port)
  Destination:            inputs/o_dato_a_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 1.072ns (15.764%)  route 5.728ns (84.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  load_4 (IN)
                         net (fo=0)                   0.000     0.000    load_4
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  load_4_IBUF_inst/O
                         net (fo=6, routed)           4.799     5.747    inputs/load_4_IBUF
    SLICE_X55Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.871 r  inputs/o_dato_a[3]_i_1/O
                         net (fo=4, routed)           0.929     6.800    inputs/o_dato_a[3]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  inputs/o_dato_a_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_4
                            (input port)
  Destination:            inputs/o_dato_a_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.800ns  (logic 1.072ns (15.764%)  route 5.728ns (84.236%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  load_4 (IN)
                         net (fo=0)                   0.000     0.000    load_4
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  load_4_IBUF_inst/O
                         net (fo=6, routed)           4.799     5.747    inputs/load_4_IBUF
    SLICE_X55Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.871 r  inputs/o_dato_a[3]_i_1/O
                         net (fo=4, routed)           0.929     6.800    inputs/o_dato_a[3]_i_1_n_0
    SLICE_X63Y43         FDRE                                         r  inputs/o_dato_a_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_4
                            (input port)
  Destination:            inputs/o_opcode_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 1.072ns (15.785%)  route 5.719ns (84.215%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  load_4 (IN)
                         net (fo=0)                   0.000     0.000    load_4
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  load_4_IBUF_inst/O
                         net (fo=6, routed)           4.799     5.747    inputs/load_4_IBUF
    SLICE_X55Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.871 r  inputs/o_opcode[5]_i_1/O
                         net (fo=6, routed)           0.920     6.791    inputs/o_opcode[5]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  inputs/o_opcode_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_4
                            (input port)
  Destination:            inputs/o_opcode_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 1.072ns (15.785%)  route 5.719ns (84.215%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  load_4 (IN)
                         net (fo=0)                   0.000     0.000    load_4
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  load_4_IBUF_inst/O
                         net (fo=6, routed)           4.799     5.747    inputs/load_4_IBUF
    SLICE_X55Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.871 r  inputs/o_opcode[5]_i_1/O
                         net (fo=6, routed)           0.920     6.791    inputs/o_opcode[5]_i_1_n_0
    SLICE_X62Y45         FDRE                                         r  inputs/o_opcode_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/o_opcode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.229%)  route 0.108ns (36.771%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[5]/C
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inputs/o_opcode_reg[5]/Q
                         net (fo=6, routed)           0.108     0.249    inputs/o_opcode_reg_n_0_[5]
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.045     0.294 r  inputs/result[0]_i_1/O
                         net (fo=1, routed)           0.000     0.294    internal_alu/D[0]
    SLICE_X63Y45         FDRE                                         r  internal_alu/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_dato_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/carry_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.775%)  route 0.180ns (49.225%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE                         0.000     0.000 r  inputs/o_dato_b_reg[3]/C
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputs/o_dato_b_reg[3]/Q
                         net (fo=12, routed)          0.180     0.321    inputs/dato_b[3]
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.045     0.366 r  inputs/carry_i_1/O
                         net (fo=1, routed)           0.000     0.366    internal_alu/carry
    SLICE_X61Y44         FDRE                                         r  internal_alu/carry_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_opcode_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/result_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.334%)  route 0.224ns (54.666%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[0]/C
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inputs/o_opcode_reg[0]/Q
                         net (fo=16, routed)          0.224     0.365    inputs/o_opcode_reg_n_0_[0]
    SLICE_X62Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.410 r  inputs/result[2]_i_1/O
                         net (fo=1, routed)           0.000     0.410    internal_alu/D[2]
    SLICE_X62Y46         FDRE                                         r  internal_alu/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_dato_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/zero_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.231ns (50.040%)  route 0.231ns (49.960%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y43         FDRE                         0.000     0.000 r  inputs/o_dato_b_reg[3]/C
    SLICE_X61Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputs/o_dato_b_reg[3]/Q
                         net (fo=12, routed)          0.180     0.321    inputs/dato_b[3]
    SLICE_X61Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.366 f  inputs/zero_i_4/O
                         net (fo=1, routed)           0.050     0.417    inputs/zero_i_4_n_0
    SLICE_X61Y44         LUT5 (Prop_lut5_I4_O)        0.045     0.462 r  inputs/zero_i_1/O
                         net (fo=1, routed)           0.000     0.462    internal_alu/zero
    SLICE_X61Y44         FDRE                                         r  internal_alu/zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_opcode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.186ns (39.922%)  route 0.280ns (60.078%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[2]/C
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputs/o_opcode_reg[2]/Q
                         net (fo=17, routed)          0.280     0.421    inputs/o_opcode_reg_n_0_[2]
    SLICE_X62Y42         LUT6 (Prop_lut6_I2_O)        0.045     0.466 r  inputs/result[1]_i_1/O
                         net (fo=1, routed)           0.000     0.466    internal_alu/D[1]
    SLICE_X62Y42         FDRE                                         r  internal_alu/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_opcode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/result_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.492ns  (logic 0.186ns (37.787%)  route 0.306ns (62.213%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[5]/C
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inputs/o_opcode_reg[5]/Q
                         net (fo=6, routed)           0.306     0.447    inputs/o_opcode_reg_n_0_[5]
    SLICE_X64Y44         LUT6 (Prop_lut6_I3_O)        0.045     0.492 r  inputs/result[3]_i_1/O
                         net (fo=1, routed)           0.000     0.492    internal_alu/D[3]
    SLICE_X64Y44         FDRE                                         r  internal_alu/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/o_opcode_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            internal_alu/signo_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.186ns (36.114%)  route 0.329ns (63.886%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE                         0.000     0.000 r  inputs/o_opcode_reg[2]/C
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  inputs/o_opcode_reg[2]/Q
                         net (fo=17, routed)          0.329     0.470    inputs/o_opcode_reg_n_0_[2]
    SLICE_X61Y44         LUT5 (Prop_lut5_I3_O)        0.045     0.515 r  inputs/signo_i_1/O
                         net (fo=1, routed)           0.000     0.515    internal_alu/signo
    SLICE_X61Y44         FDRE                                         r  internal_alu/signo_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero[3]
                            (input port)
  Destination:            inputs/o_opcode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.221ns (37.918%)  route 0.362ns (62.082%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  numero[3] (IN)
                         net (fo=0)                   0.000     0.000    numero[3]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  numero_IBUF[3]_inst/O
                         net (fo=3, routed)           0.362     0.583    inputs/numero_IBUF[3]
    SLICE_X62Y43         FDRE                                         r  inputs/o_opcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero[1]
                            (input port)
  Destination:            inputs/o_opcode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.232ns (39.660%)  route 0.353ns (60.340%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  numero[1] (IN)
                         net (fo=0)                   0.000     0.000    numero[1]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  numero_IBUF[1]_inst/O
                         net (fo=3, routed)           0.353     0.585    inputs/numero_IBUF[1]
    SLICE_X62Y45         FDRE                                         r  inputs/o_opcode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 numero[5]
                            (input port)
  Destination:            inputs/o_opcode_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.224ns (37.238%)  route 0.378ns (62.762%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  numero[5] (IN)
                         net (fo=0)                   0.000     0.000    numero[5]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  numero_IBUF[5]_inst/O
                         net (fo=1, routed)           0.378     0.602    inputs/numero_IBUF[5]
    SLICE_X62Y45         FDRE                                         r  inputs/o_opcode_reg[5]/D
  -------------------------------------------------------------------    -------------------





