Release 12.3 - xst M.70d (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : xc3s700a-5-fg484

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Student/Desktop/test_10_25_2016/uartReciever.vhd" in Library work.
Architecture arch of Entity uart_rx is up to date.
Compiling vhdl file "C:/Users/Student/Desktop/test_10_25_2016/modMCounter.vhd" in Library work.
Architecture arch of Entity mod_m_counter is up to date.
Compiling vhdl file "C:/Users/Student/Desktop/test_10_25_2016/ipcore_dir/blockram.vhd" in Library work.
Architecture blockram_a of Entity blockram is up to date.
Compiling vhdl file "C:/Users/Student/Desktop/test_10_25_2016/vga_sync.vhd" in Library work.
Architecture arch of Entity vga_sync is up to date.
Compiling vhdl file "C:/Users/Student/Desktop/test_10_25_2016/TopLevel.vhd" in Library work.
Entity <toplevel> compiled.
Entity <toplevel> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopLevel> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <uart_rx> in library <work> (architecture <arch>) with generics.
	DBIT = 8
	SB_TICK = 16

Analyzing hierarchy for entity <mod_m_counter> in library <work> (architecture <arch>) with generics.
	M = 163
	N = 8

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopLevel> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Users/Student/Desktop/test_10_25_2016/TopLevel.vhd" line 105: Instantiating black box module <blockram>.
WARNING:Xst:819 - "C:/Users/Student/Desktop/test_10_25_2016/TopLevel.vhd" line 138: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <hpixel_count>, <vpixel_count>, <FAKEdoutb>
Entity <TopLevel> analyzed. Unit <TopLevel> generated.

Analyzing generic Entity <uart_rx> in library <work> (Architecture <arch>).
	DBIT = 8
	SB_TICK = 16
Entity <uart_rx> analyzed. Unit <uart_rx> generated.

Analyzing generic Entity <mod_m_counter> in library <work> (Architecture <arch>).
	M = 163
	N = 8
Entity <mod_m_counter> analyzed. Unit <mod_m_counter> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <arch>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <uart_rx>.
    Related source file is "C:/Users/Student/Desktop/test_10_25_2016/uartReciever.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <b_reg>.
    Found 3-bit register for signal <n_reg>.
    Found 3-bit adder for signal <n_reg$addsub0000> created at line 72.
    Found 4-bit register for signal <s_reg>.
    Found 4-bit adder for signal <s_reg$share0000> created at line 48.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  15 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <uart_rx> synthesized.


Synthesizing Unit <mod_m_counter>.
    Related source file is "C:/Users/Student/Desktop/test_10_25_2016/modMCounter.vhd".
    Found 8-bit adder for signal <r_next$addsub0000> created at line 39.
    Found 8-bit register for signal <r_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <mod_m_counter> synthesized.


Synthesizing Unit <vga_sync>.
    Related source file is "C:/Users/Student/Desktop/test_10_25_2016/vga_sync.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 90.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 94.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 99.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <TopLevel>.
    Related source file is "C:/Users/Student/Desktop/test_10_25_2016/TopLevel.vhd".
WARNING:Xst:1306 - Output <doneLED> is never assigned.
WARNING:Xst:1780 - Signal <rxOutToDina> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <qHolder> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixel_counter> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FAKEdoutb<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <COLOR_DISPLAY> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 16-bit latch for signal <FAKEaddrb>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 10-bit comparator greater for signal <Display_color$cmp_gt0000> created at line 140.
    Found 10-bit comparator greater for signal <Display_color$cmp_gt0001> created at line 140.
    Found 10-bit comparator less for signal <Display_color$cmp_lt0000> created at line 140.
    Found 11-bit subtractor for signal <FAKEaddrb$addsub0000> created at line 141.
    Found 16-bit adder for signal <FAKEaddrb$addsub0001> created at line 141.
    Found 10-bit comparator less for signal <FAKEaddrb$cmp_lt0000> created at line 140.
    Found 11x9-bit multiplier for signal <FAKEaddrb$mult0001> created at line 141.
    Found 32-bit subtractor for signal <FAKEaddrb$sub0000> created at line 141.
    Found 16-bit subtractor for signal <FAKEaddrb$sub0001> created at line 141.
    Found 16-bit up counter for signal <writeAddra>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   4 Comparator(s).
Unit <TopLevel> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 11x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 7
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 1
 3-bit adder                                           : 1
 32-bit subtractor                                     : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 7
 1-bit register                                        : 3
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 2
# Latches                                              : 1
 16-bit latch                                          : 1
# Comparators                                          : 10
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <RS_232/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 start | 01
 data  | 11
 stop  | 10
-------------------
Reading core <ipcore_dir/blockram.ngc>.
Loading core <blockram> for timing and area information for instance <blkmem>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Multipliers                                          : 1
 11x9-bit multiplier                                   : 1
# Adders/Subtractors                                   : 7
 11-bit subtractor                                     : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 2
 3-bit adder                                           : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
# Registers                                            : 26
 Flip-Flops                                            : 26
# Latches                                              : 1
 16-bit latch                                          : 1
# Comparators                                          : 10
 10-bit comparator greatequal                          : 2
 10-bit comparator greater                             : 2
 10-bit comparator less                                : 4
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopLevel> ...

Optimizing unit <uart_rx> ...

Optimizing unit <mod_m_counter> ...

Optimizing unit <vga_sync> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLevel, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 64
 Flip-Flops                                            : 64

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLevel.ngr
Top Level Output File Name         : TopLevel
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 359
#      GND                         : 2
#      INV                         : 25
#      LUT1                        : 38
#      LUT2                        : 34
#      LUT2_D                      : 2
#      LUT3                        : 29
#      LUT3_D                      : 1
#      LUT3_L                      : 3
#      LUT4                        : 50
#      LUT4_D                      : 6
#      LUT4_L                      : 3
#      MUXCY                       : 73
#      MUXF5                       : 12
#      VCC                         : 2
#      XORCY                       : 79
# FlipFlops/Latches                : 83
#      FD                          : 6
#      FDE                         : 27
#      FDR                         : 11
#      FDRE                        : 20
#      FDS                         : 3
#      LDE                         : 16
# RAMS                             : 20
#      RAMB16BWE                   : 20
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 1
#      OBUF                        : 22
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700afg484-5 

 Number of Slices:                      100  out of   5888     1%  
 Number of Slice Flip Flops:             83  out of  11776     0%  
 Number of 4 input LUTs:                191  out of  11776     1%  
 Number of IOs:                          25
 Number of bonded IOBs:                  24  out of    372     6%  
 Number of BRAMs:                        20  out of     20   100%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+-----------------------------------------------------------------------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)                                                                         | Load  |
---------------------------------------+-----------------------------------------------------------------------------------------------+-------+
topCLK                                 | BUFGP                                                                                         | 87    |
s_tickTOP1(count/r_next_cmp_eq000023:O)| BUFG(*)(blkmem/BU2/U0/blk_mem_generator/valid.cstr/ramloop[19].ram.r/s3a_noinit.ram/dpram.ram)| 20    |
FAKEaddrb_and0000(FAKEaddrb_and00001:O)| NONE(*)(FAKEaddrb_0)                                                                          | 16    |
---------------------------------------+-----------------------------------------------------------------------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.246ns (Maximum Frequency: 190.632MHz)
   Minimum input arrival time before clock: 3.267ns
   Maximum output required time after clock: 10.511ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'topCLK'
  Clock period: 5.246ns (frequency: 190.632MHz)
  Total number of paths / destination ports: 1445 / 140
-------------------------------------------------------------------------
Delay:               5.246ns (Levels of Logic = 3)
  Source:            count/r_reg_0 (FF)
  Destination:       writeAddra_0 (FF)
  Source Clock:      topCLK rising
  Destination Clock: topCLK rising

  Data Path: count/r_reg_0 to writeAddra_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.495   0.571  count/r_reg_0 (count/r_reg_0)
     LUT4:I3->O            8   0.561   0.709  count/r_next_cmp_eq000022 (count/r_next_cmp_eq000022)
     LUT2:I1->O           10   0.562   0.752  count/r_next_cmp_eq000023_1 (count/r_next_cmp_eq000023)
     LUT4:I3->O           16   0.561   0.879  RS_232/rx_done_tick_0_mux00001_1 (RS_232/rx_done_tick_0_mux00001)
     FDE:CE                    0.156          writeAddra_0
    ----------------------------------------
    Total                      5.246ns (2.335ns logic, 2.911ns route)
                                       (44.5% logic, 55.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'topCLK'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              3.267ns (Levels of Logic = 3)
  Source:            uart_rxTop (PAD)
  Destination:       RS_232/s_reg_3 (FF)
  Destination Clock: topCLK rising

  Data Path: uart_rxTop to RS_232/s_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.824   0.677  uart_rxTop_IBUF (uart_rxTop_IBUF)
     LUT4:I0->O            2   0.561   0.446  RS_232/s_reg_mux0000<3>11 (RS_232/N61)
     LUT4:I1->O            1   0.562   0.000  RS_232/s_reg_mux0000<1>62 (RS_232/s_reg_mux0000<1>)
     FD:D                      0.197          RS_232/s_reg_2
    ----------------------------------------
    Total                      3.267ns (2.144ns logic, 1.123ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'topCLK'
  Total number of paths / destination ports: 418 / 22
-------------------------------------------------------------------------
Offset:              10.511ns (Levels of Logic = 6)
  Source:            VGAOUT/v_count_reg_2 (FF)
  Destination:       vga_color<11> (PAD)
  Source Clock:      topCLK rising

  Data Path: VGAOUT/v_count_reg_2 to vga_color<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.495   0.677  VGAOUT/v_count_reg_2 (VGAOUT/v_count_reg_2)
     LUT4:I0->O            1   0.561   0.359  FAKEaddrb_and000011_SW0 (N15)
     LUT4:I3->O            2   0.561   0.382  FAKEaddrb_and000011 (N12)
     LUT4:I3->O            1   0.561   0.380  vga_color<2>2_SW1 (N44)
     LUT4:I2->O            4   0.561   0.565  vga_color<2>2 (N6)
     LUT2:I1->O            3   0.562   0.451  vga_color<5>1 (vga_color_5_OBUF)
     OBUF:I->O                 4.396          vga_color_9_OBUF (vga_color<9>)
    ----------------------------------------
    Total                     10.511ns (7.697ns logic, 2.814ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.57 secs
 
--> 

Total memory usage is 274360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

