// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1847\sampleModel1847_2_sub\Mysubsystem_46.v
// Created: 2024-08-14 19:07:37
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_46
// Source Path: sampleModel1847_2_sub/Subsystem/Mysubsystem_46
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_46
          (In1,
           cfblk161);


  input   [15:0] In1;  // uint16
  output  [7:0] cfblk161;  // uint8


  wire [15:0] cfblk97_const_val_1;  // uint16
  wire [15:0] cfblk97_out1;  // uint16
  wire [7:0] cfblk2_out1;  // uint8


  assign cfblk97_const_val_1 = 16'b0000000000000000;



  assign cfblk97_out1 = In1 + cfblk97_const_val_1;



  assign cfblk2_out1 = cfblk97_out1[7:0];



  assign cfblk161 = cfblk2_out1;

endmodule  // Mysubsystem_46

