{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 16 17:09:35 2011 " "Info: Processing started: Wed Feb 16 17:09:35 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab05 -c lab05 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab05 -c lab05 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[8\] LEDG\[4\] 8.339 ns Longest " "Info: Longest tpd from source pin \"SW\[8\]\" to destination pin \"LEDG\[4\]\" is 8.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[8\] 1 PIN PIN_B13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 3; PIN Node = 'SW\[8\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[8] } "NODE_NAME" } } { "lab05.vhd" "" { Text "Z:/EE367/Labs/lab05/lab05.vhd" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.540 ns) + CELL(0.275 ns) 3.814 ns adder_2bitfull:U1\|Cout~0 2 COMB LCCOMB_X59_Y1_N12 3 " "Info: 2: + IC(2.540 ns) + CELL(0.275 ns) = 3.814 ns; Loc. = LCCOMB_X59_Y1_N12; Fanout = 3; COMB Node = 'adder_2bitfull:U1\|Cout~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { SW[8] adder_2bitfull:U1|Cout~0 } "NODE_NAME" } } { "adder_2bitfull.vhd" "" { Text "Z:/EE367/Labs/lab05/adder_2bitfull.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.282 ns) + CELL(0.437 ns) 4.533 ns adder_2bitfull:U3\|Cout~2 3 COMB LCCOMB_X59_Y1_N6 2 " "Info: 3: + IC(0.282 ns) + CELL(0.437 ns) = 4.533 ns; Loc. = LCCOMB_X59_Y1_N6; Fanout = 2; COMB Node = 'adder_2bitfull:U3\|Cout~2'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.719 ns" { adder_2bitfull:U1|Cout~0 adder_2bitfull:U3|Cout~2 } "NODE_NAME" } } { "adder_2bitfull.vhd" "" { Text "Z:/EE367/Labs/lab05/adder_2bitfull.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.940 ns adder_2bitfull:U4\|S 4 COMB LCCOMB_X59_Y1_N2 1 " "Info: 4: + IC(0.257 ns) + CELL(0.150 ns) = 4.940 ns; Loc. = LCCOMB_X59_Y1_N2; Fanout = 1; COMB Node = 'adder_2bitfull:U4\|S'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { adder_2bitfull:U3|Cout~2 adder_2bitfull:U4|S } "NODE_NAME" } } { "adder_2bitfull.vhd" "" { Text "Z:/EE367/Labs/lab05/adder_2bitfull.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.571 ns) + CELL(2.828 ns) 8.339 ns LEDG\[4\] 5 PIN PIN_U18 0 " "Info: 5: + IC(0.571 ns) + CELL(2.828 ns) = 8.339 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDG\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { adder_2bitfull:U4|S LEDG[4] } "NODE_NAME" } } { "lab05.vhd" "" { Text "Z:/EE367/Labs/lab05/lab05.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.689 ns ( 56.23 % ) " "Info: Total cell delay = 4.689 ns ( 56.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 43.77 % ) " "Info: Total interconnect delay = 3.650 ns ( 43.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.339 ns" { SW[8] adder_2bitfull:U1|Cout~0 adder_2bitfull:U3|Cout~2 adder_2bitfull:U4|S LEDG[4] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.339 ns" { SW[8] {} SW[8]~combout {} adder_2bitfull:U1|Cout~0 {} adder_2bitfull:U3|Cout~2 {} adder_2bitfull:U4|S {} LEDG[4] {} } { 0.000ns 0.000ns 2.540ns 0.282ns 0.257ns 0.571ns } { 0.000ns 0.999ns 0.275ns 0.437ns 0.150ns 2.828ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 16 17:09:37 2011 " "Info: Processing ended: Wed Feb 16 17:09:37 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
