// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl

/**
 * Memory of 4K registers, each 16 bit-wide. Out hold the value
 * stored at the memory location specified by address. If load=1, then 
 * the in value is loaded into the memory location specified by address 
 * (the loaded value will be emitted to out after the next time step.)
 */

CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    RAM512(in=ram1, load = l1, address = address[0..8], out=ram1a);
    RAM512(in=ram2, load = l2, address = address[0..8], out=ram2a);
    RAM512(in=ram3, load = l3, address = address[0..8], out=ram3a);
    RAM512(in=ram4, load = l4, address = address[0..8], out=ram4a);
    RAM512(in=ram5, load = l5, address = address[0..8], out=ram5a);
    RAM512(in=ram6, load = l6, address = address[0..8], out=ram6a);
    RAM512(in=ram7, load = l7, address = address[0..8], out=ram7a);
    RAM512(in=ram8, load = l8, address = address[0..8], out=ram8a);
    
    // Output
    Mux8Way16(a=ram1a, b=ram2a, c=ram3a, d=ram4a, e=ram5a, f=ram6a, g=ram7a, h=ram8a, sel=address[9..11], out=out, out=current);
    
    // Input    
    Mux16(a=current, b=in, sel=load, out=tmpout);
    DMux8Way(in = load, sel = address[9..11] , a=l1, b=l2, c=l3, d=l4, e=l5, f=l6, g=l7, h=l8);
    DMux8Way16(in=tmpout, sel=address[9..11], a=ram1, b=ram2, c=ram3, d=ram4, e=ram5, f=ram6, g=ram7, h=ram8);
}
