// Seed: 2013226916
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    output tri id_0,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3,
    input wire id_4,
    input wand id_5,
    output tri id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output tri id_11,
    output uwire id_12,
    output supply0 id_13,
    input supply1 id_14,
    output tri id_15
);
  module_0 modCall_1 (id_9);
  assign modCall_1.id_0 = 0;
  logic [-1 : -1] id_17;
  wire id_18;
  wire id_19, id_20, id_21, id_22;
endmodule
