<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: spi_master_controller</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_spi_master_controller'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_spi_master_controller')">spi_master_controller</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 89.58</td>
<td class="s9 cl rt"><a href="mod3.html#Line" > 96.98</a></td>
<td class="s10 cl rt"><a href="mod3.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod3.html#Toggle" > 71.77</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/ICer/soc3.0/QSPI/sim/comp/../../rtl/qspi/spi_master_controller.v')">/home/ICer/soc3.0/QSPI/sim/comp/../../rtl/qspi/spi_master_controller.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_3"  onclick="showContent('inst_tag_3')">qspi_tb_top.dut.u_spictrl</a></td>
<td class="s8 cl rt"> 89.58</td>
<td class="s9 cl rt"><a href="mod3.html#Line" > 96.98</a></td>
<td class="s10 cl rt"><a href="mod3.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod3.html#Toggle" > 71.77</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_spi_master_controller'>
<hr>
<a name="inst_tag_3"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_3" >qspi_tb_top.dut.u_spictrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 89.58</td>
<td class="s9 cl rt"><a href="mod3.html#Line" > 96.98</a></td>
<td class="s10 cl rt"><a href="mod3.html#Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod3.html#Toggle" > 71.77</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td></tr><tr>
<td class="s8 cl rt"> 88.64</td>
<td class="s9 cl rt"> 95.31</td>
<td class="s9 cl rt"> 99.04</td>
<td class="s7 cl rt"> 71.57</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.87</td>
<td><a href="mod14.html#inst_tag_15" >dut</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod5.html#inst_tag_5" id="tag_urg_inst_5">u_clkgen</a></td>
<td class="s8 cl rt"> 88.10</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 64.29</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_1" id="tag_urg_inst_1">u_rxreg</a></td>
<td class="s8 cl rt"> 83.06</td>
<td class="s7 cl rt"> 79.55</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 69.64</td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod0.html#inst_tag_0" id="tag_urg_inst_0">u_txreg</a></td>
<td class="s9 cl rt"> 90.28</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.83</td>
<td class="s7 cl rt"> 75.00</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_spi_master_controller'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3.html" >spi_master_controller</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>232</td><td>225</td><td>96.98</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>157</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>190</td><td>193</td><td>186</td><td>96.37</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>453</td><td>21</td><td>21</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
156                         always @(*) begin
157        1/1                  data_to_tx             = 'h0;
158        1/1                  data_to_tx_valid       = 1'b0;
159        1/1                  spi_ctrl_data_tx_ready = 1'b0;
160                     
161        1/1                  case (ctrl_data_mux)
162                                 DATA_NULL: begin
163        1/1                          data_to_tx             = 'b0;
164        1/1                          data_to_tx_valid       = 1'b0;
165        1/1                          spi_ctrl_data_tx_ready = 1'b0;
166                                 end
167                                 DATA_EMPTY: begin
168        1/1                          data_to_tx       = 'b0;
169        1/1                          data_to_tx_valid = 1'b1;
170                                 end
171                                 DATA_CMD: begin
172        1/1                          data_to_tx             = spi_cmd;
173        1/1                          data_to_tx_valid       = ctrl_data_valid;
174        1/1                          spi_ctrl_data_tx_ready = 1'b0;
175                                 end
176                                 DATA_ADDR: begin
177        1/1                          data_to_tx             = spi_addr;
178        1/1                          data_to_tx_valid       = ctrl_data_valid;
179        1/1                          spi_ctrl_data_tx_ready = 1'b0;
180                                 end
181                                 DATA_FIFO: begin
182        1/1                          data_to_tx             = spi_ctrl_data_tx;
183        1/1                          data_to_tx_valid       = spi_ctrl_data_tx_valid;
184        1/1                          spi_ctrl_data_tx_ready = data_to_tx_ready;
185                                 end
                   <font color = "red">==>  MISSING_DEFAULT</font>
186                             endcase
187                         end
188                     
189                         always @(*) begin
190        1/1                  spi_cs           = 1'b1;
191        1/1                  spi_clock_en     = 1'b0;
192        1/1                  counter_tx       = 'b0;
193        1/1                  counter_tx_valid = 1'b0;
194        1/1                  counter_rx       = 'b0;
195        1/1                  counter_rx_valid = 1'b0;
196        1/1                  state_next       = state;
197        1/1                  ctrl_data_mux    = DATA_NULL;
198        1/1                  ctrl_data_valid  = 1'b0;
199        1/1                  spi_en_rx        = 1'b0;
200        1/1                  spi_en_tx        = 1'b0;
201        1/1                  spi_status       = 'b0;
202        1/1                  s_spi_mode       = `SPI_QUAD_RX;
203        1/1                  eot              = 1'b0;
204        1/1                  case (state)
205                                 IDLE: begin
206        1/1                          spi_status[0] = 1'b1;
207        1/1                          s_spi_mode    = `SPI_QUAD_RX;
208                     
209        1/1                          if (spi_rd || spi_wr || spi_qrd || spi_qwr) begin
210        1/1                              spi_cs       = 1'b0;
211        1/1                              spi_clock_en = 1'b1;
212                     
213        1/1                              if (spi_cmd_len != 0) begin
214        1/1                                  s_spi_mode       = (spi_qrd | spi_qwr) ? `SPI_QUAD_TX : `SPI_STD;
215        1/1                                  counter_tx       = {8'h00, spi_cmd_len};
216        1/1                                  counter_tx_valid = 1'b1;
217        1/1                                  ctrl_data_mux    = DATA_CMD;
218        1/1                                  ctrl_data_valid  = 1'b1;
219        1/1                                  spi_en_tx        = 1'b1;
220        1/1                                  state_next       = CMD;
221        1/1          		    end else if (spi_addr_len != 0) begin
222        1/1                              	s_spi_mode       = (spi_qrd | spi_qwr) ? `SPI_QUAD_TX : `SPI_STD;
223        1/1                              	counter_tx       = {8'h00, spi_addr_len};
224        1/1                              	counter_tx_valid = 1'b1;
225        1/1                              	ctrl_data_mux    = DATA_ADDR;
226        1/1                              	ctrl_data_valid  = 1'b1;
227        1/1                              	spi_en_tx        = 1'b1;
228        1/1                              	state_next       = ADDR;
229        1/1          		    end else if (spi_data_len != 0)
230        1/1                                  if (spi_rd || spi_qrd) begin
231        1/1                                      s_spi_mode = (spi_qrd) ? `SPI_QUAD_RX : `SPI_STD;
232                     
233        1/1                                      if (spi_dummy_rd != 0) begin
234        1/1                                          counter_tx       = (en_quad) ? {spi_dummy_rd[13:0], 2'b00} : spi_dummy_rd;
235        1/1                                          counter_tx_valid = 1'b1;
236        1/1                                          spi_en_tx        = 1'b1;
237        1/1                                          ctrl_data_mux    = DATA_EMPTY;
238        1/1                                          state_next       = DUMMY;
239                     			    end else begin
240        1/1                                      	counter_rx       = spi_data_len;
241        1/1                                      	counter_rx_valid = 1'b1;
242        1/1                                      	spi_en_rx        = 1'b1;
243        1/1                                      	state_next       = DATA_RX;
244                                                 end
245                     			end else begin
246        1/1                                      s_spi_mode = (spi_qwr) ? `SPI_QUAD_TX : `SPI_STD;
247                     
248        1/1                                      if (spi_dummy_wr != 0) begin
249        1/1                                          counter_tx       = (en_quad) ? {spi_dummy_wr[13:0], 2'b00} : spi_dummy_wr;
250        1/1                                          counter_tx_valid = 1'b1;
251        1/1                                          ctrl_data_mux    = DATA_EMPTY;
252        1/1                                          spi_en_tx        = 1'b1;
253        1/1                                          state_next       = DUMMY;
254                     			    end else begin
255        1/1                                          counter_tx       = spi_data_len;
256        1/1                                          counter_tx_valid = 1'b1;
257        1/1                                          ctrl_data_mux    = DATA_FIFO;
258        1/1                                          ctrl_data_valid  = 1'b0;
259        1/1                                          spi_en_tx        = 1'b1;
260        1/1                                          state_next       = DATA_TX;
261                                                 end
262                                             end
                        MISSING_ELSE
263                     		end else begin
264        1/1                              spi_cs     = 1'b1;
265        1/1                              state_next = IDLE;
266                                     end
267                                 end
268                                 CMD: begin
269        1/1                          spi_status[1] = 1'b1;
270        1/1                          spi_cs        = 1'b0;
271        1/1                          spi_clock_en  = 1'b1;
272        1/1                          s_spi_mode    = (en_quad) ? `SPI_QUAD_TX : `SPI_STD;
273                     
274        1/1                          if (tx_done) begin
275        1/1                              if (spi_addr_len != 0) begin
276        1/1                                  s_spi_mode       = (en_quad) ? `SPI_QUAD_TX : `SPI_STD;
277        1/1                                  counter_tx       = {8'h00, spi_addr_len};
278        1/1                                  counter_tx_valid = 1'b1;
279        1/1                                  ctrl_data_mux    = DATA_ADDR;
280        1/1                                  ctrl_data_valid  = 1'b1;
281        1/1                                  spi_en_tx        = 1'b1;
282        1/1                                  state_next       = ADDR;
283        1/1          		    end else if (spi_data_len != 0) begin
284        1/1                                  if (do_rx) begin
285        1/1                                      s_spi_mode = (en_quad) ? `SPI_QUAD_RX : `SPI_STD;
286        1/1                                      if (spi_dummy_rd != 0) begin
287        1/1                                          counter_tx       = (en_quad) ? {spi_dummy_rd[13:0], 2'b00} : spi_dummy_rd;
288        1/1                                          counter_tx_valid = 1'b1;
289        1/1                                          spi_en_tx        = 1'b1;
290        1/1                                          ctrl_data_mux    = DATA_EMPTY;
291        1/1                                          state_next       = DUMMY;
292                     			    end else begin
293        1/1                                          counter_rx       = spi_data_len;
294        1/1                                          counter_rx_valid = 1'b1;
295        1/1                                          spi_en_rx        = 1'b1;
296        1/1                                          state_next       = DATA_RX;
297                                                 end
298                     			end else begin
299        1/1                                      s_spi_mode = (en_quad) ? `SPI_QUAD_TX : `SPI_STD;
300        1/1                                      if (spi_dummy_wr != 0) begin
301        1/1                                          counter_tx       = (en_quad) ? {spi_dummy_wr[13:0], 2'b00} : spi_dummy_wr;
302        1/1                                          counter_tx_valid = 1'b1;
303        1/1                                          ctrl_data_mux    = DATA_EMPTY;
304        1/1                                          spi_en_tx        = 1'b1;
305        1/1                                          state_next       = DUMMY;
306                     			    end else begin
307        1/1                                      	counter_tx       = spi_data_len;
308        1/1                                      	counter_tx_valid = 1'b1;
309        1/1                                      	ctrl_data_mux    = DATA_FIFO;
310        1/1                                      	ctrl_data_valid  = 1'b1;
311        1/1                                      	spi_en_tx        = 1'b1;
312        1/1                                      	state_next       = DATA_TX;
313                                                 end
314                                             end
315                     	            end else begin
316        1/1                              	state_next = IDLE;
317                                         end
318                     		end else begin
319        1/1                              spi_en_tx = 1'b1;
320        1/1                              state_next = CMD;
321                                     end
322                     	    end
323                                 ADDR: begin
324        1/1                          spi_en_tx     = 1'b1;
325        1/1                          spi_status[2] = 1'b1;
326        1/1                          spi_cs        = 1'b0;
327        1/1                          spi_clock_en  = 1'b1;
328        1/1                          s_spi_mode    = (en_quad) ? `SPI_QUAD_TX : `SPI_STD;
329        1/1          		if (tx_done) begin
330        1/1                              if (spi_data_len != 0) begin
331        1/1                                  if (do_rx) begin
332        1/1                                      s_spi_mode = (en_quad) ? `SPI_QUAD_RX : `SPI_STD;
333        1/1                                      if (spi_dummy_rd != 0) begin
334        1/1                                          counter_tx       = (en_quad) ? {spi_dummy_rd[13:0], 2'b00} : spi_dummy_rd;
335        1/1                                          counter_tx_valid = 1'b1;
336        1/1                                          spi_en_tx        = 1'b1;
337        1/1                                          ctrl_data_mux    = DATA_EMPTY;
338        1/1                                          state_next       = DUMMY;
339                     			    end else begin
340        1/1                                          counter_rx       = spi_data_len;
341        1/1                                          counter_rx_valid = 1'b1;
342        1/1                                          spi_en_rx        = 1'b1;
343        1/1                                          state_next       = DATA_RX;
344                                                 end
345                     			end else begin
346        1/1                                      s_spi_mode = (en_quad) ? `SPI_QUAD_TX : `SPI_STD;
347        1/1                                      spi_en_tx  = 1'b1;
348                     
349        1/1                                      if (spi_dummy_wr != 0) begin
350        1/1                                          counter_tx       = (en_quad) ? {spi_dummy_wr[13:0], 2'b00} : spi_dummy_wr;
351        1/1                                          counter_tx_valid = 1'b1;
352        1/1                                          ctrl_data_mux    = DATA_EMPTY;
353        1/1                                          state_next       = DUMMY;
354                     			    end else begin
355        1/1                                          counter_tx       = spi_data_len;
356        1/1                                          counter_tx_valid = 1'b1;
357        1/1                                          ctrl_data_mux    = DATA_FIFO;
358        1/1                                          ctrl_data_valid  = 1'b1;
359        1/1                                          state_next       = DATA_TX;
360                                                 end
361                                             end
362                     	            end else begin
363        <font color = "red">0/1     ==>                          state_next = IDLE;</font>
364                     		    end
365                     		end
                        MISSING_ELSE
366                                 end
367                                 MODE: begin
368        <font color = "red">0/1     ==>                  spi_status[3] = 1'b1;</font>
369        <font color = "red">0/1     ==>                  spi_cs        = 1'b0;</font>
370        <font color = "red">0/1     ==>                  spi_clock_en  = 1'b1;</font>
371        <font color = "red">0/1     ==>                  spi_en_tx     = 1'b1;</font>
372                                 end
373                                 DUMMY: begin
374        1/1                          spi_en_tx     = 1'b1;
375        1/1                          spi_status[4] = 1'b1;
376        1/1                          spi_cs        = 1'b0;
377        1/1                          spi_clock_en  = 1'b1;
378        1/1                          s_spi_mode    = (en_quad) ? `SPI_QUAD_RX : `SPI_STD;
379                     
380        1/1                          if (tx_done) begin
381        1/1                              if (spi_data_len != 0) begin
382        1/1                                  if (do_rx) begin
383        1/1                                      counter_rx       = spi_data_len;
384        1/1                                      counter_rx_valid = 1'b1;
385        1/1                                      spi_en_rx        = 1'b1;
386        1/1                                      state_next       = DATA_RX;
387                     		        end else begin
388        1/1                                      counter_tx       = spi_data_len;
389        1/1                                      counter_tx_valid = 1'b1;
390        1/1                                      s_spi_mode       = (en_quad) ? `SPI_QUAD_TX : `SPI_STD;
391        1/1                                      spi_clock_en     = tx_clk_en;
392        1/1                                      spi_en_tx        = 1'b1;
393        1/1                                      state_next       = DATA_TX;
394                                             end
395                     		    end else begin
396        <font color = "red">0/1     ==>                          eot        = 1'b1;</font>
397        <font color = "red">0/1     ==>                          state_next = IDLE;</font>
398                                         end
399                     		end else begin
400        1/1                              ctrl_data_mux = DATA_EMPTY;
401        1/1                              spi_en_tx     = 1'b1;
402        1/1                              state_next    = DUMMY;
403                                     end
404                                 end
405                                 DATA_TX: begin
406        1/1                          spi_status[5]   = 1'b1;
407        1/1                          spi_cs          = 1'b0;
408        1/1                          spi_clock_en    = tx_clk_en;
409        1/1                          ctrl_data_mux   = DATA_FIFO;
410        1/1                          ctrl_data_valid = 1'b1;
411        1/1                          spi_en_tx       = 1'b1;
412        1/1                          s_spi_mode      = (en_quad) ? `SPI_QUAD_TX : `SPI_STD;
413                     
414        1/1                          if (tx_done) begin
415        1/1                              eot          = 1'b1;
416        1/1                              state_next   = IDLE;
417        1/1                              spi_clock_en = 1'b0;
418                     	        end else begin
419        1/1                              state_next   = DATA_TX;
420                     		end
421                                 end
422                                 DATA_RX: begin
423        1/1                          spi_status[6] = 1'b1;
424        1/1                          spi_cs        = 1'b0;
425        1/1                          spi_clock_en  = rx_clk_en;
426        1/1                          s_spi_mode    = (en_quad) ? `SPI_QUAD_RX : `SPI_STD;
427                                    
428        1/1          		if (rx_done) begin
429        1/1                              state_next = WAIT_EDGE;
430                     		end else begin
431        1/1                              spi_en_rx  = 1'b1;
432        1/1                              state_next = DATA_RX;
433                                     end
434                                 end
435                                 WAIT_EDGE: begin
436        1/1                          spi_status[6]  = 1'b1;
437        1/1                          spi_cs         = 1'b0;
438        1/1                          spi_clock_en   = 1'b0;
439        1/1                          s_spi_mode     = (en_quad) ? `SPI_QUAD_RX : `SPI_STD;
440                     
441        1/1                          if (spi_fall) begin
442        1/1                              eot        = 1'b1;
443        1/1                              state_next = IDLE;
444                     	        end else begin
445        1/1          		    state_next = WAIT_EDGE;
446                     		end
447                                 end
                        MISSING_DEFAULT
448                             endcase
449                         end
450                     
451                     
452                         always @(posedge clk or negedge rstn) begin
453        1/1                  if (rstn == 1'b0) begin
454        1/1                      state       &lt;= IDLE;
455        1/1                      en_quad_int &lt;= 1'b0;
456        1/1                      do_rx       &lt;= 1'b0;
457        1/1                      do_tx       &lt;= 1'b0;
458        1/1                      spi_mode    &lt;= `SPI_QUAD_RX;
459                     	end else begin
460        1/1                      state    &lt;= state_next;
461        1/1                      spi_mode &lt;= s_spi_mode;
462                     
463        1/1                      if (spi_qrd || spi_qwr)
464        1/1                          en_quad_int &lt;= 1'b1;
465        1/1                      else if (state_next == IDLE)
466        1/1                          en_quad_int &lt;= 1'b0;
                        MISSING_ELSE
467                     
468        1/1                      if (spi_rd || spi_qrd) begin
469        1/1                          do_rx &lt;= 1'b1;
470        1/1                          do_tx &lt;= 1'b0;
471        1/1          	    end else if (spi_wr || spi_qwr) begin
472        1/1                      	do_rx &lt;= 1'b0;
473        1/1                      	do_tx &lt;= 1'b1;
474        1/1          	    end else if (state_next == IDLE) begin
475        1/1                          do_rx &lt;= 1'b0;
476        1/1                          do_tx &lt;= 1'b0;
477                                 end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod3.html" >spi_master_controller</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>61</td><td>61</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>61</td><td>61</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       209
 EXPRESSION (spi_rd || spi_wr || spi_qrd || spi_qwr)
             ---1--    ---2--    ---3---    ---4---
</pre>
<table class="noborder">
<col span="4" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>-4-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>0</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>0</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       214
 EXPRESSION (((spi_qrd | spi_qwr)) ? 2'b1 : 2'b0)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       222
 EXPRESSION (((spi_qrd | spi_qwr)) ? 2'b1 : 2'b0)
             ----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       230
 EXPRESSION (spi_rd || spi_qrd)
             ---1--    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       231
 EXPRESSION (spi_qrd ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       234
 EXPRESSION (en_quad ? ({spi_dummy_rd[13:0], 2'b0}) : spi_dummy_rd)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       246
 EXPRESSION (spi_qwr ? 2'b1 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       249
 EXPRESSION (en_quad ? ({spi_dummy_wr[13:0], 2'b0}) : spi_dummy_wr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       272
 EXPRESSION (en_quad ? 2'b1 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       276
 EXPRESSION (en_quad ? 2'b1 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       285
 EXPRESSION (en_quad ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       287
 EXPRESSION (en_quad ? ({spi_dummy_rd[13:0], 2'b0}) : spi_dummy_rd)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       299
 EXPRESSION (en_quad ? 2'b1 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       301
 EXPRESSION (en_quad ? ({spi_dummy_wr[13:0], 2'b0}) : spi_dummy_wr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       328
 EXPRESSION (en_quad ? 2'b1 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       332
 EXPRESSION (en_quad ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       334
 EXPRESSION (en_quad ? ({spi_dummy_rd[13:0], 2'b0}) : spi_dummy_rd)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       346
 EXPRESSION (en_quad ? 2'b1 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       350
 EXPRESSION (en_quad ? ({spi_dummy_wr[13:0], 2'b0}) : spi_dummy_wr)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       378
 EXPRESSION (en_quad ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       390
 EXPRESSION (en_quad ? 2'b1 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       412
 EXPRESSION (en_quad ? 2'b1 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       426
 EXPRESSION (en_quad ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       439
 EXPRESSION (en_quad ? 2'b10 : 2'b0)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       463
 EXPRESSION (spi_qrd || spi_qwr)
             ---1---    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       468
 EXPRESSION (spi_rd || spi_qrd)
             ---1--    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       471
 EXPRESSION (spi_wr || spi_qwr)
             ---1--    ---2---
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3.html" >spi_master_controller</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">65</td>
<td class="rt">49</td>
<td class="rt">75.38 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">666</td>
<td class="rt">478</td>
<td class="rt">71.77 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">333</td>
<td class="rt">268</td>
<td class="rt">80.48 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">333</td>
<td class="rt">210</td>
<td class="rt">63.06 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">27</td>
<td class="rt">69.23 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">470</td>
<td class="rt">334</td>
<td class="rt">71.06 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">235</td>
<td class="rt">196</td>
<td class="rt">83.40 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">235</td>
<td class="rt">138</td>
<td class="rt">58.72 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">26</td>
<td class="rt">22</td>
<td class="rt">84.62 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">196</td>
<td class="rt">144</td>
<td class="rt">73.47 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">98</td>
<td class="rt">72</td>
<td class="rt">73.47 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">98</td>
<td class="rt">72</td>
<td class="rt">73.47 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>eot</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_clk_div[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk_div[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk_div[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk_div[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk_div[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk_div[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk_div_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_status[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_status[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_status[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_addr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[28:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr_len[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr_len[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_addr_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[10:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[18:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd_len[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd_len[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_cmd_len[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_data_len[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_data_len[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_data_len[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_data_len[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_data_len[13:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_data_len[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_data_len[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[14:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_rd[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[4:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[13:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_dummy_wr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_csreg[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_swrst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_rd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_wr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_qrd</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_qwr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_ctrl_data_tx[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_ctrl_data_tx_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_ctrl_data_tx_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_ctrl_data_rx[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_ctrl_data_rx_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_ctrl_data_rx_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>spi_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_csn0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_csn1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_csn2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_csn3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_mode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdo0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdo1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdo2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdo3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>spi_sdi0</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdi1</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdi2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>spi_sdi3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>spi_rise</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_fall</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_clock_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_en_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_en_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>counter_tx[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>counter_tx[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>counter_tx[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>counter_tx_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>counter_rx[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>counter_rx[7:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>counter_rx[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>counter_rx_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_to_tx[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_to_tx_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>data_to_tx_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>en_quad</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>en_quad_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>do_tx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>do_rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tx_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rx_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s_spi_mode[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ctrl_data_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>spi_cs</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>tx_clk_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rx_clk_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ctrl_data_mux[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>state[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>state[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>state_next[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>state_next[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_spi_master_controller">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
