Microchip MPLAB XC8 Compiler V2.00 ()

Linker command line:

-W-3 --edf=C:\Program Files (x86)\Microchip\xc8\v2.00\pic\dat\en_msgs.txt \
  -cs -h+dist/default/production\Dual_Send_Recive_UART.X.production.sym \
  --cmf=dist/default/production\Dual_Send_Recive_UART.X.production.cmf -z \
  -Q16F628A -oC:\Users\Mostafa\AppData\Local\Temp\s434.2 \
  -Mdist/default/production/Dual_Send_Recive_UART.X.production.map -E1 \
  -ver=XC8 --acfsm=1493 -ASTACK=020h-06fh -pstack=STACK -ACODE=00h-07FFh \
  -ASTRCODE=00h-07FFh -ASTRING=00h-0FFhx8 -ACONST=00h-0FFhx8 \
  -AENTRY=00h-0FFhx8 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh -ABANK1=0A0h-0EFh \
  -ABANK2=0120h-014Fh -ARAM=020h-06Fh,0A0h-0EFh,0120h-014Fh \
  -AABS1=020h-07Fh,0A0h-0EFh,0120h-014Fh -ASFR0=00h-01Fh -ASFR1=080h-09Fh \
  -ASFR2=0100h-011Fh -ASFR3=0180h-01EFh \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -ACONFIG=02007h-02007h -pconfig=CONFIG -DCONFIG=2 \
  -AIDLOC=02000h-02003h -pidloc=IDLOC -DIDLOC=2 -AEEDATA=00h-07Fh/02100h \
  -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 -DSTRCODE=2 -DSTRING=2 -DCONST=2 \
  -DENTRY=2 -k C:\Users\Mostafa\AppData\Local\Temp\s434.o \
  dist/default/production\Dual_Send_Recive_UART.X.production.o 

Object code version is 3.11

Machine type is 16F628A



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\Mostafa\AppData\Local\Temp\s434.o
                end_init                              A        A        1        8       0
                reset_vec                             0        0        1        0       0
                config                             2007     2007        1     400E       0
dist/default/production\Dual_Send_Recive_UART.X.production.o
                cinit                                 B        B        3        8       0
                intentry                              4        4        6        8       0
                text3                                7B       7B       13        8       0
                text2                                66       66       15        8       0
                text1                                8E       8E        E        8       0
                maintext                              E        E       58        8       0
                cstackCOMMON                         70       70        7       70       1
                bssCOMMON                            77       77        1       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              A        A        1         0
                cinit                                 B        B        3         0
                intentry                              4        4        6         0
                reset_vec                             0        0        1         0
                text3                                7B       7B       13         0
                text2                                66       66       15         0
                text1                                8E       8E        E         0
                maintext                              E        E       58         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        7         1
                bssCOMMON                            77       77        1         1

        CLASS   BANK0          

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        1         0

        CLASS   IDLOC          

        CLASS   EEDATA         

        CLASS   BANK3          



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000001  000001         0       0  CODE        2
                intentry                       000004  000098  00009C         8       0  CODE        2
                cstackCOMMON                   000070  000008  000078        70       1  COMMON      1
                config                         002007  000001  002008      400E       0  CONFIG      2


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0020-006F             50           1
        BANK1            00A0-00EF             50           1
        BANK2            0120-014F             30           1
        CODE             0001-0003              3           2
                         009C-07FF            764
        COMMON           0078-007D              6           1
        CONST            0001-0003              3           2
                         009C-07FF            100
        EEDATA           2100-217F             80           2
        ENTRY            0001-0003              3           2
                         009C-07FF            100
        IDLOC            2000-2003              4           2
        RAM              0020-006F             50           1
                         00A0-00EF             50
                         0120-014F             30
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-011F             20           1
        SFR3             0180-01EF             70           1
        STACK            0020-006F             50           1
        STRCODE          0001-0003              3           2
                         009C-07FF            764
        STRING           0001-0003              3           2
                         009C-07FF            100

                                  Symbol Table

UART_Write@data          cstackCOMMON 0073
_BRGH                    (abs)        04C2
_CREN                    (abs)        00C4
_Data                    bssCOMMON    0077
_GIE                     (abs)        005F
_ISR                     text3        007B
_PEIE                    (abs)        005E
_PORTA                   (abs)        0005
_RB0                     (abs)        0030
_RB3                     (abs)        0033
_RB4                     (abs)        0034
_RCIE                    (abs)        0465
_RCIF                    (abs)        0065
_RCREG                   (abs)        001A
_SPBRG                   (abs)        0099
_SPEN                    (abs)        00C7
_SYNC                    (abs)        04C4
_TRISA                   (abs)        0085
_TRISB                   (abs)        0086
_TRISB1                  (abs)        0431
_TRISB2                  (abs)        0432
_TRMT                    (abs)        04C1
_TXEN                    (abs)        04C5
_TXREG                   (abs)        0019
_TX_RX_Init              text2        0066
_UART_Write              text1        008E
__CFG_BOREN$OFF          (abs)        0000
__CFG_CP$OFF             (abs)        0000
__CFG_CPD$OFF            (abs)        0000
__CFG_FOSC$INTOSCIO      (abs)        0000
__CFG_LVP$OFF            (abs)        0000
__CFG_MCLRE$OFF          (abs)        0000
__CFG_PWRTE$OFF          (abs)        0000
__CFG_WDTE$OFF           (abs)        0000
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        000E
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2008
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     000B
__Hfunctab               functab      0000
__Hidloc                 idloc        0000
__Hinit                  init         000A
__Hintentry              intentry     000A
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0001
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        2008
__Hspace_1               (abs)        0078
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        000B
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       2007
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000A
__Lfunctab               functab      0000
__Lidloc                 idloc        0000
__Linit                  init         000A
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        2008
__S1                     (abs)        0078
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0000
___sp                    stack        0000
__end_of_ISR             text3        008E
__end_of_TX_RX_Init      text2        007B
__end_of_UART_Write      text1        009C
__end_of__initialization cinit        000C
__end_of_main            maintext     0066
__initialization         cinit        000B
__pbssCOMMON             bssCOMMON    0077
__pcstackCOMMON          cstackCOMMON 0070
__pintentry              intentry     0004
__pmaintext              maintext     000E
__ptext1                 text1        008E
__ptext2                 text2        0066
__ptext3                 text3        007B
__size_of_ISR            (abs)        0000
__size_of_TX_RX_Init     (abs)        0000
__size_of_UART_Write     (abs)        0000
__size_of_main           (abs)        0000
_main                    maintext     000E
btemp                    (abs)        007E
end_of_initialization    cinit        000C
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
stackhi                  (abs)        0000
stacklo                  (abs)        0000
start                    init         000A
start_initialization     cinit        000B
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 21 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         0       0       0       0
      Temps:          3       0       0       0
      Totals:         3       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels required when called:    2
 This function calls:
		_TX_RX_Init
		_UART_Write
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _UART_Write *****************
 Defined at:
		line 69 in file "main.c"
 Parameters:    Size  Location     Type
  data            1    wreg     unsigned char 
 Auto vars:     Size  Location     Type
  data            1    3[COMMON] unsigned char 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         1       0       0       0
      Temps:          0       0       0       0
      Totals:         1       0       0       0
Total ram usage:        1 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _TX_RX_Init *****************
 Defined at:
		line 55 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         0       0       0       0
      Temps:          0       0       0       0
      Totals:         0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _ISR *****************
 Defined at:
		line 47 in file "main.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK2
      Params:         0       0       0       0
      Locals:         0       0       0       0
      Temps:          3       0       0       0
      Totals:         3       0       0       0
Total ram usage:        3 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
shared
		__initialization		CODE           	000B	0000	2

shared estimated size: 2

main.c
		_TX_RX_Init    		CODE           	0066	0000	22
		_ISR           		CODE           	007B	0000	20
		_main          		CODE           	000E	0000	89
		_UART_Write    		CODE           	008E	0000	15

main.c estimated size: 146

