# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 10\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:13+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPUModifierSyntax.rst:3
msgid "Syntax of AMDGPU Instruction Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:9
msgid "Conventions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:11
msgid "The following notation is used throughout this document:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14
msgid "Notation"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:14 ../../../AMDGPUModifierSyntax.rst:38
#: ../../../AMDGPUModifierSyntax.rst:63 ../../../AMDGPUModifierSyntax.rst:89
#: ../../../AMDGPUModifierSyntax.rst:158 ../../../AMDGPUModifierSyntax.rst:176
#: ../../../AMDGPUModifierSyntax.rst:189 ../../../AMDGPUModifierSyntax.rst:202
#: ../../../AMDGPUModifierSyntax.rst:220 ../../../AMDGPUModifierSyntax.rst:244
#: ../../../AMDGPUModifierSyntax.rst:271 ../../../AMDGPUModifierSyntax.rst:298
#: ../../../AMDGPUModifierSyntax.rst:354 ../../../AMDGPUModifierSyntax.rst:395
#: ../../../AMDGPUModifierSyntax.rst:420 ../../../AMDGPUModifierSyntax.rst:440
#: ../../../AMDGPUModifierSyntax.rst:453 ../../../AMDGPUModifierSyntax.rst:466
#: ../../../AMDGPUModifierSyntax.rst:493 ../../../AMDGPUModifierSyntax.rst:508
#: ../../../AMDGPUModifierSyntax.rst:524 ../../../AMDGPUModifierSyntax.rst:556
#: ../../../AMDGPUModifierSyntax.rst:572 ../../../AMDGPUModifierSyntax.rst:585
#: ../../../AMDGPUModifierSyntax.rst:600 ../../../AMDGPUModifierSyntax.rst:616
#: ../../../AMDGPUModifierSyntax.rst:631 ../../../AMDGPUModifierSyntax.rst:651
#: ../../../AMDGPUModifierSyntax.rst:668 ../../../AMDGPUModifierSyntax.rst:684
#: ../../../AMDGPUModifierSyntax.rst:697 ../../../AMDGPUModifierSyntax.rst:780
#: ../../../AMDGPUModifierSyntax.rst:809 ../../../AMDGPUModifierSyntax.rst:833
#: ../../../AMDGPUModifierSyntax.rst:860 ../../../AMDGPUModifierSyntax.rst:901
#: ../../../AMDGPUModifierSyntax.rst:936 ../../../AMDGPUModifierSyntax.rst:967
#: ../../../AMDGPUModifierSyntax.rst:994 ../../../AMDGPUModifierSyntax.rst:1014
#: ../../../AMDGPUModifierSyntax.rst:1050
#: ../../../AMDGPUModifierSyntax.rst:1071
#: ../../../AMDGPUModifierSyntax.rst:1086
#: ../../../AMDGPUModifierSyntax.rst:1105
#: ../../../AMDGPUModifierSyntax.rst:1146
#: ../../../AMDGPUModifierSyntax.rst:1180
#: ../../../AMDGPUModifierSyntax.rst:1219
#: ../../../AMDGPUModifierSyntax.rst:1241
#: ../../../AMDGPUModifierSyntax.rst:1274
#: ../../../AMDGPUModifierSyntax.rst:1302
#: ../../../AMDGPUModifierSyntax.rst:1360
#: ../../../AMDGPUModifierSyntax.rst:1393
#: ../../../AMDGPUModifierSyntax.rst:1431
#: ../../../AMDGPUModifierSyntax.rst:1469
#: ../../../AMDGPUModifierSyntax.rst:1523
#: ../../../AMDGPUModifierSyntax.rst:1555
#: ../../../AMDGPUModifierSyntax.rst:1594
#: ../../../AMDGPUModifierSyntax.rst:1609
#: ../../../AMDGPUModifierSyntax.rst:1624
msgid "Description"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "{0..N}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:16
msgid "Any integer value in the range from 0 to N (inclusive)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "<x>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:17
msgid "Syntax and meaning of *x* is explained elsewhere."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:23
msgid "Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:26
msgid "DS Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:31
msgid "offset8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:33
msgid ""
"Specifies an immediate unsigned 8-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:35
msgid "Used with DS instructions which have 2 addresses."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:38 ../../../AMDGPUModifierSyntax.rst:63
#: ../../../AMDGPUModifierSyntax.rst:89 ../../../AMDGPUModifierSyntax.rst:158
#: ../../../AMDGPUModifierSyntax.rst:176 ../../../AMDGPUModifierSyntax.rst:189
#: ../../../AMDGPUModifierSyntax.rst:202 ../../../AMDGPUModifierSyntax.rst:220
#: ../../../AMDGPUModifierSyntax.rst:244 ../../../AMDGPUModifierSyntax.rst:271
#: ../../../AMDGPUModifierSyntax.rst:298 ../../../AMDGPUModifierSyntax.rst:354
#: ../../../AMDGPUModifierSyntax.rst:395 ../../../AMDGPUModifierSyntax.rst:420
#: ../../../AMDGPUModifierSyntax.rst:440 ../../../AMDGPUModifierSyntax.rst:453
#: ../../../AMDGPUModifierSyntax.rst:466 ../../../AMDGPUModifierSyntax.rst:493
#: ../../../AMDGPUModifierSyntax.rst:508 ../../../AMDGPUModifierSyntax.rst:524
#: ../../../AMDGPUModifierSyntax.rst:556 ../../../AMDGPUModifierSyntax.rst:572
#: ../../../AMDGPUModifierSyntax.rst:585 ../../../AMDGPUModifierSyntax.rst:600
#: ../../../AMDGPUModifierSyntax.rst:616 ../../../AMDGPUModifierSyntax.rst:631
#: ../../../AMDGPUModifierSyntax.rst:651 ../../../AMDGPUModifierSyntax.rst:668
#: ../../../AMDGPUModifierSyntax.rst:684 ../../../AMDGPUModifierSyntax.rst:697
#: ../../../AMDGPUModifierSyntax.rst:780 ../../../AMDGPUModifierSyntax.rst:809
#: ../../../AMDGPUModifierSyntax.rst:833 ../../../AMDGPUModifierSyntax.rst:860
#: ../../../AMDGPUModifierSyntax.rst:901 ../../../AMDGPUModifierSyntax.rst:936
#: ../../../AMDGPUModifierSyntax.rst:967 ../../../AMDGPUModifierSyntax.rst:994
#: ../../../AMDGPUModifierSyntax.rst:1014
#: ../../../AMDGPUModifierSyntax.rst:1050
#: ../../../AMDGPUModifierSyntax.rst:1071
#: ../../../AMDGPUModifierSyntax.rst:1086
#: ../../../AMDGPUModifierSyntax.rst:1105
#: ../../../AMDGPUModifierSyntax.rst:1146
#: ../../../AMDGPUModifierSyntax.rst:1180
#: ../../../AMDGPUModifierSyntax.rst:1219
#: ../../../AMDGPUModifierSyntax.rst:1241
#: ../../../AMDGPUModifierSyntax.rst:1274
#: ../../../AMDGPUModifierSyntax.rst:1302
#: ../../../AMDGPUModifierSyntax.rst:1360
#: ../../../AMDGPUModifierSyntax.rst:1393
#: ../../../AMDGPUModifierSyntax.rst:1431
#: ../../../AMDGPUModifierSyntax.rst:1469
#: ../../../AMDGPUModifierSyntax.rst:1523
#: ../../../AMDGPUModifierSyntax.rst:1555
#: ../../../AMDGPUModifierSyntax.rst:1594
#: ../../../AMDGPUModifierSyntax.rst:1609
#: ../../../AMDGPUModifierSyntax.rst:1624
msgid "Syntax"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid "offset:{0..0xFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:40
msgid ""
"Specifies an unsigned 8-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:45 ../../../AMDGPUModifierSyntax.rst:70
#: ../../../AMDGPUModifierSyntax.rst:138 ../../../AMDGPUModifierSyntax.rst:227
#: ../../../AMDGPUModifierSyntax.rst:251 ../../../AMDGPUModifierSyntax.rst:278
#: ../../../AMDGPUModifierSyntax.rst:305 ../../../AMDGPUModifierSyntax.rst:379
#: ../../../AMDGPUModifierSyntax.rst:704 ../../../AMDGPUModifierSyntax.rst:814
#: ../../../AMDGPUModifierSyntax.rst:880 ../../../AMDGPUModifierSyntax.rst:918
#: ../../../AMDGPUModifierSyntax.rst:948 ../../../AMDGPUModifierSyntax.rst:977
#: ../../../AMDGPUModifierSyntax.rst:1151
#: ../../../AMDGPUModifierSyntax.rst:1191
#: ../../../AMDGPUModifierSyntax.rst:1251
#: ../../../AMDGPUModifierSyntax.rst:1284
#: ../../../AMDGPUModifierSyntax.rst:1319
#: ../../../AMDGPUModifierSyntax.rst:1371
#: ../../../AMDGPUModifierSyntax.rst:1404
#: ../../../AMDGPUModifierSyntax.rst:1442
#: ../../../AMDGPUModifierSyntax.rst:1480
#: ../../../AMDGPUModifierSyntax.rst:1532
#: ../../../AMDGPUModifierSyntax.rst:1564
msgid "Examples:"
msgstr "範例："

#: ../../../AMDGPUModifierSyntax.rst:56
msgid "offset16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:58
msgid ""
"Specifies an immediate unsigned 16-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:60
msgid "Used with DS instructions which have 1 address."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:65 ../../../AMDGPUModifierSyntax.rst:91
msgid "offset:{0..0xFFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:65
msgid ""
"Specifies an unsigned 16-bit offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:81
msgid "swizzle pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:83
msgid ""
"This is a special modifier which may be used with *ds_swizzle_b32* "
"instruction only. It specifies a swizzle pattern in numeric or symbolic "
"form. The default value is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:86
msgid "See AMD documentation for more information."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:91
msgid "Specifies a 16-bit swizzle pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:92
msgid "offset:swizzle(QUAD_PERM,{0..3},{0..3},{0..3},{0..3})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:92
msgid "Specifies a quad permute mode pattern"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:94
msgid "Each number is a lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:95
msgid "offset:swizzle(BITMASK_PERM, \"<mask>\")"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:95
msgid "Specifies a bitmask permute mode pattern."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:97
msgid ""
"The pattern converts a 5-bit lane *id* to another lane *id* with which the "
"lane interacts."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:100
msgid ""
"*mask* is a 5 character sequence which specifies how to transform the bits "
"of the lane *id*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:104
msgid "The following characters are allowed:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:106
msgid "\"0\" - set bit to 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:108
msgid "\"1\" - set bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:110
msgid "\"p\" - preserve bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:112
msgid "\"i\" - inverse bit."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:114
msgid "offset:swizzle(BROADCAST,{2..32},{0..N})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:114
msgid "Specifies a broadcast mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:116
msgid "Broadcasts the value of any particular lane to all lanes in its group."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:119
msgid ""
"The first numeric parameter is a group size and must be equal to 2, 4, 8, 16 "
"or 32."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:122
msgid "The second numeric parameter is an index of the lane being broadcasted."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:125
msgid "The index must not exceed group size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:126
msgid "offset:swizzle(SWAP,{1..16})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:126
msgid "Specifies a swap mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:128
msgid "Swaps the neighboring groups of 1, 2, 4, 8 or 16 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:130
msgid "offset:swizzle(REVERSE,{2..32})"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:130
msgid "Specifies a reverse mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:132
msgid "Reverses the lanes for groups of 2, 4, 8, 16 or 32 lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:135 ../../../AMDGPUModifierSyntax.rst:839
#: ../../../AMDGPUModifierSyntax.rst:876 ../../../AMDGPUModifierSyntax.rst:914
#: ../../../AMDGPUModifierSyntax.rst:1022
#: ../../../AMDGPUModifierSyntax.rst:1187
#: ../../../AMDGPUModifierSyntax.rst:1248
#: ../../../AMDGPUModifierSyntax.rst:1367
#: ../../../AMDGPUModifierSyntax.rst:1400
#: ../../../AMDGPUModifierSyntax.rst:1438
#: ../../../AMDGPUModifierSyntax.rst:1476
#: ../../../AMDGPUModifierSyntax.rst:1528
#: ../../../AMDGPUModifierSyntax.rst:1560
msgid ""
"Note: numeric values may be specified as either :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:153 ../../../AMDGPUModifierSyntax.rst:160
msgid "gds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:155
msgid "Specifies whether to use GDS or LDS memory (LDS is the default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:160
msgid "Use GDS memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:165
msgid "EXP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:170 ../../../AMDGPUModifierSyntax.rst:178
msgid "done"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:172
msgid ""
"Specifies if this is the last export from the shader to the target. By "
"default, *exp* instruction does not finish an export sequence."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:178
msgid "Indicates the last export operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:184 ../../../AMDGPUModifierSyntax.rst:191
msgid "compr"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:186
msgid ""
"Indicates if the data are compressed (data are not compressed by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:191
msgid "Data are compressed."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:197 ../../../AMDGPUModifierSyntax.rst:204
msgid "vm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:199
msgid "Specifies valid mask flag state (off by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:204
msgid "Set valid mask flag."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:208
msgid "FLAT Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:213 ../../../AMDGPUModifierSyntax.rst:692
msgid "offset12"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:215 ../../../AMDGPUModifierSyntax.rst:694
msgid ""
"Specifies an immediate unsigned 12-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:217
msgid "Cannot be used with *global/scratch* opcodes. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:222
msgid "offset:{0..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:222 ../../../AMDGPUModifierSyntax.rst:699
msgid ""
"Specifies a 12-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:237
msgid "offset13s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:239
msgid ""
"Specifies an immediate signed 13-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:241
msgid "Can be used with *global/scratch* opcodes only. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:246
msgid "offset:{-4096..4095}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:246
msgid ""
"Specifies a 13-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:262
msgid "offset12s"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:264
msgid ""
"Specifies an immediate signed 12-bit offset, in bytes. The default value is "
"0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:266
msgid "Can be used with *global/scratch* opcodes only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:268 ../../../AMDGPUModifierSyntax.rst:295
#: ../../../AMDGPUModifierSyntax.rst:505 ../../../AMDGPUModifierSyntax.rst:553
#: ../../../AMDGPUModifierSyntax.rst:788 ../../../AMDGPUModifierSyntax.rst:798
#: ../../../AMDGPUModifierSyntax.rst:830 ../../../AMDGPUModifierSyntax.rst:1011
msgid "GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:273
msgid "offset:{-2048..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:273
msgid ""
"Specifies a 12-bit signed offset as an :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:289
msgid "offset11"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:291
msgid ""
"Specifies an immediate unsigned 11-bit offset, in bytes. The default value "
"is 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:293
msgid "Cannot be used with *global/scratch* opcodes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:300
msgid "offset:{0..2047}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:300
msgid ""
"Specifies an 11-bit unsigned offset as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:313 ../../../AMDGPUModifierSyntax.rst:537
#: ../../../AMDGPUModifierSyntax.rst:547 ../../../AMDGPUModifierSyntax.rst:558
#: ../../../AMDGPUModifierSyntax.rst:727 ../../../AMDGPUModifierSyntax.rst:764
msgid "dlc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:315 ../../../AMDGPUModifierSyntax.rst:539
#: ../../../AMDGPUModifierSyntax.rst:729 ../../../AMDGPUModifierSyntax.rst:766
msgid "See a description :ref:`here<amdgpu_synid_dlc>`. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:318 ../../../AMDGPUModifierSyntax.rst:401
#: ../../../AMDGPUModifierSyntax.rst:564 ../../../AMDGPUModifierSyntax.rst:574
#: ../../../AMDGPUModifierSyntax.rst:712 ../../../AMDGPUModifierSyntax.rst:754
msgid "glc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:320 ../../../AMDGPUModifierSyntax.rst:403
#: ../../../AMDGPUModifierSyntax.rst:714 ../../../AMDGPUModifierSyntax.rst:756
msgid "See a description :ref:`here<amdgpu_synid_glc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:323 ../../../AMDGPUModifierSyntax.rst:580
#: ../../../AMDGPUModifierSyntax.rst:587 ../../../AMDGPUModifierSyntax.rst:722
msgid "lds"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:325
msgid "See a description :ref:`here<amdgpu_synid_lds>`. GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:328 ../../../AMDGPUModifierSyntax.rst:406
#: ../../../AMDGPUModifierSyntax.rst:609 ../../../AMDGPUModifierSyntax.rst:618
#: ../../../AMDGPUModifierSyntax.rst:717
msgid "slc"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:330 ../../../AMDGPUModifierSyntax.rst:408
#: ../../../AMDGPUModifierSyntax.rst:719
msgid "See a description :ref:`here<amdgpu_synid_slc>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:333 ../../../AMDGPUModifierSyntax.rst:428
#: ../../../AMDGPUModifierSyntax.rst:624 ../../../AMDGPUModifierSyntax.rst:633
#: ../../../AMDGPUModifierSyntax.rst:732
msgid "tfe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:335 ../../../AMDGPUModifierSyntax.rst:430
#: ../../../AMDGPUModifierSyntax.rst:734
msgid "See a description :ref:`here<amdgpu_synid_tfe>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:338 ../../../AMDGPUModifierSyntax.rst:593
#: ../../../AMDGPUModifierSyntax.rst:602 ../../../AMDGPUModifierSyntax.rst:759
msgid "nv"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:340
msgid "See a description :ref:`here<amdgpu_synid_nv>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:343
msgid "MIMG Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:348
msgid "dmask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:350
msgid ""
"Specifies which channels (image components) are used by the operation. By "
"default, no channels are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:356
msgid "dmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:356
msgid ""
"Specifies image channels as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:360
msgid "Each bit corresponds to one of 4 image components (RGBA)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:362
msgid ""
"If the specified bit value is 0, the component is not used, value 1 means "
"that the component is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:366
msgid "This modifier has some limitations depending on instruction kind:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:369
msgid "Instruction Kind"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:369
msgid "Valid dmask Values"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:371
msgid "32-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:371 ../../../AMDGPUModifierSyntax.rst:374
msgid "0x3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:372
msgid "32-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:372
msgid "0x1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:373
msgid "64-bit atomic *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:373
msgid "0xF"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:374
msgid "64-bit atomic instructions except for *cmpswap*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:375
msgid "*gather4*"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:375
msgid "0x1, 0x2, 0x4, 0x8"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:376
msgid "Other instructions"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:376
msgid "any value"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:390 ../../../AMDGPUModifierSyntax.rst:397
msgid "unorm"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:392
msgid ""
"Specifies whether the address is normalized or not (the address is "
"normalized by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:397
msgid "Force the address to be unnormalized."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:413 ../../../AMDGPUModifierSyntax.rst:422
msgid "r128"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:415
msgid "Specifies texture resource size. The default size is 256 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:417
msgid "GFX7, GFX8 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:422
msgid "Specifies 128 bits texture resource size."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:425
msgid ""
"Using this modifier should descrease *rsrc* operand size from 8 to 4 dwords, "
"but assembler does not currently support this feature."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:435 ../../../AMDGPUModifierSyntax.rst:442
msgid "lwe"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:437
msgid "Specifies LOD warning status (LOD warning is disabled by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:442
msgid "Enables LOD warning."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:448 ../../../AMDGPUModifierSyntax.rst:455
msgid "da"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:450
msgid ""
"Specifies if an array index must be sent to TA. By default, array index is "
"not sent."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:455
msgid "Send an array-index to TA."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:461 ../../../AMDGPUModifierSyntax.rst:468
msgid "d16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:463
msgid ""
"Specifies data size: 16 or 32 bits (32 bits by default). Not supported by "
"GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:468
msgid "Enables 16-bits data mode."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:470
msgid ""
"On loads, convert data in memory to 16-bit format before storing it in VGPRs."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:473
msgid ""
"For stores, convert 16-bit data in VGPRs to 32 bits before going to memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:476
msgid ""
"Note that GFX8.0 does not support data packing. Each 16-bit data element "
"occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:479
msgid ""
"GFX8.1, GFX9 and GFX10 support data packing. Each pair of 16-bit data "
"elements occupies 1 VGPR."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:487 ../../../AMDGPUModifierSyntax.rst:495
msgid "a16"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:489
msgid ""
"Specifies size of image address components: 16 or 32 bits (32 bits by "
"default). GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:495
msgid "Enables 16-bits image address components."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:501
msgid "dim"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:503
msgid ""
"Specifies surface dimension. This is a mandatory modifier. There is no "
"default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:510
msgid "dim:1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:510 ../../../AMDGPUModifierSyntax.rst:526
msgid "One-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:511
msgid "dim:2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:511 ../../../AMDGPUModifierSyntax.rst:527
msgid "Two-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:512
msgid "dim:3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:512 ../../../AMDGPUModifierSyntax.rst:528
msgid "Three-dimensional image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:513
msgid "dim:CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:513 ../../../AMDGPUModifierSyntax.rst:529
msgid "Cubemap array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:514
msgid "dim:1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:514 ../../../AMDGPUModifierSyntax.rst:530
msgid "One-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:515
msgid "dim:2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:515 ../../../AMDGPUModifierSyntax.rst:531
msgid "Two-dimensional image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:516
msgid "dim:2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:516 ../../../AMDGPUModifierSyntax.rst:532
msgid "Two-dimensional multi-sample auto-aliasing image."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:517
msgid "dim:2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:517 ../../../AMDGPUModifierSyntax.rst:533
msgid "Two-dimensional multi-sample auto-aliasing image array."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:520
msgid ""
"The following table defines an alternative syntax which is supported for "
"compatibility with SP3 assembler:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:526
msgid "dim:SQ_RSRC_IMG_1D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:527
msgid "dim:SQ_RSRC_IMG_2D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:528
msgid "dim:SQ_RSRC_IMG_3D"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:529
msgid "dim:SQ_RSRC_IMG_CUBE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:530
msgid "dim:SQ_RSRC_IMG_1D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:531
msgid "dim:SQ_RSRC_IMG_2D_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:532
msgid "dim:SQ_RSRC_IMG_2D_MSAA"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:533
msgid "dim:SQ_RSRC_IMG_2D_MSAA_ARRAY"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:542
msgid "Miscellaneous Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:549
msgid ""
"Controls device level cache policy for memory operations. Used for "
"synchronization. When specified, forces operation to bypass device level "
"cache making the operation device level coherent. By default, instructions "
"use device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:558
msgid "Bypass device level cache."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:566
msgid ""
"This modifier has different meaning for loads, stores, and atomic "
"operations. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:569 ../../../AMDGPUModifierSyntax.rst:613
#: ../../../AMDGPUModifierSyntax.rst:628
msgid "See AMD documentation for details."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:574
msgid "Set glc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:582
msgid "Specifies where to store the result: VGPRs or LDS (VGPRs by default)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:587
msgid "Store result in LDS."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:595
msgid ""
"Specifies if instruction is operating on non-volatile memory. By default, "
"memory is volatile."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:597
msgid "GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:602
msgid "Indicates that instruction operates on non-volatile memory."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:611
msgid "Specifies cache policy. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:618
msgid "Set slc bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:626
msgid ""
"Controls access to partially resident textures. The default value is off (0)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:633
msgid "Set tfe bit to 1."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:637
msgid "MUBUF/MTBUF Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:642 ../../../AMDGPUModifierSyntax.rst:653
msgid "idxen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:644
msgid ""
"Specifies whether address components include an index. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:646
msgid "Can be used together with :ref:`offen<amdgpu_synid_offen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:648 ../../../AMDGPUModifierSyntax.rst:665
msgid "Cannot be used with :ref:`addr64<amdgpu_synid_addr64>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:653
msgid "Address components include an index."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:659 ../../../AMDGPUModifierSyntax.rst:670
msgid "offen"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:661
msgid ""
"Specifies whether address components include an offset. By default, no "
"components are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:663
msgid "Can be used together with :ref:`idxen<amdgpu_synid_idxen>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:670
msgid "Address components include an offset."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:676 ../../../AMDGPUModifierSyntax.rst:686
msgid "addr64"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:678
msgid ""
"Specifies whether a 64-bit address is used. By default, no address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:680
msgid ""
"GFX7 only. Cannot be used with :ref:`offen<amdgpu_synid_offen>` and :ref:"
"`idxen<amdgpu_synid_idxen>` modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:686
msgid "A 64-bit address is used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:699
msgid "offset:{0..0xFFF}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:724
msgid "See a description :ref:`here<amdgpu_synid_lds>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:739
msgid "dfmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:741 ../../../AMDGPUModifierSyntax.rst:748
#: ../../../AMDGPUModifierSyntax.rst:1596
#: ../../../AMDGPUModifierSyntax.rst:1611
#: ../../../AMDGPUModifierSyntax.rst:1626
msgid "TBD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:746
msgid "nfmt"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:751
msgid "SMRD/SMEM Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:761
msgid "See a description :ref:`here<amdgpu_synid_nv>`. GFX9 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:769
msgid "VINTRP Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:774 ../../../AMDGPUModifierSyntax.rst:782
msgid "high"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:776
msgid ""
"Specifies which half of the LDS word to use. Low half of LDS word is used by "
"default. GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:782
msgid "Use high half of LDS word."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:786
msgid "DPP8 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:793
msgid "dpp8_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:795
msgid ""
"Selects which lanes to pull data from, within a group of 8 lanes. This is a "
"mandatory modifier. There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:800
msgid ""
"The *dpp8_sel* modifier must specify exactly 8 values. First value selects "
"which lane to read from to supply data into lane 0. Second value controls "
"lane 1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:804
msgid ""
"Each value may be specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:811
msgid "dpp8:[{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7},{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:811
msgid "Select lanes to read from."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:824 ../../../AMDGPUModifierSyntax.rst:1005
msgid "fi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:826
msgid ""
"Controls interaction with inactive lanes for *dpp8* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:828 ../../../AMDGPUModifierSyntax.rst:1009
msgid ""
"Note: *inactive* lanes are those whose :ref:`exec<amdgpu_synid_exec>` mask "
"bit is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:835 ../../../AMDGPUModifierSyntax.rst:1016
msgid "fi:0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:835
msgid "Fetch zero when accessing data from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:836 ../../../AMDGPUModifierSyntax.rst:1019
msgid "fi:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:836 ../../../AMDGPUModifierSyntax.rst:1019
msgid "Fetch pre-exist values from inactive lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:843
msgid "DPP/DPP16 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:845 ../../../AMDGPUModifierSyntax.rst:1028
#: ../../../AMDGPUModifierSyntax.rst:1123
msgid "GFX8, GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:850
msgid "dpp_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:852 ../../../AMDGPUModifierSyntax.rst:892
msgid ""
"Specifies how data are shared between threads. This is a mandatory modifier. "
"There is no default value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:855
msgid ""
"GFX8 and GFX9 only. Use :ref:`dpp16_ctrl<amdgpu_synid_dpp16_ctrl>` for GFX10."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:857
msgid ""
"Note: the lanes of a wavefront are organized in four *rows* and four *banks*."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:862 ../../../AMDGPUModifierSyntax.rst:903
msgid "quad_perm:[{0..3},{0..3},{0..3},{0..3}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:862 ../../../AMDGPUModifierSyntax.rst:903
msgid "Full permute of 4 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:863 ../../../AMDGPUModifierSyntax.rst:904
msgid "row_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:863 ../../../AMDGPUModifierSyntax.rst:904
msgid "Mirror threads within row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:864 ../../../AMDGPUModifierSyntax.rst:905
msgid "row_half_mirror"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:864 ../../../AMDGPUModifierSyntax.rst:905
msgid "Mirror threads within 1/2 row (8 threads)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:865
msgid "row_bcast:15"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:865
msgid "Broadcast 15th thread of each row to next row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:866
msgid "row_bcast:31"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:866
msgid "Broadcast thread 31 to rows 2 and 3."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:867
msgid "wave_shl:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:867
msgid "Wavefront left shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:868
msgid "wave_rol:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:868
msgid "Wavefront left rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:869
msgid "wave_shr:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:869
msgid "Wavefront right shift by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:870
msgid "wave_ror:1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:870
msgid "Wavefront right rotate by 1 thread."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:871 ../../../AMDGPUModifierSyntax.rst:909
msgid "row_shl:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:871 ../../../AMDGPUModifierSyntax.rst:909
msgid "Row shift left by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:872 ../../../AMDGPUModifierSyntax.rst:910
msgid "row_shr:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:872 ../../../AMDGPUModifierSyntax.rst:910
msgid "Row shift right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:873 ../../../AMDGPUModifierSyntax.rst:911
msgid "row_ror:{1..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:873 ../../../AMDGPUModifierSyntax.rst:911
msgid "Row rotate right by 1-15 threads."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:890
msgid "dpp16_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:895
msgid ""
"GFX10 only. Use :ref:`dpp_ctrl<amdgpu_synid_dpp_ctrl>` for GFX8 and GFX9."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:897 ../../../AMDGPUModifierSyntax.rst:932
#: ../../../AMDGPUModifierSyntax.rst:963
msgid ""
"Note: the lanes of a wavefront are organized in four *rows* and four "
"*banks*. (There are only two rows in *wave32* mode.)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:906
msgid "row_share:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:906
msgid "Share the value from the specified lane with other lanes in the row."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:908
msgid "row_xmask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:908
msgid "Fetch from XOR(current lane id, specified lane id)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:928
msgid "row_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:930
msgid ""
"Controls which rows are enabled for data sharing. By default, all rows are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:938
msgid "row_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:938
msgid ""
"Specifies a *row mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:942
msgid ""
"Each of 4 bits in the mask controls one row (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:945
msgid "In *wave32* mode the values should be limited to 0..7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:959
msgid "bank_mask"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:961
msgid ""
"Controls which banks are enabled for data sharing. By default, all banks are "
"enabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:969
msgid "bank_mask:{0..15}"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:969
msgid ""
"Specifies a *bank mask* as a positive :ref:`integer number "
"<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:973
msgid ""
"Each of 4 bits in the mask controls one bank (0 - disabled, 1 - enabled)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:988
msgid "bound_ctrl"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:990
msgid ""
"Controls data sharing when accessing an invalid lane. By default, data "
"sharing with invalid lanes is disabled."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:996
msgid "bound_ctrl:0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:996
msgid "Enables data sharing with invalid lanes."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:998
msgid "Accessing data from an invalid lane will return zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1007
msgid ""
"Controls interaction with *inactive* lanes for *dpp16* instructions. The "
"default value is zero."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1016
msgid ""
"Interaction with inactive lanes is controlled by :ref:"
"`bound_ctrl<amdgpu_synid_bound_ctrl>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1026
msgid "SDWA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1031
#: ../../../AMDGPUModifierSyntax.rst:1201
#: ../../../AMDGPUModifierSyntax.rst:1221
#: ../../../AMDGPUModifierSyntax.rst:1488
#: ../../../AMDGPUModifierSyntax.rst:1581
msgid "clamp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1033
#: ../../../AMDGPUModifierSyntax.rst:1490
#: ../../../AMDGPUModifierSyntax.rst:1583
msgid "See a description :ref:`here<amdgpu_synid_clamp>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1036
#: ../../../AMDGPUModifierSyntax.rst:1227
msgid "omod"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1038
msgid "See a description :ref:`here<amdgpu_synid_omod>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1040
#: ../../../AMDGPUModifierSyntax.rst:1177
#: ../../../AMDGPUModifierSyntax.rst:1343
#: ../../../AMDGPUModifierSyntax.rst:1503
msgid "GFX9 and GFX10 only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1045
msgid "dst_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1047
msgid ""
"Selects which bits in the destination are affected. By default, all bits are "
"affected."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1052
msgid "dst_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1052
#: ../../../AMDGPUModifierSyntax.rst:1088
#: ../../../AMDGPUModifierSyntax.rst:1107
msgid "Use bits 31:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1053
msgid "dst_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1053
#: ../../../AMDGPUModifierSyntax.rst:1089
#: ../../../AMDGPUModifierSyntax.rst:1108
msgid "Use bits 7:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1054
msgid "dst_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1054
#: ../../../AMDGPUModifierSyntax.rst:1090
#: ../../../AMDGPUModifierSyntax.rst:1109
msgid "Use bits 15:8."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1055
msgid "dst_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1055
#: ../../../AMDGPUModifierSyntax.rst:1091
#: ../../../AMDGPUModifierSyntax.rst:1110
msgid "Use bits 23:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1056
msgid "dst_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1056
#: ../../../AMDGPUModifierSyntax.rst:1092
#: ../../../AMDGPUModifierSyntax.rst:1111
msgid "Use bits 31:24."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1057
msgid "dst_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1057
#: ../../../AMDGPUModifierSyntax.rst:1093
#: ../../../AMDGPUModifierSyntax.rst:1112
msgid "Use bits 15:0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1058
msgid "dst_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1058
#: ../../../AMDGPUModifierSyntax.rst:1094
#: ../../../AMDGPUModifierSyntax.rst:1113
msgid "Use bits 31:16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1064
msgid "dst_unused"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1066
msgid ""
"Controls what to do with the bits in the destination which are not selected "
"by :ref:`dst_sel<amdgpu_synid_dst_sel>`. By default, unused bits are "
"preserved."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1073
msgid "dst_unused:UNUSED_PAD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1073
msgid "Pad with zeros."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1074
msgid "dst_unused:UNUSED_SEXT"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1074
msgid "Sign-extend upper bits, zero lower bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1075
msgid "dst_unused:UNUSED_PRESERVE"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1075
msgid "Preserve bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1081
msgid "src0_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1083
msgid ""
"Controls which bits in the src0 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1088
msgid "src0_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1089
msgid "src0_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1090
msgid "src0_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1091
msgid "src0_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1092
msgid "src0_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1093
msgid "src0_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1094
msgid "src0_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1100
msgid "src1_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1102
msgid ""
"Controls which bits in the src1 are used. By default, all bits are used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1107
msgid "src1_sel:DWORD"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1108
msgid "src1_sel:BYTE_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1109
msgid "src1_sel:BYTE_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1110
msgid "src1_sel:BYTE_2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1111
msgid "src1_sel:BYTE_3"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1112
msgid "src1_sel:WORD_0"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1113
msgid "src1_sel:WORD_1"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1119
msgid "SDWA Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1121
#: ../../../AMDGPUModifierSyntax.rst:1263
msgid ""
"Operand modifiers are not used separately. They are applied to source "
"operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1126
#: ../../../AMDGPUModifierSyntax.rst:1268
#: ../../../AMDGPUModifierSyntax.rst:1571
msgid "abs"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1128
#: ../../../AMDGPUModifierSyntax.rst:1573
msgid "See a description :ref:`here<amdgpu_synid_abs>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1131
#: ../../../AMDGPUModifierSyntax.rst:1296
#: ../../../AMDGPUModifierSyntax.rst:1576
msgid "neg"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1133
#: ../../../AMDGPUModifierSyntax.rst:1578
msgid "See a description :ref:`here<amdgpu_synid_neg>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1138
msgid "sext"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1140
msgid ""
"Sign-extends value of a (sub-dword) operand to fill all 32 bits. Has no "
"effect for 32-bit operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1143
msgid "Valid for integer operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1148
msgid "sext(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1148
msgid "Sign-extend operand value."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1159
msgid "VOP3 Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1164
#: ../../../AMDGPUModifierSyntax.rst:1348
msgid "op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1166
msgid ""
"Selects the low [15:0] or high [31:16] operand bits for source and "
"destination operands. By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1169
msgid ""
"The number of values specified with the op_sel modifier must match the "
"number of instruction operands (both source and destination). First value "
"controls src0, second value controls src1 and so on, except that the last "
"value controls destination. The value 0 selects the low bits, while 1 "
"selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1174
msgid ""
"Note: op_sel modifier affects 16-bit operands only. For 32-bit operands the "
"value specified by op_sel must be 0."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1182
#: ../../../AMDGPUModifierSyntax.rst:1363
msgid "op_sel:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1182
#: ../../../AMDGPUModifierSyntax.rst:1362
#: ../../../AMDGPUModifierSyntax.rst:1395
msgid "Select operand bits for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1183
#: ../../../AMDGPUModifierSyntax.rst:1364
#: ../../../AMDGPUModifierSyntax.rst:1525
msgid "op_sel:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1183
#: ../../../AMDGPUModifierSyntax.rst:1363
#: ../../../AMDGPUModifierSyntax.rst:1396
msgid "Select operand bits for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1184
msgid "op_sel:[{0..1},{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1184
#: ../../../AMDGPUModifierSyntax.rst:1364
#: ../../../AMDGPUModifierSyntax.rst:1397
msgid "Select operand bits for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1203
msgid "Clamp meaning depends on instruction."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1205
msgid ""
"For *v_cmp* instructions, clamp modifier indicates that the compare signals "
"if a floating point exception occurs. By default, signaling is disabled. Not "
"supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1209
msgid ""
"For integer operations, clamp modifier indicates that the result must be "
"clamped to the largest and smallest representable value. By default, there "
"is no clamping. Integer clamping is not supported by GFX7."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1213
msgid ""
"For floating point operations, clamp modifier indicates that the result must "
"be clamped to the range [0.0, 1.0]. By default, there is no clamping."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1216
msgid ""
"Note: clamp modifier is applied after :ref:`output "
"modifiers<amdgpu_synid_omod>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1221
msgid "Enables clamping (or signaling)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1229
msgid ""
"Specifies if an output modifier must be applied to the result. By default, "
"no output modifiers are applied."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1232
msgid ""
"Note: output modifiers are applied before :ref:"
"`clamping<amdgpu_synid_clamp>` (if any)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1234
msgid ""
"Output modifiers are valid for f32 and f64 floating point results only. They "
"must not be used with f16."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1237
msgid ""
"Note: *v_cvt_f16_f32* is an exception. This instruction produces f16 result "
"but accepts output modifiers."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1243
msgid "mul:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1243
msgid "Multiply the result by 2."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1244
msgid "mul:4"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1244
msgid "Multiply the result by 4."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1245
msgid "div:2"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1245
msgid "Multiply the result by 0.5."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1261
msgid "VOP3 Operand Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1270
msgid ""
"Computes the absolute value of its operand. Must be applied before :ref:"
"`neg<amdgpu_synid_neg>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1276
msgid "abs(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1276
msgid "Get the absolute value of a floating-point operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1277
msgid "\\|<operand>|"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1277
#: ../../../AMDGPUModifierSyntax.rst:1307
msgid "The same as above (an SP3 syntax)."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1280
msgid ""
"Note: avoid using SP3 syntax with operands specified as expressions because "
"the trailing '|' may be misinterpreted. Such operands should be enclosed "
"into additional parentheses as shown in examples below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1298
msgid ""
"Computes the negative value of its operand. Must be applied after :ref:"
"`abs<amdgpu_synid_abs>` (if any). Valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1304
msgid "neg(<operand>)"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1304
msgid ""
"Get the negative value of a floating-point operand. The operand may include "
"an optional :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1307
msgid "-<operand>"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1310
msgid ""
"Note: SP3 syntax is supported with limitations because of a potential "
"ambiguity. Currently it is allowed in the following cases:"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1313
msgid "Before a register."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1314
msgid "Before an :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1315
msgid "Before an SP3 :ref:`abs<amdgpu_synid_abs>` modifier."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1317
msgid ""
"In all other cases \"-\" is handled as a part of an expression that follows "
"the sign."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1336
msgid "VOP3P Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1338
msgid "This section describes modifiers of *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1340
msgid ""
"*v_mad_mix\\** and *v_fma_mix\\** instructions use these modifiers :ref:`in "
"a special manner<amdgpu_synid_mad_mix>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1350
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the lower-half of the destination. By default, "
"low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1354
#: ../../../AMDGPUModifierSyntax.rst:1515
msgid ""
"The number of values specified by the *op_sel* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1357
#: ../../../AMDGPUModifierSyntax.rst:1390
msgid "The value 0 selects the low bits, while 1 selects the high bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1362
msgid "op_sel:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1381
msgid "op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1383
msgid ""
"Selects the low [15:0] or high [31:16] operand bits as input to the "
"operation which results in the upper-half of the destination. By default, "
"high bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1387
#: ../../../AMDGPUModifierSyntax.rst:1546
msgid ""
"The number of values specified by the *op_sel_hi* modifier must match the "
"number of source operands. First value controls src0, second value controls "
"src1 and so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1395
msgid "op_sel_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1396
msgid "op_sel_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1397
#: ../../../AMDGPUModifierSyntax.rst:1557
msgid "op_sel_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1414
msgid "neg_lo"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1416
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel<amdgpu_synid_op_sel>`. These values are then used as input to the "
"operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1420
#: ../../../AMDGPUModifierSyntax.rst:1458
msgid ""
"The number of values specified by this modifier must match the number of "
"source operands. First value controls src0, second value controls src1 and "
"so on."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1423
#: ../../../AMDGPUModifierSyntax.rst:1461
msgid ""
"The value 0 indicates that the corresponding operand value is used "
"unmodified, the value 1 indicates that negative value of the operand must be "
"used."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1426
#: ../../../AMDGPUModifierSyntax.rst:1464
msgid "By default, operand values are used unmodified."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1428
#: ../../../AMDGPUModifierSyntax.rst:1466
msgid "This modifier is valid for floating point operands only."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1433
msgid "neg_lo:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1433
#: ../../../AMDGPUModifierSyntax.rst:1471
msgid "Select affected operands for instructions with 1 source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1434
msgid "neg_lo:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1434
#: ../../../AMDGPUModifierSyntax.rst:1472
msgid "Select affected operands for instructions with 2 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1435
msgid "neg_lo:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1435
#: ../../../AMDGPUModifierSyntax.rst:1473
msgid "Select affected operands for instructions with 3 source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1452
msgid "neg_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1454
msgid ""
"Specifies whether to change sign of operand values selected by :ref:"
"`op_sel_hi<amdgpu_synid_op_sel_hi>`. These values are then used as input to "
"the operation which results in the upper-half of the destination."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1471
msgid "neg_hi:[{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1472
msgid "neg_hi:[{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1473
msgid "neg_hi:[{0..1},{0..1},{0..1}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1495
msgid "VOP3P V_MAD_MIX Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1497
msgid ""
"*v_mad_mix\\** and *v_fma_mix\\** instructions use *op_sel* and *op_sel_hi* "
"modifiers in a manner different from *regular* VOP3P instructions."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1501
msgid "See a description below."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1508
msgid "m_op_sel"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1510
msgid ""
"This operand has meaning only for 16-bit source operands as indicated by :"
"ref:`m_op_sel_hi<amdgpu_synid_mad_mix_op_sel_hi>`. It specifies to select "
"either the low [15:0] or high [31:16] operand bits as input to the operation."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1518
msgid ""
"The value 0 indicates the low bits, the value 1 indicates the high 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1520
msgid "By default, low bits are used for all operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1525
msgid "Select location of each 16-bit source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1541
msgid "m_op_sel_hi"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1543
msgid ""
"Selects the size of source operands: either 32 bits or 16 bits. By default, "
"32 bits are used for all source operands."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1549
msgid "The value 0 indicates 32 bits, the value 1 indicates 16 bits."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1551
msgid ""
"The location of 16 bits in the operand may be specified by :ref:"
"`m_op_sel<amdgpu_synid_mad_mix_op_sel>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1557
msgid "Select size of each source operand."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1586
msgid "VOP3P MFMA Modifiers"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1591
msgid "cbsz"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1596
msgid "cbsz:[{0..7}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1599
#: ../../../AMDGPUModifierSyntax.rst:1614
#: ../../../AMDGPUModifierSyntax.rst:1629
msgid ""
"Note: numeric value may be specified as either an :ref:`integer "
"number<amdgpu_synid_integer_number>` or an :ref:`absolute "
"expression<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1606
msgid "abid"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1611
msgid "abid:[{0..15}]"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1621
msgid "blgp"
msgstr ""

#: ../../../AMDGPUModifierSyntax.rst:1626
msgid "blgp:[{0..7}]"
msgstr ""
