<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h' l='231' type='llvm::LLT llvm::LegalizerHelper::buildLCMMergePieces(llvm::LLT DstTy, llvm::LLT NarrowTy, llvm::LLT GCDTy, SmallVectorImpl&lt;llvm::Register&gt; &amp; VRegs, unsigned int PadStrategy = TargetOpcode::G_ANYEXT)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h' l='216'>/// Produce a merge of values in \p VRegs to define \p DstReg. Perform a merge
  /// from the least common multiple type, and convert as appropriate to \p
  /// DstReg.
  ///
  /// \p VRegs should each have type \p GCDTy. This type should be greatest
  /// common divisor type of \p DstReg, \p NarrowTy, and an undetermined source
  /// type.
  ///
  /// \p NarrowTy is the desired result merge source type. If the source value
  /// needs to be widened to evenly cover \p DstReg, inserts high bits
  /// corresponding to the extension opcode \p PadStrategy.
  ///
  /// \p VRegs will be cleared, and the the result \p NarrowTy register pieces
  /// will replace it. Returns The complete LCMTy that \p VRegs will cover when
  /// merged.</doc>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='277' ll='366' type='llvm::LLT llvm::LegalizerHelper::buildLCMMergePieces(llvm::LLT DstTy, llvm::LLT NarrowTy, llvm::LLT GCDTy, SmallVectorImpl&lt;llvm::Register&gt; &amp; VRegs, unsigned int PadStrategy = TargetOpcode::G_ANYEXT)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3655' u='c' c='_ZN4llvm15LegalizerHelper24fewerElementsVectorMergeERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3701' u='c' c='_ZN4llvm15LegalizerHelper41fewerElementsVectorExtractInsertVectorEltERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3882' u='c' c='_ZN4llvm15LegalizerHelper20reduceOperationWidthERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='3954' u='c' c='_ZN4llvm15LegalizerHelper28fewerElementsVectorSextInRegERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4697' u='c' c='_ZN4llvm15LegalizerHelper15narrowScalarExtERNS_12MachineInstrEjNS_3LLTE'/>
