INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sources_1/new/synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronous_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Abhijeet/git/ABHIJEET_CHECK/synchronous_fifo/synchronous_fifo.srcs/sim_1/new/tb_synchronous_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_synchronous_fifo
