\doxysection{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def Struct Reference}
\hypertarget{structTIM__OC__InitTypeDef}{}\label{structTIM__OC__InitTypeDef}\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}


TIM Output Compare Configuration Structure definition.  




{\ttfamily \#include $<$stm32wlxx\+\_\+hal\+\_\+tim.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__OC__InitTypeDef_add4ac9143086c89effbede5c54e958bf}{OCMode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__OC__InitTypeDef_a5251c3bce4ca5baf013bc0ace0865a4c}{Pulse}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__OC__InitTypeDef_a781c7dae9dec8b6c974b1bdf591b77e7}{OCPolarity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__OC__InitTypeDef_a978da9dd7cda80eb5fe8d04828b9bbcc}{OCNPolarity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__OC__InitTypeDef_aadc3d763f52920adcd0150ffbad1043a}{OCFast\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__OC__InitTypeDef_a57bb589da3cf2b39b727fe4a3d334ab3}{OCIdle\+State}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structTIM__OC__InitTypeDef_a78d21970d78c1e3e328692743406ba25}{OCNIdle\+State}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
TIM Output Compare Configuration Structure definition. 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00079}{79}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.



\doxysubsection{Field Documentation}
\Hypertarget{structTIM__OC__InitTypeDef_aadc3d763f52920adcd0150ffbad1043a}\label{structTIM__OC__InitTypeDef_aadc3d763f52920adcd0150ffbad1043a} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCFastMode@{OCFastMode}}
\index{OCFastMode@{OCFastMode}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCFastMode}{OCFastMode}}
{\footnotesize\ttfamily uint32\+\_\+t OCFast\+Mode}

Specifies the Fast mode state. This parameter can be a value of \doxylink{group__TIM__Output__Fast__State}{TIM Output Fast State} \begin{DoxyNote}{Note}
This parameter is valid only in PWM1 and PWM2 mode. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00094}{94}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__OC__InitTypeDef_a57bb589da3cf2b39b727fe4a3d334ab3}\label{structTIM__OC__InitTypeDef_a57bb589da3cf2b39b727fe4a3d334ab3} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCIdleState@{OCIdleState}}
\index{OCIdleState@{OCIdleState}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCIdleState}{OCIdleState}}
{\footnotesize\ttfamily uint32\+\_\+t OCIdle\+State}

Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of \doxylink{group__TIM__Output__Compare__Idle__State}{TIM Output Compare Idle State} \begin{DoxyNote}{Note}
This parameter is valid only for timer instances supporting break feature. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00099}{99}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__OC__InitTypeDef_add4ac9143086c89effbede5c54e958bf}\label{structTIM__OC__InitTypeDef_add4ac9143086c89effbede5c54e958bf} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCMode@{OCMode}}
\index{OCMode@{OCMode}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCMode}{OCMode}}
{\footnotesize\ttfamily uint32\+\_\+t OCMode}

Specifies the TIM mode. This parameter can be a value of \doxylink{group__TIM__Output__Compare__and__PWM__modes}{TIM Output Compare and PWM Modes} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00081}{81}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__OC__InitTypeDef_a78d21970d78c1e3e328692743406ba25}\label{structTIM__OC__InitTypeDef_a78d21970d78c1e3e328692743406ba25} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCNIdleState@{OCNIdleState}}
\index{OCNIdleState@{OCNIdleState}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCNIdleState}{OCNIdleState}}
{\footnotesize\ttfamily uint32\+\_\+t OCNIdle\+State}

Specifies the TIM Output Compare pin state during Idle state. This parameter can be a value of \doxylink{group__TIM__Output__Compare__N__Idle__State}{TIM Complementary Output Compare Idle State} \begin{DoxyNote}{Note}
This parameter is valid only for timer instances supporting break feature. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00103}{103}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__OC__InitTypeDef_a978da9dd7cda80eb5fe8d04828b9bbcc}\label{structTIM__OC__InitTypeDef_a978da9dd7cda80eb5fe8d04828b9bbcc} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCNPolarity@{OCNPolarity}}
\index{OCNPolarity@{OCNPolarity}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCNPolarity}{OCNPolarity}}
{\footnotesize\ttfamily uint32\+\_\+t OCNPolarity}

Specifies the complementary output polarity. This parameter can be a value of \doxylink{group__TIM__Output__Compare__N__Polarity}{TIM Complementary Output Compare Polarity} \begin{DoxyNote}{Note}
This parameter is valid only for timer instances supporting break feature. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00090}{90}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__OC__InitTypeDef_a781c7dae9dec8b6c974b1bdf591b77e7}\label{structTIM__OC__InitTypeDef_a781c7dae9dec8b6c974b1bdf591b77e7} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!OCPolarity@{OCPolarity}}
\index{OCPolarity@{OCPolarity}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{OCPolarity}{OCPolarity}}
{\footnotesize\ttfamily uint32\+\_\+t OCPolarity}

Specifies the output polarity. This parameter can be a value of \doxylink{group__TIM__Output__Compare__Polarity}{TIM Output Compare Polarity} 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00087}{87}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.

\Hypertarget{structTIM__OC__InitTypeDef_a5251c3bce4ca5baf013bc0ace0865a4c}\label{structTIM__OC__InitTypeDef_a5251c3bce4ca5baf013bc0ace0865a4c} 
\index{TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}!Pulse@{Pulse}}
\index{Pulse@{Pulse}!TIM\_OC\_InitTypeDef@{TIM\_OC\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Pulse}{Pulse}}
{\footnotesize\ttfamily uint32\+\_\+t Pulse}

Specifies the pulse value to be loaded into the Capture Compare Register. This parameter can be a number between Min\+\_\+\+Data = 0x0000 and Max\+\_\+\+Data = 0x\+FFFF 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source_l00084}{84}} of file \mbox{\hyperlink{stm32wlxx__hal__tim_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32wlxx__hal__tim_8h}{stm32wlxx\+\_\+hal\+\_\+tim.\+h}}\end{DoxyCompactItemize}
