$date
	Mon Oct 19 16:53:13 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! out [3:0] $end
$var reg 4 " in [3:0] $end
$var integer 32 # i [31:0] $end
$scope module u_2 $end
$var wire 4 $ in [3:0] $end
$var wire 4 % out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 !
b1 %
b1 "
b1 $
b1 #
#2
b11 !
b11 %
b10 "
b10 $
b10 #
#3
b10 !
b10 %
b11 "
b11 $
b11 #
#4
b110 !
b110 %
b100 "
b100 $
b100 #
#5
b111 !
b111 %
b101 "
b101 $
b101 #
#6
b101 !
b101 %
b110 "
b110 $
b110 #
#7
b100 !
b100 %
b111 "
b111 $
b111 #
#8
b1100 !
b1100 %
b1000 "
b1000 $
b1000 #
#9
b1101 !
b1101 %
b1001 "
b1001 $
b1001 #
#10
b1111 !
b1111 %
b1010 "
b1010 $
b1010 #
#11
b1110 !
b1110 %
b1011 "
b1011 $
b1011 #
#12
b1010 !
b1010 %
b1100 "
b1100 $
b1100 #
#13
b1011 !
b1011 %
b1101 "
b1101 $
b1101 #
#14
b1001 !
b1001 %
b1110 "
b1110 $
b1110 #
#15
b1000 !
b1000 %
b1111 "
b1111 $
b1111 #
#16
b10000 #
