$date
	Tue Sep  9 18:55:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module z_core_control_u_tb $end
$var wire 1 ! mem_write_en $end
$var wire 32 " mem_data_out [31:0] $end
$var wire 32 # mem_addr [31:0] $end
$var reg 1 $ clk $end
$var reg 32 % mem_data_in [31:0] $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 ' isIimm $end
$var wire 1 ( isStore $end
$var wire 1 ) isUimm $end
$var wire 1 * isWB $end
$var wire 32 + mem_data_in [31:0] $end
$var wire 1 & reset $end
$var wire 1 , write_enable $end
$var wire 32 - rs2_out [31:0] $end
$var wire 5 . rs2 [4:0] $end
$var wire 32 / rs1_out [31:0] $end
$var wire 5 0 rs1 [4:0] $end
$var wire 32 1 rd_in_mux [31:0] $end
$var wire 5 2 rd [4:0] $end
$var wire 7 3 op [6:0] $end
$var wire 1 ! mem_write_en $end
$var wire 32 4 mem_data_out [31:0] $end
$var wire 32 5 mem_addr [31:0] $end
$var wire 1 6 isSimm $end
$var wire 1 7 isLoad $end
$var wire 1 8 isLUI $end
$var wire 1 9 isJALR $end
$var wire 1 : isJAL $end
$var wire 1 ; isBimm $end
$var wire 1 < isAUIPC $end
$var wire 7 = funct7 [6:0] $end
$var wire 3 > funct3 [2:0] $end
$var wire 32 ? alu_out [31:0] $end
$var wire 4 @ alu_inst_type [3:0] $end
$var wire 32 A alu_in2_mux [31:0] $end
$var wire 1 B alu_branch $end
$var wire 32 C Uimm [31:0] $end
$var wire 32 D Simm [31:0] $end
$var wire 32 E PC_plus_Imm [31:0] $end
$var wire 32 F PC_plus4 [31:0] $end
$var wire 32 G PC_mux [31:0] $end
$var wire 32 H Jimm [31:0] $end
$var wire 32 I Imm_mux_out [31:0] $end
$var wire 32 J Iimm [31:0] $end
$var wire 32 K Bimm [31:0] $end
$var parameter 7 L AUIPC_INST $end
$var parameter 7 M B_INST $end
$var parameter 7 N I_INST $end
$var parameter 7 O I_LOAD_INST $end
$var parameter 7 P JALR_INST $end
$var parameter 7 Q JAL_INST $end
$var parameter 7 R LUI_INST $end
$var parameter 32 S N_STATES $end
$var parameter 32 T PC_INIT $end
$var parameter 7 U R_INST $end
$var parameter 33 V STATE_DECODE $end
$var parameter 32 W STATE_DECODE_b $end
$var parameter 34 X STATE_EXECUTE $end
$var parameter 32 Y STATE_EXECUTE_b $end
$var parameter 32 Z STATE_FETCH $end
$var parameter 32 [ STATE_FETCH_b $end
$var parameter 35 \ STATE_MEM $end
$var parameter 32 ] STATE_MEM_b $end
$var parameter 36 ^ STATE_WRITE $end
$var parameter 32 _ STATE_WRITE_b $end
$var parameter 7 ` S_INST $end
$var reg 32 a ALUOut_r [31:0] $end
$var reg 32 b IR [31:0] $end
$var reg 32 c Imm_r [31:0] $end
$var reg 32 d MDR [31:0] $end
$var reg 32 e PC [31:0] $end
$var reg 1 f alu_branch_r $end
$var reg 32 g alu_in1_r [31:0] $end
$var reg 32 h alu_in2_r [31:0] $end
$var reg 4 i alu_inst_type_r [3:0] $end
$var reg 32 j mem_data_out_r [31:0] $end
$var reg 5 k state [4:0] $end
$scope module alu $end
$var wire 32 l alu_in1 [31:0] $end
$var wire 32 m alu_in2 [31:0] $end
$var wire 4 n alu_inst_type [3:0] $end
$var parameter 5 o INST_ADD $end
$var parameter 5 p INST_AND $end
$var parameter 5 q INST_BEQ $end
$var parameter 5 r INST_BGE $end
$var parameter 5 s INST_BGEU $end
$var parameter 5 t INST_BLT $end
$var parameter 5 u INST_BLTU $end
$var parameter 5 v INST_BNE $end
$var parameter 5 w INST_OR $end
$var parameter 5 x INST_SLL $end
$var parameter 5 y INST_SLT $end
$var parameter 5 z INST_SLTU $end
$var parameter 5 { INST_SRA $end
$var parameter 5 | INST_SRL $end
$var parameter 5 } INST_SUB $end
$var parameter 5 ~ INST_XOR $end
$var reg 1 B alu_branch $end
$var reg 32 !" alu_out [31:0] $end
$upscope $end
$scope module alu_ctrl $end
$var wire 7 "" alu_op [6:0] $end
$var wire 7 #" alu_funct7 [6:0] $end
$var wire 3 $" alu_funct3 [2:0] $end
$var parameter 7 %" AUIPC_INST $end
$var parameter 7 &" B_INST $end
$var parameter 3 '" F3_ADD_SUB_LB_JALR_SB_BEQ $end
$var parameter 3 (" F3_AND_BGEU $end
$var parameter 3 )" F3_OR_BLTU $end
$var parameter 3 *" F3_SLL_LH_SH_BNE $end
$var parameter 3 +" F3_SLTU $end
$var parameter 3 ," F3_SLT_LW_SW $end
$var parameter 3 -" F3_SRL_SRA_LHU_BGE $end
$var parameter 3 ." F3_XOR_LBU_BLT $end
$var parameter 5 /" INST_ADD $end
$var parameter 5 0" INST_AND $end
$var parameter 5 1" INST_BEQ $end
$var parameter 5 2" INST_BGE $end
$var parameter 5 3" INST_BGEU $end
$var parameter 5 4" INST_BLT $end
$var parameter 5 5" INST_BLTU $end
$var parameter 5 6" INST_BNE $end
$var parameter 5 7" INST_OR $end
$var parameter 5 8" INST_SLL $end
$var parameter 5 9" INST_SLT $end
$var parameter 5 :" INST_SLTU $end
$var parameter 5 ;" INST_SRA $end
$var parameter 5 <" INST_SRL $end
$var parameter 5 =" INST_SUB $end
$var parameter 5 >" INST_XOR $end
$var parameter 7 ?" I_INST $end
$var parameter 7 @" I_LOAD_INST $end
$var parameter 7 A" JALR_INST $end
$var parameter 7 B" JAL_INST $end
$var parameter 7 C" LUI_INST $end
$var parameter 7 D" R_INST $end
$var parameter 7 E" S_INST $end
$var reg 4 F" alu_inst_type [3:0] $end
$upscope $end
$scope module decoder $end
$var wire 32 G" inst [31:0] $end
$var wire 5 H" rs2 [4:0] $end
$var wire 5 I" rs1 [4:0] $end
$var wire 5 J" rd [4:0] $end
$var wire 7 K" op [6:0] $end
$var wire 7 L" funct7 [6:0] $end
$var wire 3 M" funct3 [2:0] $end
$var wire 32 N" Uimm [31:0] $end
$var wire 32 O" Simm [31:0] $end
$var wire 32 P" Jimm [31:0] $end
$var wire 32 Q" Iimm [31:0] $end
$var wire 32 R" Bimm [31:0] $end
$upscope $end
$scope module reg_file $end
$var wire 1 $ clk $end
$var wire 5 S" rd [4:0] $end
$var wire 32 T" rd_in [31:0] $end
$var wire 1 & reset $end
$var wire 5 U" rs1 [4:0] $end
$var wire 32 V" rs1_out [31:0] $end
$var wire 5 W" rs2 [4:0] $end
$var wire 1 , write_enable $end
$var wire 32 X" rs2_out [31:0] $end
$var reg 32 Y" reg_r10_q [31:0] $end
$var reg 32 Z" reg_r11_q [31:0] $end
$var reg 32 [" reg_r12_q [31:0] $end
$var reg 32 \" reg_r13_q [31:0] $end
$var reg 32 ]" reg_r14_q [31:0] $end
$var reg 32 ^" reg_r15_q [31:0] $end
$var reg 32 _" reg_r16_q [31:0] $end
$var reg 32 `" reg_r17_q [31:0] $end
$var reg 32 a" reg_r18_q [31:0] $end
$var reg 32 b" reg_r19_q [31:0] $end
$var reg 32 c" reg_r1_q [31:0] $end
$var reg 32 d" reg_r20_q [31:0] $end
$var reg 32 e" reg_r21_q [31:0] $end
$var reg 32 f" reg_r22_q [31:0] $end
$var reg 32 g" reg_r23_q [31:0] $end
$var reg 32 h" reg_r24_q [31:0] $end
$var reg 32 i" reg_r25_q [31:0] $end
$var reg 32 j" reg_r26_q [31:0] $end
$var reg 32 k" reg_r27_q [31:0] $end
$var reg 32 l" reg_r28_q [31:0] $end
$var reg 32 m" reg_r29_q [31:0] $end
$var reg 32 n" reg_r2_q [31:0] $end
$var reg 32 o" reg_r30_q [31:0] $end
$var reg 32 p" reg_r31_q [31:0] $end
$var reg 32 q" reg_r3_q [31:0] $end
$var reg 32 r" reg_r4_q [31:0] $end
$var reg 32 s" reg_r5_q [31:0] $end
$var reg 32 t" reg_r6_q [31:0] $end
$var reg 32 u" reg_r7_q [31:0] $end
$var reg 32 v" reg_r8_q [31:0] $end
$var reg 32 w" reg_r9_q [31:0] $end
$var reg 32 x" rs1_reg [31:0] $end
$var reg 32 y" rs2_reg [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100011 E"
b110011 D"
b110111 C"
b1101111 B"
b1100111 A"
b11 @"
b10011 ?"
b101 >"
b1 ="
b110 <"
b111 ;"
b100 :"
b11 9"
b10 8"
b1000 7"
b1011 6"
b1110 5"
b1100 4"
b1111 3"
b1101 2"
b1010 1"
b1001 0"
b0 /"
b100 ."
b101 -"
b10 ,"
b11 +"
b1 *"
b110 )"
b111 ("
b0 '"
b1100011 &"
b10111 %"
b101 ~
b1 }
b110 |
b111 {
b100 z
b11 y
b10 x
b1000 w
b1011 v
b1110 u
b1100 t
b1111 s
b1101 r
b1010 q
b1001 p
b0 o
b100011 `
b100 _
b10000 ^
b11 ]
b1000 \
b0 [
b1 Z
b10 Y
b100 X
b1 W
b10 V
b110011 U
b0 T
b101 S
b110111 R
b1101111 Q
b1100111 P
b11 O
b10011 N
b1100011 M
b10111 L
$end
#0
$dumpvars
bx y"
bx x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
bx h"
bx g"
bx f"
bx e"
bx d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
b0xxxxxxxxxxx0 R"
bx Q"
bx0 P"
bx O"
bx000000000000 N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx $"
bx #"
bx ""
bx !"
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
xf
bx e
bx d
bx c
bx b
bx a
b0xxxxxxxxxxx0 K
bx J
bx I
bx0 H
bx G
bx F
bx E
bx D
bx000000000000 C
xB
bx A
bx @
bx ?
bx >
bx =
x<
x;
x:
x9
x8
x7
x6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
bx /
bx .
bx -
x,
bx +
x*
x)
x(
x'
1&
bx %
0$
bx #
bx "
x!
$end
#5000
0!
b0 "
b0 4
b0 #
b0 5
0,
b0 p"
b0 o"
b0 m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
b0 f"
b0 e"
b0 d"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
b0 n"
b0 c"
b100 F
b0 e
b1 k
1$
#10000
0$
b1100000000000100010011 %
b1100000000000100010011 +
0&
#15000
b0 -
b0 X"
b0 y"
b0 /
b0 V"
b0 x"
b100 G
1*
b11 A
0)
1'
b0 @
b0 F"
b11 I
07
09
0:
0<
08
0;
0(
06
b10011 3
b10011 ""
b10011 K"
b0 0
b0 I"
b0 U"
b11 .
b11 H"
b11 W"
b10 2
b10 J"
b10 S"
b0 >
b0 $"
b0 M"
b0 =
b0 #"
b0 L"
b11 J
b11 Q"
b10 D
b10 O"
b10 K
b10 R"
b1100000000000000000000 C
b1100000000000000000000 N"
b100000000010 H
b100000000010 P"
b10 k
b1100000000000100010011 b
b1100000000000100010011 G"
1$
#20000
0$
#25000
b11 ?
b11 !"
b100 k
b0 j
b11 E
b11 c
b0 i
b0 n
b11 h
b11 m
b0 g
b0 l
1$
#30000
0$
#35000
b11 1
b11 T"
b1000 G
1,
b100 #
b100 5
b10000 k
b11 a
b1000 F
b111 E
b100 e
1$
#40000
0$
#45000
0,
b11 n"
b1 k
1$
#50000
0$
b100000001000100000000000100011 %
b100000001000100000000000100011 +
#55000
b11 -
b11 X"
b11 y"
0*
0'
b1000000000 A
b1000000000 I
1(
16
b100011 3
b100011 ""
b100011 K"
b100 0
b100 I"
b100 U"
b10 .
b10 H"
b10 W"
b0 2
b0 J"
b0 S"
b10000 =
b10000 #"
b10000 L"
b1000000010 J
b1000000010 Q"
b1000000000 D
b1000000000 O"
b1000000000 K
b1000000000 R"
b100000001000100000000000000000 C
b100000001000100000000000000000 N"
b100000001000000010 H
b100000001000000010 P"
b10 k
b100000001000100000000000100011 b
b100000001000100000000000100011 G"
1$
#60000
0$
#65000
b1000000000 ?
b1000000000 !"
b100 k
b11 j
b1000000100 E
b1000000000 c
b1000000000 h
b1000000000 m
1$
#70000
0$
#75000
b1000000000 1
b1000000000 T"
b1100 G
1!
b11 "
b11 4
b1000000000 #
b1000000000 5
b1000 k
b1000000000 a
b1100 F
b1000001000 E
b1000 e
1$
#80000
0$
#85000
b1000 #
b1000 5
0!
b0 "
b0 4
b1 k
1$
#90000
0$
